
../repos/coreutils/src/nohup:     file format elf32-littlearm


Disassembly of section .init:

00010dcc <.init>:
   10dcc:	push	{r3, lr}
   10dd0:	bl	11098 <close@plt+0x48>
   10dd4:	pop	{r3, pc}

Disassembly of section .plt:

00010dd8 <calloc@plt-0x14>:
   10dd8:	push	{lr}		; (str lr, [sp, #-4]!)
   10ddc:	ldr	lr, [pc, #4]	; 10de8 <calloc@plt-0x4>
   10de0:	add	lr, pc, lr
   10de4:	ldr	pc, [lr, #8]!
   10de8:	andeq	fp, r1, r8, lsl r2

00010dec <calloc@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #110592	; 0x1b000
   10df4:	ldr	pc, [ip, #536]!	; 0x218

00010df8 <fputs_unlocked@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #110592	; 0x1b000
   10e00:	ldr	pc, [ip, #528]!	; 0x210

00010e04 <raise@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #110592	; 0x1b000
   10e0c:	ldr	pc, [ip, #520]!	; 0x208

00010e10 <strcmp@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #110592	; 0x1b000
   10e18:	ldr	pc, [ip, #512]!	; 0x200

00010e1c <printf@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #110592	; 0x1b000
   10e24:	ldr	pc, [ip, #504]!	; 0x1f8

00010e28 <fflush@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #110592	; 0x1b000
   10e30:	ldr	pc, [ip, #496]!	; 0x1f0

00010e34 <free@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #110592	; 0x1b000
   10e3c:	ldr	pc, [ip, #488]!	; 0x1e8

00010e40 <_exit@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #110592	; 0x1b000
   10e48:	ldr	pc, [ip, #480]!	; 0x1e0

00010e4c <memcpy@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #110592	; 0x1b000
   10e54:	ldr	pc, [ip, #472]!	; 0x1d8

00010e58 <execvp@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #110592	; 0x1b000
   10e60:	ldr	pc, [ip, #464]!	; 0x1d0

00010e64 <mbsinit@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #110592	; 0x1b000
   10e6c:	ldr	pc, [ip, #456]!	; 0x1c8

00010e70 <signal@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #110592	; 0x1b000
   10e78:	ldr	pc, [ip, #448]!	; 0x1c0

00010e7c <memcmp@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #110592	; 0x1b000
   10e84:	ldr	pc, [ip, #440]!	; 0x1b8

00010e88 <dup2@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #110592	; 0x1b000
   10e90:	ldr	pc, [ip, #432]!	; 0x1b0

00010e94 <realloc@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #110592	; 0x1b000
   10e9c:	ldr	pc, [ip, #424]!	; 0x1a8

00010ea0 <textdomain@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #110592	; 0x1b000
   10ea8:	ldr	pc, [ip, #416]!	; 0x1a0

00010eac <iswprint@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #110592	; 0x1b000
   10eb4:	ldr	pc, [ip, #408]!	; 0x198

00010eb8 <lseek64@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #110592	; 0x1b000
   10ec0:	ldr	pc, [ip, #400]!	; 0x190

00010ec4 <__ctype_get_mb_cur_max@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #110592	; 0x1b000
   10ecc:	ldr	pc, [ip, #392]!	; 0x188

00010ed0 <__fpending@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #110592	; 0x1b000
   10ed8:	ldr	pc, [ip, #384]!	; 0x180

00010edc <ferror_unlocked@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #110592	; 0x1b000
   10ee4:	ldr	pc, [ip, #376]!	; 0x178

00010ee8 <mbrtowc@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #110592	; 0x1b000
   10ef0:	ldr	pc, [ip, #368]!	; 0x170

00010ef4 <error@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #110592	; 0x1b000
   10efc:	ldr	pc, [ip, #360]!	; 0x168

00010f00 <open64@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #110592	; 0x1b000
   10f08:	ldr	pc, [ip, #352]!	; 0x160

00010f0c <getenv@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #110592	; 0x1b000
   10f14:	ldr	pc, [ip, #344]!	; 0x158

00010f18 <malloc@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #110592	; 0x1b000
   10f20:	ldr	pc, [ip, #336]!	; 0x150

00010f24 <__libc_start_main@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #110592	; 0x1b000
   10f2c:	ldr	pc, [ip, #328]!	; 0x148

00010f30 <__freading@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #110592	; 0x1b000
   10f38:	ldr	pc, [ip, #320]!	; 0x140

00010f3c <__gmon_start__@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #110592	; 0x1b000
   10f44:	ldr	pc, [ip, #312]!	; 0x138

00010f48 <getopt_long@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #110592	; 0x1b000
   10f50:	ldr	pc, [ip, #304]!	; 0x130

00010f54 <__ctype_b_loc@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #110592	; 0x1b000
   10f5c:	ldr	pc, [ip, #296]!	; 0x128

00010f60 <exit@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #110592	; 0x1b000
   10f68:	ldr	pc, [ip, #288]!	; 0x120

00010f6c <gettext@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #110592	; 0x1b000
   10f74:	ldr	pc, [ip, #280]!	; 0x118

00010f78 <strlen@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #110592	; 0x1b000
   10f80:	ldr	pc, [ip, #272]!	; 0x110

00010f84 <fprintf@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #110592	; 0x1b000
   10f8c:	ldr	pc, [ip, #264]!	; 0x108

00010f90 <__errno_location@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #110592	; 0x1b000
   10f98:	ldr	pc, [ip, #256]!	; 0x100

00010f9c <__cxa_atexit@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #110592	; 0x1b000
   10fa4:	ldr	pc, [ip, #248]!	; 0xf8

00010fa8 <memset@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #110592	; 0x1b000
   10fb0:	ldr	pc, [ip, #240]!	; 0xf0

00010fb4 <fileno@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #110592	; 0x1b000
   10fbc:	ldr	pc, [ip, #232]!	; 0xe8

00010fc0 <fclose@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #110592	; 0x1b000
   10fc8:	ldr	pc, [ip, #224]!	; 0xe0

00010fcc <fseeko64@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #110592	; 0x1b000
   10fd4:	ldr	pc, [ip, #216]!	; 0xd8

00010fd8 <fcntl64@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #110592	; 0x1b000
   10fe0:	ldr	pc, [ip, #208]!	; 0xd0

00010fe4 <setlocale@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #110592	; 0x1b000
   10fec:	ldr	pc, [ip, #200]!	; 0xc8

00010ff0 <strrchr@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #110592	; 0x1b000
   10ff8:	ldr	pc, [ip, #192]!	; 0xc0

00010ffc <nl_langinfo@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #110592	; 0x1b000
   11004:	ldr	pc, [ip, #184]!	; 0xb8

00011008 <bindtextdomain@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #110592	; 0x1b000
   11010:	ldr	pc, [ip, #176]!	; 0xb0

00011014 <umask@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #110592	; 0x1b000
   1101c:	ldr	pc, [ip, #168]!	; 0xa8

00011020 <isatty@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #110592	; 0x1b000
   11028:	ldr	pc, [ip, #160]!	; 0xa0

0001102c <fputs@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #110592	; 0x1b000
   11034:	ldr	pc, [ip, #152]!	; 0x98

00011038 <strncmp@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #110592	; 0x1b000
   11040:	ldr	pc, [ip, #144]!	; 0x90

00011044 <abort@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #110592	; 0x1b000
   1104c:	ldr	pc, [ip, #136]!	; 0x88

00011050 <close@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #110592	; 0x1b000
   11058:	ldr	pc, [ip, #128]!	; 0x80

Disassembly of section .text:

0001105c <.text>:
   1105c:	mov	fp, #0
   11060:	mov	lr, #0
   11064:	pop	{r1}		; (ldr r1, [sp], #4)
   11068:	mov	r2, sp
   1106c:	push	{r2}		; (str r2, [sp, #-4]!)
   11070:	push	{r0}		; (str r0, [sp, #-4]!)
   11074:	ldr	ip, [pc, #16]	; 1108c <close@plt+0x3c>
   11078:	push	{ip}		; (str ip, [sp, #-4]!)
   1107c:	ldr	r0, [pc, #12]	; 11090 <close@plt+0x40>
   11080:	ldr	r3, [pc, #12]	; 11094 <close@plt+0x44>
   11084:	bl	10f24 <__libc_start_main@plt>
   11088:	bl	11044 <abort@plt>
   1108c:	strdeq	sl, [r1], -r0
   11090:	andeq	r1, r1, r4, asr r4
   11094:	muleq	r1, r0, fp
   11098:	ldr	r3, [pc, #20]	; 110b4 <close@plt+0x64>
   1109c:	ldr	r2, [pc, #20]	; 110b8 <close@plt+0x68>
   110a0:	add	r3, pc, r3
   110a4:	ldr	r2, [r3, r2]
   110a8:	cmp	r2, #0
   110ac:	bxeq	lr
   110b0:	b	10f3c <__gmon_start__@plt>
   110b4:	andeq	sl, r1, r8, asr pc
   110b8:	ldrdeq	r0, [r0], -ip
   110bc:	ldr	r0, [pc, #24]	; 110dc <close@plt+0x8c>
   110c0:	ldr	r3, [pc, #24]	; 110e0 <close@plt+0x90>
   110c4:	cmp	r3, r0
   110c8:	bxeq	lr
   110cc:	ldr	r3, [pc, #16]	; 110e4 <close@plt+0x94>
   110d0:	cmp	r3, #0
   110d4:	bxeq	lr
   110d8:	bx	r3
   110dc:	andeq	ip, r2, r0, lsr r1
   110e0:	andeq	ip, r2, r0, lsr r1
   110e4:	andeq	r0, r0, r0
   110e8:	ldr	r0, [pc, #36]	; 11114 <close@plt+0xc4>
   110ec:	ldr	r1, [pc, #36]	; 11118 <close@plt+0xc8>
   110f0:	sub	r1, r1, r0
   110f4:	asr	r1, r1, #2
   110f8:	add	r1, r1, r1, lsr #31
   110fc:	asrs	r1, r1, #1
   11100:	bxeq	lr
   11104:	ldr	r3, [pc, #16]	; 1111c <close@plt+0xcc>
   11108:	cmp	r3, #0
   1110c:	bxeq	lr
   11110:	bx	r3
   11114:	andeq	ip, r2, r0, lsr r1
   11118:	andeq	ip, r2, r0, lsr r1
   1111c:	andeq	r0, r0, r0
   11120:	push	{r4, lr}
   11124:	ldr	r4, [pc, #24]	; 11144 <close@plt+0xf4>
   11128:	ldrb	r3, [r4]
   1112c:	cmp	r3, #0
   11130:	popne	{r4, pc}
   11134:	bl	110bc <close@plt+0x6c>
   11138:	mov	r3, #1
   1113c:	strb	r3, [r4]
   11140:	pop	{r4, pc}
   11144:	andeq	ip, r2, ip, asr #2
   11148:	b	110e8 <close@plt+0x98>
   1114c:	push	{fp, lr}
   11150:	mov	fp, sp
   11154:	sub	sp, sp, #40	; 0x28
   11158:	str	r0, [fp, #-4]
   1115c:	ldr	r0, [fp, #-4]
   11160:	cmp	r0, #0
   11164:	beq	111b0 <close@plt+0x160>
   11168:	b	1116c <close@plt+0x11c>
   1116c:	movw	r0, #49472	; 0xc140
   11170:	movt	r0, #2
   11174:	ldr	r0, [r0]
   11178:	movw	r1, #44056	; 0xac18
   1117c:	movt	r1, #1
   11180:	str	r0, [fp, #-8]
   11184:	mov	r0, r1
   11188:	bl	10f6c <gettext@plt>
   1118c:	movw	r1, #49500	; 0xc15c
   11190:	movt	r1, #2
   11194:	ldr	r2, [r1]
   11198:	ldr	r1, [fp, #-8]
   1119c:	str	r0, [fp, #-12]
   111a0:	mov	r0, r1
   111a4:	ldr	r1, [fp, #-12]
   111a8:	bl	10f84 <fprintf@plt>
   111ac:	b	112a0 <close@plt+0x250>
   111b0:	movw	r0, #44095	; 0xac3f
   111b4:	movt	r0, #1
   111b8:	bl	10f6c <gettext@plt>
   111bc:	movw	r1, #49500	; 0xc15c
   111c0:	movt	r1, #2
   111c4:	ldr	r2, [r1]
   111c8:	ldr	r1, [r1]
   111cc:	str	r1, [fp, #-16]
   111d0:	mov	r1, r2
   111d4:	ldr	r2, [fp, #-16]
   111d8:	bl	10e1c <printf@plt>
   111dc:	movw	r1, #44140	; 0xac6c
   111e0:	movt	r1, #1
   111e4:	str	r0, [sp, #20]
   111e8:	mov	r0, r1
   111ec:	bl	10f6c <gettext@plt>
   111f0:	movw	r1, #49476	; 0xc144
   111f4:	movt	r1, #2
   111f8:	ldr	r1, [r1]
   111fc:	bl	10df8 <fputs_unlocked@plt>
   11200:	movw	r1, #44180	; 0xac94
   11204:	movt	r1, #1
   11208:	str	r0, [sp, #16]
   1120c:	mov	r0, r1
   11210:	bl	10f6c <gettext@plt>
   11214:	movw	r1, #49476	; 0xc144
   11218:	movt	r1, #2
   1121c:	ldr	r1, [r1]
   11220:	bl	10df8 <fputs_unlocked@plt>
   11224:	movw	r1, #44225	; 0xacc1
   11228:	movt	r1, #1
   1122c:	str	r0, [sp, #12]
   11230:	mov	r0, r1
   11234:	bl	10f6c <gettext@plt>
   11238:	movw	r1, #49476	; 0xc144
   1123c:	movt	r1, #2
   11240:	ldr	r1, [r1]
   11244:	bl	10df8 <fputs_unlocked@plt>
   11248:	movw	r1, #44279	; 0xacf7
   1124c:	movt	r1, #1
   11250:	str	r0, [sp, #8]
   11254:	mov	r0, r1
   11258:	bl	10f6c <gettext@plt>
   1125c:	movw	r1, #49500	; 0xc15c
   11260:	movt	r1, #2
   11264:	ldr	r1, [r1]
   11268:	bl	10e1c <printf@plt>
   1126c:	movw	r1, #44570	; 0xae1a
   11270:	movt	r1, #1
   11274:	str	r0, [sp, #4]
   11278:	mov	r0, r1
   1127c:	bl	10f6c <gettext@plt>
   11280:	movw	r1, #44761	; 0xaed9
   11284:	movt	r1, #1
   11288:	bl	10e1c <printf@plt>
   1128c:	movw	r1, #44761	; 0xaed9
   11290:	movt	r1, #1
   11294:	str	r0, [sp]
   11298:	mov	r0, r1
   1129c:	bl	112a8 <close@plt+0x258>
   112a0:	ldr	r0, [fp, #-4]
   112a4:	bl	10f60 <exit@plt>
   112a8:	push	{fp, lr}
   112ac:	mov	fp, sp
   112b0:	sub	sp, sp, #88	; 0x58
   112b4:	add	r1, sp, #28
   112b8:	movw	r2, #45412	; 0xb164
   112bc:	movt	r2, #1
   112c0:	str	r0, [fp, #-4]
   112c4:	mov	r0, r1
   112c8:	str	r1, [sp, #12]
   112cc:	mov	r1, r2
   112d0:	movw	r2, #56	; 0x38
   112d4:	bl	10e4c <memcpy@plt>
   112d8:	ldr	r0, [fp, #-4]
   112dc:	str	r0, [sp, #24]
   112e0:	ldr	r0, [sp, #12]
   112e4:	str	r0, [sp, #20]
   112e8:	ldr	r0, [sp, #20]
   112ec:	ldr	r0, [r0]
   112f0:	movw	r1, #0
   112f4:	cmp	r0, r1
   112f8:	movw	r0, #0
   112fc:	str	r0, [sp, #8]
   11300:	beq	1132c <close@plt+0x2dc>
   11304:	ldr	r0, [fp, #-4]
   11308:	ldr	r1, [sp, #20]
   1130c:	ldr	r1, [r1]
   11310:	bl	10e10 <strcmp@plt>
   11314:	cmp	r0, #0
   11318:	movw	r0, #0
   1131c:	moveq	r0, #1
   11320:	mvn	r1, #0
   11324:	eor	r0, r0, r1
   11328:	str	r0, [sp, #8]
   1132c:	ldr	r0, [sp, #8]
   11330:	tst	r0, #1
   11334:	beq	11348 <close@plt+0x2f8>
   11338:	ldr	r0, [sp, #20]
   1133c:	add	r0, r0, #8
   11340:	str	r0, [sp, #20]
   11344:	b	112e8 <close@plt+0x298>
   11348:	ldr	r0, [sp, #20]
   1134c:	ldr	r0, [r0, #4]
   11350:	movw	r1, #0
   11354:	cmp	r0, r1
   11358:	beq	11368 <close@plt+0x318>
   1135c:	ldr	r0, [sp, #20]
   11360:	ldr	r0, [r0, #4]
   11364:	str	r0, [sp, #24]
   11368:	movw	r0, #45193	; 0xb089
   1136c:	movt	r0, #1
   11370:	bl	10f6c <gettext@plt>
   11374:	movw	r1, #44807	; 0xaf07
   11378:	movt	r1, #1
   1137c:	movw	r2, #45216	; 0xb0a0
   11380:	movt	r2, #1
   11384:	bl	10e1c <printf@plt>
   11388:	movw	r1, #5
   1138c:	str	r0, [sp, #4]
   11390:	mov	r0, r1
   11394:	movw	r1, #0
   11398:	bl	10fe4 <setlocale@plt>
   1139c:	str	r0, [sp, #16]
   113a0:	ldr	r0, [sp, #16]
   113a4:	movw	r1, #0
   113a8:	cmp	r0, r1
   113ac:	beq	113e8 <close@plt+0x398>
   113b0:	ldr	r0, [sp, #16]
   113b4:	movw	r1, #45256	; 0xb0c8
   113b8:	movt	r1, #1
   113bc:	movw	r2, #3
   113c0:	bl	11038 <strncmp@plt>
   113c4:	cmp	r0, #0
   113c8:	beq	113e8 <close@plt+0x398>
   113cc:	movw	r0, #45260	; 0xb0cc
   113d0:	movt	r0, #1
   113d4:	bl	10f6c <gettext@plt>
   113d8:	movw	r1, #49476	; 0xc144
   113dc:	movt	r1, #2
   113e0:	ldr	r1, [r1]
   113e4:	bl	10df8 <fputs_unlocked@plt>
   113e8:	movw	r0, #45331	; 0xb113
   113ec:	movt	r0, #1
   113f0:	bl	10f6c <gettext@plt>
   113f4:	ldr	r2, [fp, #-4]
   113f8:	movw	r1, #45216	; 0xb0a0
   113fc:	movt	r1, #1
   11400:	bl	10e1c <printf@plt>
   11404:	movw	r1, #45358	; 0xb12e
   11408:	movt	r1, #1
   1140c:	str	r0, [sp]
   11410:	mov	r0, r1
   11414:	bl	10f6c <gettext@plt>
   11418:	ldr	r1, [sp, #24]
   1141c:	ldr	r2, [sp, #24]
   11420:	ldr	r3, [fp, #-4]
   11424:	cmp	r2, r3
   11428:	movw	r2, #0
   1142c:	moveq	r2, #1
   11430:	tst	r2, #1
   11434:	movw	r2, #44179	; 0xac93
   11438:	movt	r2, #1
   1143c:	movw	r3, #45126	; 0xb046
   11440:	movt	r3, #1
   11444:	movne	r2, r3
   11448:	bl	10e1c <printf@plt>
   1144c:	mov	sp, fp
   11450:	pop	{fp, pc}
   11454:	push	{fp, lr}
   11458:	mov	fp, sp
   1145c:	sub	sp, sp, #224	; 0xe0
   11460:	movw	r2, #0
   11464:	str	r2, [fp, #-4]
   11468:	str	r0, [fp, #-8]
   1146c:	str	r1, [fp, #-12]
   11470:	movw	r0, #1
   11474:	str	r0, [fp, #-16]
   11478:	movw	r0, #2
   1147c:	str	r0, [fp, #-20]	; 0xffffffec
   11480:	ldr	r0, [fp, #-12]
   11484:	ldr	r0, [r0]
   11488:	bl	125f4 <close@plt+0x15a4>
   1148c:	movw	r0, #6
   11490:	movw	r1, #44179	; 0xac93
   11494:	movt	r1, #1
   11498:	bl	10fe4 <setlocale@plt>
   1149c:	movw	r1, #44811	; 0xaf0b
   114a0:	movt	r1, #1
   114a4:	str	r0, [fp, #-76]	; 0xffffffb4
   114a8:	mov	r0, r1
   114ac:	movw	r1, #44767	; 0xaedf
   114b0:	movt	r1, #1
   114b4:	bl	11008 <bindtextdomain@plt>
   114b8:	movw	r1, #44811	; 0xaf0b
   114bc:	movt	r1, #1
   114c0:	str	r0, [fp, #-80]	; 0xffffffb0
   114c4:	mov	r0, r1
   114c8:	bl	10ea0 <textdomain@plt>
   114cc:	movw	r1, #44791	; 0xaef7
   114d0:	movt	r1, #1
   114d4:	str	r0, [fp, #-84]	; 0xffffffac
   114d8:	mov	r0, r1
   114dc:	bl	10f0c <getenv@plt>
   114e0:	movw	r1, #0
   114e4:	cmp	r0, r1
   114e8:	movw	r0, #0
   114ec:	movne	r0, #1
   114f0:	tst	r0, #1
   114f4:	movw	r0, #127	; 0x7f
   114f8:	moveq	r0, #125	; 0x7d
   114fc:	str	r0, [fp, #-28]	; 0xffffffe4
   11500:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11504:	bl	11b1c <close@plt+0xacc>
   11508:	movw	r0, #7056	; 0x1b90
   1150c:	movt	r0, #1
   11510:	bl	1abf4 <close@plt+0x9ba4>
   11514:	ldr	r1, [fp, #-8]
   11518:	ldr	r2, [fp, #-12]
   1151c:	movw	r3, #49384	; 0xc0e8
   11520:	movt	r3, #2
   11524:	ldr	r3, [r3]
   11528:	str	r0, [fp, #-88]	; 0xffffffa8
   1152c:	mov	r0, r1
   11530:	mov	r1, r2
   11534:	movw	r2, #44761	; 0xaed9
   11538:	movt	r2, #1
   1153c:	movw	ip, #44807	; 0xaf07
   11540:	movt	ip, #1
   11544:	str	r3, [fp, #-92]	; 0xffffffa4
   11548:	mov	r3, ip
   1154c:	ldr	ip, [fp, #-92]	; 0xffffffa4
   11550:	str	ip, [sp]
   11554:	movw	lr, #0
   11558:	and	lr, lr, #1
   1155c:	str	lr, [sp, #4]
   11560:	movw	lr, #4428	; 0x114c
   11564:	movt	lr, #1
   11568:	str	lr, [sp, #8]
   1156c:	movw	lr, #44821	; 0xaf15
   11570:	movt	lr, #1
   11574:	str	lr, [sp, #12]
   11578:	movw	lr, #0
   1157c:	str	lr, [sp, #16]
   11580:	bl	124a4 <close@plt+0x1454>
   11584:	ldr	r0, [fp, #-8]
   11588:	movw	r1, #49464	; 0xc138
   1158c:	movt	r1, #2
   11590:	ldr	r1, [r1]
   11594:	cmp	r0, r1
   11598:	bgt	115c4 <close@plt+0x574>
   1159c:	movw	r0, #44834	; 0xaf22
   115a0:	movt	r0, #1
   115a4:	bl	10f6c <gettext@plt>
   115a8:	movw	r1, #0
   115ac:	str	r0, [fp, #-96]	; 0xffffffa0
   115b0:	mov	r0, r1
   115b4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   115b8:	bl	10ef4 <error@plt>
   115bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   115c0:	bl	1114c <close@plt+0xfc>
   115c4:	movw	r0, #0
   115c8:	bl	11020 <isatty@plt>
   115cc:	cmp	r0, #0
   115d0:	movw	r0, #0
   115d4:	movne	r0, #1
   115d8:	and	r0, r0, #1
   115dc:	strb	r0, [fp, #-21]	; 0xffffffeb
   115e0:	movw	r0, #1
   115e4:	bl	11020 <isatty@plt>
   115e8:	cmp	r0, #0
   115ec:	movw	r0, #0
   115f0:	movne	r0, #1
   115f4:	and	r0, r0, #1
   115f8:	strb	r0, [fp, #-22]	; 0xffffffea
   115fc:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11600:	tst	r0, #1
   11604:	movw	r0, #0
   11608:	str	r0, [fp, #-100]	; 0xffffff9c
   1160c:	bne	11628 <close@plt+0x5d8>
   11610:	bl	10f90 <__errno_location@plt>
   11614:	ldr	r0, [r0]
   11618:	cmp	r0, #9
   1161c:	movw	r0, #0
   11620:	moveq	r0, #1
   11624:	str	r0, [fp, #-100]	; 0xffffff9c
   11628:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1162c:	and	r0, r0, #1
   11630:	strb	r0, [fp, #-23]	; 0xffffffe9
   11634:	movw	r0, #2
   11638:	bl	11020 <isatty@plt>
   1163c:	cmp	r0, #0
   11640:	movw	r0, #0
   11644:	movne	r0, #1
   11648:	and	r0, r0, #1
   1164c:	strb	r0, [fp, #-24]	; 0xffffffe8
   11650:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   11654:	tst	r0, #1
   11658:	beq	116f4 <close@plt+0x6a4>
   1165c:	movw	r0, #0
   11660:	str	r0, [fp, #-104]	; 0xffffff98
   11664:	movw	r1, #44850	; 0xaf32
   11668:	movt	r1, #1
   1166c:	movw	r2, #1
   11670:	ldr	r3, [fp, #-104]	; 0xffffff98
   11674:	bl	12090 <close@plt+0x1040>
   11678:	cmp	r0, #0
   1167c:	bge	116b8 <close@plt+0x668>
   11680:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11684:	str	r0, [fp, #-108]	; 0xffffff94
   11688:	bl	10f90 <__errno_location@plt>
   1168c:	ldr	r1, [r0]
   11690:	movw	r0, #44860	; 0xaf3c
   11694:	movt	r0, #1
   11698:	str	r1, [sp, #112]	; 0x70
   1169c:	bl	10f6c <gettext@plt>
   116a0:	ldr	r1, [fp, #-108]	; 0xffffff94
   116a4:	str	r0, [sp, #108]	; 0x6c
   116a8:	mov	r0, r1
   116ac:	ldr	r1, [sp, #112]	; 0x70
   116b0:	ldr	r2, [sp, #108]	; 0x6c
   116b4:	bl	10ef4 <error@plt>
   116b8:	ldrb	r0, [fp, #-22]	; 0xffffffea
   116bc:	tst	r0, #1
   116c0:	bne	116f0 <close@plt+0x6a0>
   116c4:	ldrb	r0, [fp, #-24]	; 0xffffffe8
   116c8:	tst	r0, #1
   116cc:	bne	116f0 <close@plt+0x6a0>
   116d0:	movw	r0, #44901	; 0xaf65
   116d4:	movt	r0, #1
   116d8:	bl	10f6c <gettext@plt>
   116dc:	movw	r1, #0
   116e0:	str	r0, [sp, #104]	; 0x68
   116e4:	mov	r0, r1
   116e8:	ldr	r2, [sp, #104]	; 0x68
   116ec:	bl	10ef4 <error@plt>
   116f0:	b	116f4 <close@plt+0x6a4>
   116f4:	ldrb	r0, [fp, #-22]	; 0xffffffea
   116f8:	tst	r0, #1
   116fc:	bne	11718 <close@plt+0x6c8>
   11700:	ldrb	r0, [fp, #-24]	; 0xffffffe8
   11704:	tst	r0, #1
   11708:	beq	1194c <close@plt+0x8fc>
   1170c:	ldrb	r0, [fp, #-23]	; 0xffffffe9
   11710:	tst	r0, #1
   11714:	beq	1194c <close@plt+0x8fc>
   11718:	movw	r0, #0
   1171c:	str	r0, [fp, #-32]	; 0xffffffe0
   11720:	movw	r0, #44916	; 0xaf74
   11724:	movt	r0, #1
   11728:	str	r0, [fp, #-36]	; 0xffffffdc
   1172c:	movw	r0, #1089	; 0x441
   11730:	str	r0, [fp, #-40]	; 0xffffffd8
   11734:	movw	r0, #384	; 0x180
   11738:	str	r0, [fp, #-44]	; 0xffffffd4
   1173c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11740:	mvn	r1, #0
   11744:	eor	r0, r0, r1
   11748:	bl	11014 <umask@plt>
   1174c:	str	r0, [fp, #-48]	; 0xffffffd0
   11750:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11754:	tst	r0, #1
   11758:	beq	11778 <close@plt+0x728>
   1175c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11760:	ldr	r2, [fp, #-40]	; 0xffffffd8
   11764:	ldr	r3, [fp, #-44]	; 0xffffffd4
   11768:	movw	r0, #1
   1176c:	bl	12090 <close@plt+0x1040>
   11770:	str	r0, [sp, #100]	; 0x64
   11774:	b	1178c <close@plt+0x73c>
   11778:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1177c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   11780:	ldr	r2, [fp, #-44]	; 0xffffffd4
   11784:	bl	10f00 <open64@plt>
   11788:	str	r0, [sp, #100]	; 0x64
   1178c:	ldr	r0, [sp, #100]	; 0x64
   11790:	str	r0, [fp, #-16]
   11794:	ldr	r0, [fp, #-16]
   11798:	cmp	r0, #0
   1179c:	bge	118e8 <close@plt+0x898>
   117a0:	bl	10f90 <__errno_location@plt>
   117a4:	ldr	r0, [r0]
   117a8:	str	r0, [fp, #-52]	; 0xffffffcc
   117ac:	movw	r0, #44926	; 0xaf7e
   117b0:	movt	r0, #1
   117b4:	bl	10f0c <getenv@plt>
   117b8:	str	r0, [fp, #-56]	; 0xffffffc8
   117bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   117c0:	movw	r1, #0
   117c4:	cmp	r0, r1
   117c8:	beq	11824 <close@plt+0x7d4>
   117cc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   117d0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   117d4:	movw	r2, #0
   117d8:	bl	12138 <close@plt+0x10e8>
   117dc:	str	r0, [fp, #-32]	; 0xffffffe0
   117e0:	ldrb	r0, [fp, #-22]	; 0xffffffea
   117e4:	tst	r0, #1
   117e8:	beq	11808 <close@plt+0x7b8>
   117ec:	ldr	r1, [fp, #-32]	; 0xffffffe0
   117f0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   117f4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   117f8:	movw	r0, #1
   117fc:	bl	12090 <close@plt+0x1040>
   11800:	str	r0, [sp, #96]	; 0x60
   11804:	b	1181c <close@plt+0x7cc>
   11808:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1180c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   11810:	ldr	r2, [fp, #-44]	; 0xffffffd4
   11814:	bl	10f00 <open64@plt>
   11818:	str	r0, [sp, #96]	; 0x60
   1181c:	ldr	r0, [sp, #96]	; 0x60
   11820:	str	r0, [fp, #-16]
   11824:	ldr	r0, [fp, #-16]
   11828:	cmp	r0, #0
   1182c:	bge	118e0 <close@plt+0x890>
   11830:	bl	10f90 <__errno_location@plt>
   11834:	ldr	r0, [r0]
   11838:	str	r0, [fp, #-60]	; 0xffffffc4
   1183c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   11840:	movw	r0, #44931	; 0xaf83
   11844:	movt	r0, #1
   11848:	str	r1, [sp, #92]	; 0x5c
   1184c:	bl	10f6c <gettext@plt>
   11850:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11854:	movw	r2, #4
   11858:	str	r0, [sp, #88]	; 0x58
   1185c:	mov	r0, r2
   11860:	bl	148b8 <close@plt+0x3868>
   11864:	movw	r1, #0
   11868:	str	r0, [sp, #84]	; 0x54
   1186c:	mov	r0, r1
   11870:	ldr	r1, [sp, #92]	; 0x5c
   11874:	ldr	r2, [sp, #88]	; 0x58
   11878:	ldr	r3, [sp, #84]	; 0x54
   1187c:	bl	10ef4 <error@plt>
   11880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11884:	movw	r1, #0
   11888:	cmp	r0, r1
   1188c:	beq	118d4 <close@plt+0x884>
   11890:	ldr	r1, [fp, #-60]	; 0xffffffc4
   11894:	movw	r0, #44931	; 0xaf83
   11898:	movt	r0, #1
   1189c:	str	r1, [sp, #80]	; 0x50
   118a0:	bl	10f6c <gettext@plt>
   118a4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   118a8:	movw	r2, #4
   118ac:	str	r0, [sp, #76]	; 0x4c
   118b0:	mov	r0, r2
   118b4:	bl	148b8 <close@plt+0x3868>
   118b8:	movw	r1, #0
   118bc:	str	r0, [sp, #72]	; 0x48
   118c0:	mov	r0, r1
   118c4:	ldr	r1, [sp, #80]	; 0x50
   118c8:	ldr	r2, [sp, #76]	; 0x4c
   118cc:	ldr	r3, [sp, #72]	; 0x48
   118d0:	bl	10ef4 <error@plt>
   118d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   118d8:	str	r0, [fp, #-4]
   118dc:	b	11b10 <close@plt+0xac0>
   118e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   118e4:	str	r0, [fp, #-36]	; 0xffffffdc
   118e8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   118ec:	bl	11014 <umask@plt>
   118f0:	ldrb	r1, [fp, #-21]	; 0xffffffeb
   118f4:	tst	r1, #1
   118f8:	movw	r1, #44968	; 0xafa8
   118fc:	movt	r1, #1
   11900:	movw	r2, #44949	; 0xaf95
   11904:	movt	r2, #1
   11908:	movne	r1, r2
   1190c:	str	r0, [sp, #68]	; 0x44
   11910:	mov	r0, r1
   11914:	bl	10f6c <gettext@plt>
   11918:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1191c:	movw	r2, #4
   11920:	str	r0, [sp, #64]	; 0x40
   11924:	mov	r0, r2
   11928:	bl	148b8 <close@plt+0x3868>
   1192c:	movw	r1, #0
   11930:	str	r0, [sp, #60]	; 0x3c
   11934:	mov	r0, r1
   11938:	ldr	r2, [sp, #64]	; 0x40
   1193c:	ldr	r3, [sp, #60]	; 0x3c
   11940:	bl	10ef4 <error@plt>
   11944:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11948:	bl	12344 <close@plt+0x12f4>
   1194c:	ldrb	r0, [fp, #-24]	; 0xffffffe8
   11950:	tst	r0, #1
   11954:	beq	11a10 <close@plt+0x9c0>
   11958:	movw	r0, #2
   1195c:	movw	r1, #1030	; 0x406
   11960:	movw	r2, #3
   11964:	bl	11cb0 <close@plt+0xc60>
   11968:	str	r0, [fp, #-20]	; 0xffffffec
   1196c:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11970:	tst	r0, #1
   11974:	bne	119ac <close@plt+0x95c>
   11978:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   1197c:	tst	r0, #1
   11980:	movw	r0, #45010	; 0xafd2
   11984:	movt	r0, #1
   11988:	movw	r1, #44991	; 0xafbf
   1198c:	movt	r1, #1
   11990:	movne	r0, r1
   11994:	bl	10f6c <gettext@plt>
   11998:	movw	r1, #0
   1199c:	str	r0, [sp, #56]	; 0x38
   119a0:	mov	r0, r1
   119a4:	ldr	r2, [sp, #56]	; 0x38
   119a8:	bl	10ef4 <error@plt>
   119ac:	ldr	r0, [fp, #-16]
   119b0:	movw	r1, #2
   119b4:	bl	10e88 <dup2@plt>
   119b8:	cmp	r0, #0
   119bc:	bge	119f8 <close@plt+0x9a8>
   119c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   119c4:	str	r0, [sp, #52]	; 0x34
   119c8:	bl	10f90 <__errno_location@plt>
   119cc:	ldr	r1, [r0]
   119d0:	movw	r0, #45039	; 0xafef
   119d4:	movt	r0, #1
   119d8:	str	r1, [sp, #48]	; 0x30
   119dc:	bl	10f6c <gettext@plt>
   119e0:	ldr	r1, [sp, #52]	; 0x34
   119e4:	str	r0, [sp, #44]	; 0x2c
   119e8:	mov	r0, r1
   119ec:	ldr	r1, [sp, #48]	; 0x30
   119f0:	ldr	r2, [sp, #44]	; 0x2c
   119f4:	bl	10ef4 <error@plt>
   119f8:	ldrb	r0, [fp, #-23]	; 0xffffffe9
   119fc:	tst	r0, #1
   11a00:	beq	11a0c <close@plt+0x9bc>
   11a04:	ldr	r0, [fp, #-16]
   11a08:	bl	11050 <close@plt>
   11a0c:	b	11a10 <close@plt+0x9c0>
   11a10:	movw	r0, #49472	; 0xc140
   11a14:	movt	r0, #2
   11a18:	ldr	r0, [r0]
   11a1c:	bl	10edc <ferror_unlocked@plt>
   11a20:	cmp	r0, #0
   11a24:	beq	11a34 <close@plt+0x9e4>
   11a28:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11a2c:	str	r0, [fp, #-4]
   11a30:	b	11b10 <close@plt+0xac0>
   11a34:	mov	r0, #1
   11a38:	str	r0, [sp, #40]	; 0x28
   11a3c:	ldr	r1, [sp, #40]	; 0x28
   11a40:	bl	10e70 <signal@plt>
   11a44:	ldr	r1, [fp, #-12]
   11a48:	movw	r2, #49464	; 0xc138
   11a4c:	movt	r2, #2
   11a50:	ldr	r2, [r2]
   11a54:	add	r1, r1, r2, lsl #2
   11a58:	str	r1, [fp, #-64]	; 0xffffffc0
   11a5c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   11a60:	ldr	r1, [r1]
   11a64:	ldr	r2, [fp, #-64]	; 0xffffffc0
   11a68:	str	r0, [sp, #36]	; 0x24
   11a6c:	mov	r0, r1
   11a70:	mov	r1, r2
   11a74:	bl	10e58 <execvp@plt>
   11a78:	str	r0, [sp, #32]
   11a7c:	bl	10f90 <__errno_location@plt>
   11a80:	ldr	r0, [r0]
   11a84:	cmp	r0, #2
   11a88:	movw	r0, #0
   11a8c:	moveq	r0, #1
   11a90:	tst	r0, #1
   11a94:	movw	r0, #127	; 0x7f
   11a98:	moveq	r0, #126	; 0x7e
   11a9c:	str	r0, [fp, #-68]	; 0xffffffbc
   11aa0:	bl	10f90 <__errno_location@plt>
   11aa4:	ldr	r0, [r0]
   11aa8:	str	r0, [fp, #-72]	; 0xffffffb8
   11aac:	ldr	r0, [fp, #-20]	; 0xffffffec
   11ab0:	movw	r1, #2
   11ab4:	bl	10e88 <dup2@plt>
   11ab8:	cmp	r0, #2
   11abc:	bne	11b08 <close@plt+0xab8>
   11ac0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   11ac4:	movw	r0, #45073	; 0xb011
   11ac8:	movt	r0, #1
   11acc:	str	r1, [sp, #28]
   11ad0:	bl	10f6c <gettext@plt>
   11ad4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   11ad8:	ldr	r1, [r1]
   11adc:	movw	r2, #4
   11ae0:	str	r0, [sp, #24]
   11ae4:	mov	r0, r2
   11ae8:	bl	148b8 <close@plt+0x3868>
   11aec:	movw	r1, #0
   11af0:	str	r0, [sp, #20]
   11af4:	mov	r0, r1
   11af8:	ldr	r1, [sp, #28]
   11afc:	ldr	r2, [sp, #24]
   11b00:	ldr	r3, [sp, #20]
   11b04:	bl	10ef4 <error@plt>
   11b08:	ldr	r0, [fp, #-68]	; 0xffffffbc
   11b0c:	str	r0, [fp, #-4]
   11b10:	ldr	r0, [fp, #-4]
   11b14:	mov	sp, fp
   11b18:	pop	{fp, pc}
   11b1c:	sub	sp, sp, #4
   11b20:	str	r0, [sp]
   11b24:	ldr	r0, [sp]
   11b28:	cmp	r0, #1
   11b2c:	beq	11b40 <close@plt+0xaf0>
   11b30:	ldr	r0, [sp]
   11b34:	movw	r1, #49388	; 0xc0ec
   11b38:	movt	r1, #2
   11b3c:	str	r0, [r1]
   11b40:	add	sp, sp, #4
   11b44:	bx	lr
   11b48:	sub	sp, sp, #4
   11b4c:	str	r0, [sp]
   11b50:	ldr	r0, [sp]
   11b54:	movw	r1, #49488	; 0xc150
   11b58:	movt	r1, #2
   11b5c:	str	r0, [r1]
   11b60:	add	sp, sp, #4
   11b64:	bx	lr
   11b68:	sub	sp, sp, #4
   11b6c:	and	r0, r0, #1
   11b70:	strb	r0, [sp, #3]
   11b74:	ldrb	r0, [sp, #3]
   11b78:	and	r0, r0, #1
   11b7c:	movw	r1, #49492	; 0xc154
   11b80:	movt	r1, #2
   11b84:	strb	r0, [r1]
   11b88:	add	sp, sp, #4
   11b8c:	bx	lr
   11b90:	push	{fp, lr}
   11b94:	mov	fp, sp
   11b98:	sub	sp, sp, #24
   11b9c:	movw	r0, #49476	; 0xc144
   11ba0:	movt	r0, #2
   11ba4:	ldr	r0, [r0]
   11ba8:	bl	18780 <close@plt+0x7730>
   11bac:	cmp	r0, #0
   11bb0:	beq	11c80 <close@plt+0xc30>
   11bb4:	movw	r0, #49492	; 0xc154
   11bb8:	movt	r0, #2
   11bbc:	ldrb	r0, [r0]
   11bc0:	tst	r0, #1
   11bc4:	beq	11bd8 <close@plt+0xb88>
   11bc8:	bl	10f90 <__errno_location@plt>
   11bcc:	ldr	r0, [r0]
   11bd0:	cmp	r0, #32
   11bd4:	beq	11c80 <close@plt+0xc30>
   11bd8:	movw	r0, #45483	; 0xb1ab
   11bdc:	movt	r0, #1
   11be0:	bl	10f6c <gettext@plt>
   11be4:	str	r0, [fp, #-4]
   11be8:	movw	r0, #49488	; 0xc150
   11bec:	movt	r0, #2
   11bf0:	ldr	r0, [r0]
   11bf4:	movw	r1, #0
   11bf8:	cmp	r0, r1
   11bfc:	beq	11c54 <close@plt+0xc04>
   11c00:	bl	10f90 <__errno_location@plt>
   11c04:	ldr	r1, [r0]
   11c08:	movw	r0, #49488	; 0xc150
   11c0c:	movt	r0, #2
   11c10:	ldr	r0, [r0]
   11c14:	str	r1, [fp, #-8]
   11c18:	bl	149b4 <close@plt+0x3964>
   11c1c:	ldr	r1, [fp, #-4]
   11c20:	movw	r2, #0
   11c24:	str	r0, [sp, #12]
   11c28:	mov	r0, r2
   11c2c:	ldr	r2, [fp, #-8]
   11c30:	str	r1, [sp, #8]
   11c34:	mov	r1, r2
   11c38:	movw	r2, #45495	; 0xb1b7
   11c3c:	movt	r2, #1
   11c40:	ldr	r3, [sp, #12]
   11c44:	ldr	ip, [sp, #8]
   11c48:	str	ip, [sp]
   11c4c:	bl	10ef4 <error@plt>
   11c50:	b	11c70 <close@plt+0xc20>
   11c54:	bl	10f90 <__errno_location@plt>
   11c58:	ldr	r1, [r0]
   11c5c:	ldr	r3, [fp, #-4]
   11c60:	movw	r0, #0
   11c64:	movw	r2, #45499	; 0xb1bb
   11c68:	movt	r2, #1
   11c6c:	bl	10ef4 <error@plt>
   11c70:	movw	r0, #49388	; 0xc0ec
   11c74:	movt	r0, #2
   11c78:	ldr	r0, [r0]
   11c7c:	bl	10e40 <_exit@plt>
   11c80:	movw	r0, #49472	; 0xc140
   11c84:	movt	r0, #2
   11c88:	ldr	r0, [r0]
   11c8c:	bl	18780 <close@plt+0x7730>
   11c90:	cmp	r0, #0
   11c94:	beq	11ca8 <close@plt+0xc58>
   11c98:	movw	r0, #49388	; 0xc0ec
   11c9c:	movt	r0, #2
   11ca0:	ldr	r0, [r0]
   11ca4:	bl	10e40 <_exit@plt>
   11ca8:	mov	sp, fp
   11cac:	pop	{fp, pc}
   11cb0:	sub	sp, sp, #8
   11cb4:	push	{fp, lr}
   11cb8:	mov	fp, sp
   11cbc:	sub	sp, sp, #48	; 0x30
   11cc0:	str	r3, [fp, #12]
   11cc4:	str	r2, [fp, #8]
   11cc8:	str	r0, [fp, #-4]
   11ccc:	str	r1, [fp, #-8]
   11cd0:	mvn	r0, #0
   11cd4:	str	r0, [fp, #-16]
   11cd8:	add	r0, fp, #8
   11cdc:	str	r0, [fp, #-12]
   11ce0:	ldr	r0, [fp, #-8]
   11ce4:	cmp	r0, #0
   11ce8:	str	r0, [sp, #12]
   11cec:	beq	11d08 <close@plt+0xcb8>
   11cf0:	b	11cf4 <close@plt+0xca4>
   11cf4:	movw	r0, #1030	; 0x406
   11cf8:	ldr	r1, [sp, #12]
   11cfc:	cmp	r1, r0
   11d00:	beq	11d30 <close@plt+0xce0>
   11d04:	b	11d58 <close@plt+0xd08>
   11d08:	ldr	r0, [fp, #-12]
   11d0c:	add	r1, r0, #4
   11d10:	str	r1, [fp, #-12]
   11d14:	ldr	r0, [r0]
   11d18:	str	r0, [fp, #-20]	; 0xffffffec
   11d1c:	ldr	r0, [fp, #-4]
   11d20:	ldr	r1, [fp, #-20]	; 0xffffffec
   11d24:	bl	11f04 <close@plt+0xeb4>
   11d28:	str	r0, [fp, #-16]
   11d2c:	b	11ee4 <close@plt+0xe94>
   11d30:	ldr	r0, [fp, #-12]
   11d34:	add	r1, r0, #4
   11d38:	str	r1, [fp, #-12]
   11d3c:	ldr	r0, [r0]
   11d40:	str	r0, [sp, #24]
   11d44:	ldr	r0, [fp, #-4]
   11d48:	ldr	r1, [sp, #24]
   11d4c:	bl	11f38 <close@plt+0xee8>
   11d50:	str	r0, [fp, #-16]
   11d54:	b	11ee4 <close@plt+0xe94>
   11d58:	ldr	r0, [fp, #-8]
   11d5c:	cmp	r0, #0
   11d60:	str	r0, [sp, #8]
   11d64:	beq	11e8c <close@plt+0xe3c>
   11d68:	b	11d6c <close@plt+0xd1c>
   11d6c:	ldr	r0, [sp, #8]
   11d70:	cmp	r0, #1
   11d74:	beq	11e78 <close@plt+0xe28>
   11d78:	b	11d7c <close@plt+0xd2c>
   11d7c:	ldr	r0, [sp, #8]
   11d80:	cmp	r0, #2
   11d84:	beq	11e8c <close@plt+0xe3c>
   11d88:	b	11d8c <close@plt+0xd3c>
   11d8c:	ldr	r0, [sp, #8]
   11d90:	cmp	r0, #3
   11d94:	beq	11e78 <close@plt+0xe28>
   11d98:	b	11d9c <close@plt+0xd4c>
   11d9c:	ldr	r0, [sp, #8]
   11da0:	cmp	r0, #4
   11da4:	beq	11e8c <close@plt+0xe3c>
   11da8:	b	11dac <close@plt+0xd5c>
   11dac:	ldr	r0, [sp, #8]
   11db0:	cmp	r0, #8
   11db4:	beq	11e8c <close@plt+0xe3c>
   11db8:	b	11dbc <close@plt+0xd6c>
   11dbc:	ldr	r0, [sp, #8]
   11dc0:	cmp	r0, #9
   11dc4:	beq	11e78 <close@plt+0xe28>
   11dc8:	b	11dcc <close@plt+0xd7c>
   11dcc:	ldr	r0, [sp, #8]
   11dd0:	cmp	r0, #10
   11dd4:	beq	11e8c <close@plt+0xe3c>
   11dd8:	b	11ddc <close@plt+0xd8c>
   11ddc:	ldr	r0, [sp, #8]
   11de0:	cmp	r0, #11
   11de4:	beq	11e78 <close@plt+0xe28>
   11de8:	b	11dec <close@plt+0xd9c>
   11dec:	ldr	r0, [sp, #8]
   11df0:	cmp	r0, #1024	; 0x400
   11df4:	beq	11e8c <close@plt+0xe3c>
   11df8:	b	11dfc <close@plt+0xdac>
   11dfc:	movw	r0, #1025	; 0x401
   11e00:	ldr	r1, [sp, #8]
   11e04:	cmp	r1, r0
   11e08:	beq	11e78 <close@plt+0xe28>
   11e0c:	b	11e10 <close@plt+0xdc0>
   11e10:	movw	r0, #1026	; 0x402
   11e14:	ldr	r1, [sp, #8]
   11e18:	cmp	r1, r0
   11e1c:	beq	11e8c <close@plt+0xe3c>
   11e20:	b	11e24 <close@plt+0xdd4>
   11e24:	movw	r0, #1030	; 0x406
   11e28:	ldr	r1, [sp, #8]
   11e2c:	sub	r0, r1, r0
   11e30:	cmp	r0, #2
   11e34:	bcc	11e8c <close@plt+0xe3c>
   11e38:	b	11e3c <close@plt+0xdec>
   11e3c:	movw	r0, #1032	; 0x408
   11e40:	ldr	r1, [sp, #8]
   11e44:	cmp	r1, r0
   11e48:	beq	11e78 <close@plt+0xe28>
   11e4c:	b	11e50 <close@plt+0xe00>
   11e50:	movw	r0, #1033	; 0x409
   11e54:	ldr	r1, [sp, #8]
   11e58:	cmp	r1, r0
   11e5c:	beq	11e8c <close@plt+0xe3c>
   11e60:	b	11e64 <close@plt+0xe14>
   11e64:	movw	r0, #1034	; 0x40a
   11e68:	ldr	r1, [sp, #8]
   11e6c:	cmp	r1, r0
   11e70:	bne	11eb8 <close@plt+0xe68>
   11e74:	b	11e78 <close@plt+0xe28>
   11e78:	ldr	r0, [fp, #-4]
   11e7c:	ldr	r1, [fp, #-8]
   11e80:	bl	10fd8 <fcntl64@plt>
   11e84:	str	r0, [fp, #-16]
   11e88:	b	11ee0 <close@plt+0xe90>
   11e8c:	ldr	r0, [fp, #-12]
   11e90:	add	r1, r0, #4
   11e94:	str	r1, [fp, #-12]
   11e98:	ldr	r0, [r0]
   11e9c:	str	r0, [sp, #20]
   11ea0:	ldr	r0, [fp, #-4]
   11ea4:	ldr	r1, [fp, #-8]
   11ea8:	ldr	r2, [sp, #20]
   11eac:	bl	10fd8 <fcntl64@plt>
   11eb0:	str	r0, [fp, #-16]
   11eb4:	b	11ee0 <close@plt+0xe90>
   11eb8:	ldr	r0, [fp, #-12]
   11ebc:	add	r1, r0, #4
   11ec0:	str	r1, [fp, #-12]
   11ec4:	ldr	r0, [r0]
   11ec8:	str	r0, [sp, #16]
   11ecc:	ldr	r0, [fp, #-4]
   11ed0:	ldr	r1, [fp, #-8]
   11ed4:	ldr	r2, [sp, #16]
   11ed8:	bl	10fd8 <fcntl64@plt>
   11edc:	str	r0, [fp, #-16]
   11ee0:	b	11ee4 <close@plt+0xe94>
   11ee4:	sub	r0, fp, #12
   11ee8:	ldr	r1, [fp, #-16]
   11eec:	str	r0, [sp, #4]
   11ef0:	mov	r0, r1
   11ef4:	mov	sp, fp
   11ef8:	pop	{fp, lr}
   11efc:	add	sp, sp, #8
   11f00:	bx	lr
   11f04:	push	{fp, lr}
   11f08:	mov	fp, sp
   11f0c:	sub	sp, sp, #16
   11f10:	str	r0, [fp, #-4]
   11f14:	str	r1, [sp, #8]
   11f18:	ldr	r0, [fp, #-4]
   11f1c:	ldr	r2, [sp, #8]
   11f20:	movw	r1, #0
   11f24:	bl	10fd8 <fcntl64@plt>
   11f28:	str	r0, [sp, #4]
   11f2c:	ldr	r0, [sp, #4]
   11f30:	mov	sp, fp
   11f34:	pop	{fp, pc}
   11f38:	push	{fp, lr}
   11f3c:	mov	fp, sp
   11f40:	sub	sp, sp, #32
   11f44:	str	r0, [fp, #-4]
   11f48:	str	r1, [fp, #-8]
   11f4c:	movw	r0, #49496	; 0xc158
   11f50:	movt	r0, #2
   11f54:	ldr	r0, [r0]
   11f58:	movw	r1, #0
   11f5c:	cmp	r1, r0
   11f60:	bgt	11fe0 <close@plt+0xf90>
   11f64:	ldr	r0, [fp, #-4]
   11f68:	ldr	r2, [fp, #-8]
   11f6c:	movw	r1, #1030	; 0x406
   11f70:	bl	10fd8 <fcntl64@plt>
   11f74:	str	r0, [fp, #-12]
   11f78:	ldr	r0, [fp, #-12]
   11f7c:	movw	r1, #0
   11f80:	cmp	r1, r0
   11f84:	ble	11f98 <close@plt+0xf48>
   11f88:	bl	10f90 <__errno_location@plt>
   11f8c:	ldr	r0, [r0]
   11f90:	cmp	r0, #22
   11f94:	beq	11fac <close@plt+0xf5c>
   11f98:	movw	r0, #49496	; 0xc158
   11f9c:	movt	r0, #2
   11fa0:	movw	r1, #1
   11fa4:	str	r1, [r0]
   11fa8:	b	11fdc <close@plt+0xf8c>
   11fac:	ldr	r0, [fp, #-4]
   11fb0:	ldr	r1, [fp, #-8]
   11fb4:	bl	11f04 <close@plt+0xeb4>
   11fb8:	str	r0, [fp, #-12]
   11fbc:	ldr	r0, [fp, #-12]
   11fc0:	cmp	r0, #0
   11fc4:	blt	11fd8 <close@plt+0xf88>
   11fc8:	movw	r0, #49496	; 0xc158
   11fcc:	movt	r0, #2
   11fd0:	mvn	r1, #0
   11fd4:	str	r1, [r0]
   11fd8:	b	11fdc <close@plt+0xf8c>
   11fdc:	b	11ff0 <close@plt+0xfa0>
   11fe0:	ldr	r0, [fp, #-4]
   11fe4:	ldr	r1, [fp, #-8]
   11fe8:	bl	11f04 <close@plt+0xeb4>
   11fec:	str	r0, [fp, #-12]
   11ff0:	ldr	r0, [fp, #-12]
   11ff4:	movw	r1, #0
   11ff8:	cmp	r1, r0
   11ffc:	bgt	12084 <close@plt+0x1034>
   12000:	movw	r0, #49496	; 0xc158
   12004:	movt	r0, #2
   12008:	ldr	r0, [r0]
   1200c:	cmn	r0, #1
   12010:	bne	12084 <close@plt+0x1034>
   12014:	ldr	r0, [fp, #-12]
   12018:	movw	r1, #1
   1201c:	bl	10fd8 <fcntl64@plt>
   12020:	str	r0, [sp, #16]
   12024:	ldr	r0, [sp, #16]
   12028:	cmp	r0, #0
   1202c:	blt	1204c <close@plt+0xffc>
   12030:	ldr	r0, [fp, #-12]
   12034:	ldr	r1, [sp, #16]
   12038:	orr	r2, r1, #1
   1203c:	movw	r1, #2
   12040:	bl	10fd8 <fcntl64@plt>
   12044:	cmn	r0, #1
   12048:	bne	12080 <close@plt+0x1030>
   1204c:	bl	10f90 <__errno_location@plt>
   12050:	ldr	r0, [r0]
   12054:	str	r0, [sp, #12]
   12058:	ldr	r0, [fp, #-12]
   1205c:	bl	11050 <close@plt>
   12060:	ldr	r1, [sp, #12]
   12064:	str	r0, [sp, #8]
   12068:	str	r1, [sp, #4]
   1206c:	bl	10f90 <__errno_location@plt>
   12070:	ldr	r1, [sp, #4]
   12074:	str	r1, [r0]
   12078:	mvn	r0, #0
   1207c:	str	r0, [fp, #-12]
   12080:	b	12084 <close@plt+0x1034>
   12084:	ldr	r0, [fp, #-12]
   12088:	mov	sp, fp
   1208c:	pop	{fp, pc}
   12090:	push	{fp, lr}
   12094:	mov	fp, sp
   12098:	sub	sp, sp, #40	; 0x28
   1209c:	str	r0, [fp, #-8]
   120a0:	str	r1, [fp, #-12]
   120a4:	str	r2, [fp, #-16]
   120a8:	str	r3, [sp, #20]
   120ac:	ldr	r0, [fp, #-12]
   120b0:	ldr	r1, [fp, #-16]
   120b4:	ldr	r2, [sp, #20]
   120b8:	bl	10f00 <open64@plt>
   120bc:	str	r0, [sp, #16]
   120c0:	ldr	r0, [sp, #16]
   120c4:	ldr	r1, [fp, #-8]
   120c8:	cmp	r0, r1
   120cc:	beq	120dc <close@plt+0x108c>
   120d0:	ldr	r0, [sp, #16]
   120d4:	cmp	r0, #0
   120d8:	bge	120e8 <close@plt+0x1098>
   120dc:	ldr	r0, [sp, #16]
   120e0:	str	r0, [fp, #-4]
   120e4:	b	1212c <close@plt+0x10dc>
   120e8:	ldr	r0, [sp, #16]
   120ec:	ldr	r1, [fp, #-8]
   120f0:	bl	10e88 <dup2@plt>
   120f4:	str	r0, [sp, #12]
   120f8:	bl	10f90 <__errno_location@plt>
   120fc:	ldr	r0, [r0]
   12100:	str	r0, [sp, #8]
   12104:	ldr	r0, [sp, #16]
   12108:	bl	11050 <close@plt>
   1210c:	ldr	r1, [sp, #8]
   12110:	str	r0, [sp, #4]
   12114:	str	r1, [sp]
   12118:	bl	10f90 <__errno_location@plt>
   1211c:	ldr	r1, [sp]
   12120:	str	r1, [r0]
   12124:	ldr	r0, [sp, #12]
   12128:	str	r0, [fp, #-4]
   1212c:	ldr	r0, [fp, #-4]
   12130:	mov	sp, fp
   12134:	pop	{fp, pc}
   12138:	push	{fp, lr}
   1213c:	mov	fp, sp
   12140:	sub	sp, sp, #16
   12144:	str	r0, [fp, #-4]
   12148:	str	r1, [sp, #8]
   1214c:	str	r2, [sp, #4]
   12150:	ldr	r0, [fp, #-4]
   12154:	ldr	r1, [sp, #8]
   12158:	ldr	r2, [sp, #4]
   1215c:	bl	12184 <close@plt+0x1134>
   12160:	str	r0, [sp]
   12164:	ldr	r0, [sp]
   12168:	movw	r1, #0
   1216c:	cmp	r0, r1
   12170:	bne	12178 <close@plt+0x1128>
   12174:	bl	1838c <close@plt+0x733c>
   12178:	ldr	r0, [sp]
   1217c:	mov	sp, fp
   12180:	pop	{fp, pc}
   12184:	push	{fp, lr}
   12188:	mov	fp, sp
   1218c:	sub	sp, sp, #64	; 0x40
   12190:	str	r0, [fp, #-8]
   12194:	str	r1, [fp, #-12]
   12198:	str	r2, [fp, #-16]
   1219c:	ldr	r0, [fp, #-8]
   121a0:	bl	1858c <close@plt+0x753c>
   121a4:	str	r0, [fp, #-20]	; 0xffffffec
   121a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   121ac:	bl	18638 <close@plt+0x75e8>
   121b0:	str	r0, [fp, #-24]	; 0xffffffe8
   121b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   121b8:	ldr	r1, [fp, #-8]
   121bc:	sub	r0, r0, r1
   121c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   121c4:	add	r0, r0, r1
   121c8:	str	r0, [fp, #-28]	; 0xffffffe4
   121cc:	ldr	r0, [fp, #-12]
   121d0:	bl	10f78 <strlen@plt>
   121d4:	str	r0, [sp, #32]
   121d8:	movw	r0, #0
   121dc:	strb	r0, [sp, #31]
   121e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   121e4:	cmp	r0, #0
   121e8:	beq	12224 <close@plt+0x11d4>
   121ec:	ldr	r0, [fp, #-8]
   121f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   121f4:	sub	r1, r1, #1
   121f8:	add	r0, r0, r1
   121fc:	ldrb	r0, [r0]
   12200:	cmp	r0, #47	; 0x2f
   12204:	beq	12220 <close@plt+0x11d0>
   12208:	ldr	r0, [fp, #-12]
   1220c:	ldrb	r0, [r0]
   12210:	cmp	r0, #47	; 0x2f
   12214:	beq	12220 <close@plt+0x11d0>
   12218:	movw	r0, #47	; 0x2f
   1221c:	strb	r0, [sp, #31]
   12220:	b	12240 <close@plt+0x11f0>
   12224:	ldr	r0, [fp, #-12]
   12228:	ldrb	r0, [r0]
   1222c:	cmp	r0, #47	; 0x2f
   12230:	bne	1223c <close@plt+0x11ec>
   12234:	movw	r0, #46	; 0x2e
   12238:	strb	r0, [sp, #31]
   1223c:	b	12240 <close@plt+0x11f0>
   12240:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12244:	ldrb	r1, [sp, #31]
   12248:	cmp	r1, #0
   1224c:	movw	r1, #0
   12250:	movne	r1, #1
   12254:	and	r1, r1, #1
   12258:	add	r0, r0, r1
   1225c:	ldr	r1, [sp, #32]
   12260:	add	r0, r0, r1
   12264:	add	r0, r0, #1
   12268:	bl	18478 <close@plt+0x7428>
   1226c:	str	r0, [sp, #24]
   12270:	ldr	r0, [sp, #24]
   12274:	movw	r1, #0
   12278:	cmp	r0, r1
   1227c:	bne	1228c <close@plt+0x123c>
   12280:	movw	r0, #0
   12284:	str	r0, [fp, #-4]
   12288:	b	12338 <close@plt+0x12e8>
   1228c:	ldr	r0, [sp, #24]
   12290:	ldr	r1, [fp, #-8]
   12294:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12298:	str	r0, [sp, #16]
   1229c:	str	r2, [sp, #12]
   122a0:	bl	10e4c <memcpy@plt>
   122a4:	ldr	r1, [sp, #16]
   122a8:	ldr	r2, [sp, #12]
   122ac:	add	r3, r1, r2
   122b0:	str	r3, [sp, #20]
   122b4:	ldrb	r3, [sp, #31]
   122b8:	ldr	ip, [sp, #20]
   122bc:	strb	r3, [ip]
   122c0:	ldrb	r3, [sp, #31]
   122c4:	cmp	r3, #0
   122c8:	movw	r3, #0
   122cc:	movne	r3, #1
   122d0:	and	r3, r3, #1
   122d4:	ldr	ip, [sp, #20]
   122d8:	add	r3, ip, r3
   122dc:	str	r3, [sp, #20]
   122e0:	ldr	r3, [fp, #-16]
   122e4:	movw	ip, #0
   122e8:	cmp	r3, ip
   122ec:	beq	122fc <close@plt+0x12ac>
   122f0:	ldr	r0, [sp, #20]
   122f4:	ldr	r1, [fp, #-16]
   122f8:	str	r0, [r1]
   122fc:	ldr	r0, [sp, #20]
   12300:	ldr	r1, [fp, #-12]
   12304:	ldr	r2, [sp, #32]
   12308:	str	r0, [sp, #8]
   1230c:	str	r2, [sp, #4]
   12310:	bl	10e4c <memcpy@plt>
   12314:	ldr	r1, [sp, #8]
   12318:	ldr	r2, [sp, #4]
   1231c:	add	r3, r1, r2
   12320:	str	r3, [sp, #20]
   12324:	ldr	r3, [sp, #20]
   12328:	movw	ip, #0
   1232c:	strb	ip, [r3]
   12330:	ldr	r3, [sp, #24]
   12334:	str	r3, [fp, #-4]
   12338:	ldr	r0, [fp, #-4]
   1233c:	mov	sp, fp
   12340:	pop	{fp, pc}
   12344:	push	{fp, lr}
   12348:	mov	fp, sp
   1234c:	sub	sp, sp, #16
   12350:	str	r0, [fp, #-4]
   12354:	bl	10f90 <__errno_location@plt>
   12358:	ldr	r0, [r0]
   1235c:	str	r0, [sp, #8]
   12360:	ldr	r0, [fp, #-4]
   12364:	bl	10e34 <free@plt>
   12368:	ldr	r0, [sp, #8]
   1236c:	str	r0, [sp, #4]
   12370:	bl	10f90 <__errno_location@plt>
   12374:	ldr	r1, [sp, #4]
   12378:	str	r1, [r0]
   1237c:	mov	sp, fp
   12380:	pop	{fp, pc}
   12384:	push	{fp, lr}
   12388:	mov	fp, sp
   1238c:	sub	sp, sp, #40	; 0x28
   12390:	ldr	ip, [fp, #12]
   12394:	ldr	lr, [fp, #8]
   12398:	str	r0, [fp, #-4]
   1239c:	str	r1, [fp, #-8]
   123a0:	str	r2, [fp, #-12]
   123a4:	str	r3, [fp, #-16]
   123a8:	movw	r0, #49480	; 0xc148
   123ac:	movt	r0, #2
   123b0:	ldr	r1, [r0]
   123b4:	str	r1, [sp, #16]
   123b8:	movw	r1, #0
   123bc:	str	r1, [r0]
   123c0:	ldr	r0, [fp, #-4]
   123c4:	cmp	r0, #2
   123c8:	bne	1247c <close@plt+0x142c>
   123cc:	ldr	r0, [fp, #-4]
   123d0:	ldr	r1, [fp, #-8]
   123d4:	movw	r2, #45502	; 0xb1be
   123d8:	movt	r2, #1
   123dc:	movw	r3, #45520	; 0xb1d0
   123e0:	movt	r3, #1
   123e4:	movw	ip, #0
   123e8:	str	ip, [sp]
   123ec:	bl	10f48 <getopt_long@plt>
   123f0:	str	r0, [sp, #20]
   123f4:	cmn	r0, #1
   123f8:	beq	1247c <close@plt+0x142c>
   123fc:	ldr	r0, [sp, #20]
   12400:	cmp	r0, #104	; 0x68
   12404:	str	r0, [sp, #8]
   12408:	beq	12420 <close@plt+0x13d0>
   1240c:	b	12410 <close@plt+0x13c0>
   12410:	ldr	r0, [sp, #8]
   12414:	cmp	r0, #118	; 0x76
   12418:	beq	1243c <close@plt+0x13ec>
   1241c:	b	12474 <close@plt+0x1424>
   12420:	ldr	r0, [fp, #12]
   12424:	movw	r1, #0
   12428:	str	r0, [sp, #4]
   1242c:	mov	r0, r1
   12430:	ldr	r1, [sp, #4]
   12434:	blx	r1
   12438:	b	12478 <close@plt+0x1428>
   1243c:	add	r0, fp, #16
   12440:	str	r0, [sp, #12]
   12444:	movw	r0, #49476	; 0xc144
   12448:	movt	r0, #2
   1244c:	ldr	r0, [r0]
   12450:	ldr	r1, [fp, #-12]
   12454:	ldr	r2, [fp, #-16]
   12458:	ldr	r3, [fp, #8]
   1245c:	ldr	ip, [sp, #12]
   12460:	mov	lr, sp
   12464:	str	ip, [lr]
   12468:	bl	153f4 <close@plt+0x43a4>
   1246c:	movw	r0, #0
   12470:	bl	10f60 <exit@plt>
   12474:	b	12478 <close@plt+0x1428>
   12478:	b	1247c <close@plt+0x142c>
   1247c:	ldr	r0, [sp, #16]
   12480:	movw	r1, #49480	; 0xc148
   12484:	movt	r1, #2
   12488:	str	r0, [r1]
   1248c:	movw	r0, #49464	; 0xc138
   12490:	movt	r0, #2
   12494:	movw	r1, #0
   12498:	str	r1, [r0]
   1249c:	mov	sp, fp
   124a0:	pop	{fp, pc}
   124a4:	push	{r4, sl, fp, lr}
   124a8:	add	fp, sp, #8
   124ac:	sub	sp, sp, #64	; 0x40
   124b0:	ldr	ip, [fp, #16]
   124b4:	ldr	lr, [fp, #12]
   124b8:	ldr	r4, [fp, #8]
   124bc:	str	r0, [fp, #-12]
   124c0:	str	r1, [fp, #-16]
   124c4:	str	r2, [fp, #-20]	; 0xffffffec
   124c8:	str	r3, [fp, #-24]	; 0xffffffe8
   124cc:	and	r0, lr, #1
   124d0:	strb	r0, [fp, #-25]	; 0xffffffe7
   124d4:	movw	r0, #49480	; 0xc148
   124d8:	movt	r0, #2
   124dc:	ldr	r1, [r0]
   124e0:	str	r1, [sp, #36]	; 0x24
   124e4:	movw	r1, #1
   124e8:	str	r1, [r0]
   124ec:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   124f0:	tst	r0, #1
   124f4:	movw	r0, #45502	; 0xb1be
   124f8:	movt	r0, #1
   124fc:	movw	r1, #44179	; 0xac93
   12500:	movt	r1, #1
   12504:	movne	r0, r1
   12508:	str	r0, [sp, #32]
   1250c:	ldr	r0, [fp, #-12]
   12510:	ldr	r1, [fp, #-16]
   12514:	ldr	r2, [sp, #32]
   12518:	movw	r3, #45520	; 0xb1d0
   1251c:	movt	r3, #1
   12520:	movw	lr, #0
   12524:	str	lr, [sp]
   12528:	str	ip, [sp, #24]
   1252c:	str	r4, [sp, #20]
   12530:	bl	10f48 <getopt_long@plt>
   12534:	str	r0, [fp, #-32]	; 0xffffffe0
   12538:	cmn	r0, #1
   1253c:	beq	125dc <close@plt+0x158c>
   12540:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12544:	cmp	r0, #104	; 0x68
   12548:	str	r0, [sp, #16]
   1254c:	beq	12564 <close@plt+0x1514>
   12550:	b	12554 <close@plt+0x1504>
   12554:	ldr	r0, [sp, #16]
   12558:	cmp	r0, #118	; 0x76
   1255c:	beq	12580 <close@plt+0x1530>
   12560:	b	125b8 <close@plt+0x1568>
   12564:	ldr	r0, [fp, #16]
   12568:	movw	r1, #0
   1256c:	str	r0, [sp, #12]
   12570:	mov	r0, r1
   12574:	ldr	r1, [sp, #12]
   12578:	blx	r1
   1257c:	b	125d8 <close@plt+0x1588>
   12580:	add	r0, fp, #20
   12584:	str	r0, [sp, #28]
   12588:	movw	r0, #49476	; 0xc144
   1258c:	movt	r0, #2
   12590:	ldr	r0, [r0]
   12594:	ldr	r1, [fp, #-20]	; 0xffffffec
   12598:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1259c:	ldr	r3, [fp, #8]
   125a0:	ldr	ip, [sp, #28]
   125a4:	mov	lr, sp
   125a8:	str	ip, [lr]
   125ac:	bl	153f4 <close@plt+0x43a4>
   125b0:	movw	r0, #0
   125b4:	bl	10f60 <exit@plt>
   125b8:	ldr	r0, [fp, #16]
   125bc:	movw	r1, #49388	; 0xc0ec
   125c0:	movt	r1, #2
   125c4:	ldr	r1, [r1]
   125c8:	str	r0, [sp, #8]
   125cc:	mov	r0, r1
   125d0:	ldr	r1, [sp, #8]
   125d4:	blx	r1
   125d8:	b	125dc <close@plt+0x158c>
   125dc:	ldr	r0, [sp, #36]	; 0x24
   125e0:	movw	r1, #49480	; 0xc148
   125e4:	movt	r1, #2
   125e8:	str	r0, [r1]
   125ec:	sub	sp, fp, #8
   125f0:	pop	{r4, sl, fp, pc}
   125f4:	push	{fp, lr}
   125f8:	mov	fp, sp
   125fc:	sub	sp, sp, #24
   12600:	str	r0, [fp, #-4]
   12604:	ldr	r0, [fp, #-4]
   12608:	movw	r1, #0
   1260c:	cmp	r0, r1
   12610:	bne	12634 <close@plt+0x15e4>
   12614:	movw	r0, #49472	; 0xc140
   12618:	movt	r0, #2
   1261c:	ldr	r1, [r0]
   12620:	movw	r0, #45568	; 0xb200
   12624:	movt	r0, #1
   12628:	bl	1102c <fputs@plt>
   1262c:	str	r0, [sp, #8]
   12630:	bl	11044 <abort@plt>
   12634:	ldr	r0, [fp, #-4]
   12638:	movw	r1, #47	; 0x2f
   1263c:	bl	10ff0 <strrchr@plt>
   12640:	str	r0, [fp, #-8]
   12644:	ldr	r0, [fp, #-8]
   12648:	movw	r1, #0
   1264c:	cmp	r0, r1
   12650:	beq	12664 <close@plt+0x1614>
   12654:	ldr	r0, [fp, #-8]
   12658:	add	r0, r0, #1
   1265c:	str	r0, [sp, #4]
   12660:	b	1266c <close@plt+0x161c>
   12664:	ldr	r0, [fp, #-4]
   12668:	str	r0, [sp, #4]
   1266c:	ldr	r0, [sp, #4]
   12670:	str	r0, [sp, #12]
   12674:	ldr	r0, [sp, #12]
   12678:	ldr	r1, [fp, #-4]
   1267c:	sub	r0, r0, r1
   12680:	cmp	r0, #7
   12684:	blt	126f0 <close@plt+0x16a0>
   12688:	ldr	r0, [sp, #12]
   1268c:	mvn	r1, #6
   12690:	add	r0, r0, r1
   12694:	movw	r1, #45624	; 0xb238
   12698:	movt	r1, #1
   1269c:	movw	r2, #7
   126a0:	bl	11038 <strncmp@plt>
   126a4:	cmp	r0, #0
   126a8:	bne	126f0 <close@plt+0x16a0>
   126ac:	ldr	r0, [sp, #12]
   126b0:	str	r0, [fp, #-4]
   126b4:	ldr	r0, [sp, #12]
   126b8:	movw	r1, #45632	; 0xb240
   126bc:	movt	r1, #1
   126c0:	movw	r2, #3
   126c4:	bl	11038 <strncmp@plt>
   126c8:	cmp	r0, #0
   126cc:	bne	126ec <close@plt+0x169c>
   126d0:	ldr	r0, [sp, #12]
   126d4:	add	r0, r0, #3
   126d8:	str	r0, [fp, #-4]
   126dc:	ldr	r0, [fp, #-4]
   126e0:	movw	r1, #49456	; 0xc130
   126e4:	movt	r1, #2
   126e8:	str	r0, [r1]
   126ec:	b	126f0 <close@plt+0x16a0>
   126f0:	ldr	r0, [fp, #-4]
   126f4:	movw	r1, #49500	; 0xc15c
   126f8:	movt	r1, #2
   126fc:	str	r0, [r1]
   12700:	ldr	r0, [fp, #-4]
   12704:	movw	r1, #49460	; 0xc134
   12708:	movt	r1, #2
   1270c:	str	r0, [r1]
   12710:	mov	sp, fp
   12714:	pop	{fp, pc}
   12718:	push	{fp, lr}
   1271c:	mov	fp, sp
   12720:	sub	sp, sp, #24
   12724:	str	r0, [fp, #-4]
   12728:	bl	10f90 <__errno_location@plt>
   1272c:	ldr	r0, [r0]
   12730:	str	r0, [fp, #-8]
   12734:	ldr	r0, [fp, #-4]
   12738:	movw	r1, #0
   1273c:	cmp	r0, r1
   12740:	beq	12750 <close@plt+0x1700>
   12744:	ldr	r0, [fp, #-4]
   12748:	str	r0, [sp, #8]
   1274c:	b	12760 <close@plt+0x1710>
   12750:	movw	r0, #49504	; 0xc160
   12754:	movt	r0, #2
   12758:	str	r0, [sp, #8]
   1275c:	b	12760 <close@plt+0x1710>
   12760:	ldr	r0, [sp, #8]
   12764:	movw	r1, #48	; 0x30
   12768:	bl	1828c <close@plt+0x723c>
   1276c:	str	r0, [sp, #12]
   12770:	ldr	r0, [fp, #-8]
   12774:	str	r0, [sp, #4]
   12778:	bl	10f90 <__errno_location@plt>
   1277c:	ldr	r1, [sp, #4]
   12780:	str	r1, [r0]
   12784:	ldr	r0, [sp, #12]
   12788:	mov	sp, fp
   1278c:	pop	{fp, pc}
   12790:	sub	sp, sp, #8
   12794:	str	r0, [sp, #4]
   12798:	ldr	r0, [sp, #4]
   1279c:	movw	r1, #0
   127a0:	cmp	r0, r1
   127a4:	beq	127b4 <close@plt+0x1764>
   127a8:	ldr	r0, [sp, #4]
   127ac:	str	r0, [sp]
   127b0:	b	127c4 <close@plt+0x1774>
   127b4:	movw	r0, #49504	; 0xc160
   127b8:	movt	r0, #2
   127bc:	str	r0, [sp]
   127c0:	b	127c4 <close@plt+0x1774>
   127c4:	ldr	r0, [sp]
   127c8:	ldr	r0, [r0]
   127cc:	add	sp, sp, #8
   127d0:	bx	lr
   127d4:	sub	sp, sp, #16
   127d8:	str	r0, [sp, #12]
   127dc:	str	r1, [sp, #8]
   127e0:	ldr	r0, [sp, #8]
   127e4:	ldr	r1, [sp, #12]
   127e8:	movw	r2, #0
   127ec:	cmp	r1, r2
   127f0:	str	r0, [sp, #4]
   127f4:	beq	12804 <close@plt+0x17b4>
   127f8:	ldr	r0, [sp, #12]
   127fc:	str	r0, [sp]
   12800:	b	12814 <close@plt+0x17c4>
   12804:	movw	r0, #49504	; 0xc160
   12808:	movt	r0, #2
   1280c:	str	r0, [sp]
   12810:	b	12814 <close@plt+0x17c4>
   12814:	ldr	r0, [sp]
   12818:	ldr	r1, [sp, #4]
   1281c:	str	r1, [r0]
   12820:	add	sp, sp, #16
   12824:	bx	lr
   12828:	sub	sp, sp, #32
   1282c:	str	r0, [sp, #28]
   12830:	strb	r1, [sp, #27]
   12834:	str	r2, [sp, #20]
   12838:	ldrb	r0, [sp, #27]
   1283c:	strb	r0, [sp, #19]
   12840:	ldr	r0, [sp, #28]
   12844:	movw	r1, #0
   12848:	cmp	r0, r1
   1284c:	beq	1285c <close@plt+0x180c>
   12850:	ldr	r0, [sp, #28]
   12854:	str	r0, [sp]
   12858:	b	1286c <close@plt+0x181c>
   1285c:	movw	r0, #49504	; 0xc160
   12860:	movt	r0, #2
   12864:	str	r0, [sp]
   12868:	b	1286c <close@plt+0x181c>
   1286c:	ldr	r0, [sp]
   12870:	add	r0, r0, #8
   12874:	ldrb	r1, [sp, #19]
   12878:	lsr	r1, r1, #5
   1287c:	add	r0, r0, r1, lsl #2
   12880:	str	r0, [sp, #12]
   12884:	ldrb	r0, [sp, #19]
   12888:	and	r0, r0, #31
   1288c:	str	r0, [sp, #8]
   12890:	ldr	r0, [sp, #12]
   12894:	ldr	r0, [r0]
   12898:	ldr	r1, [sp, #8]
   1289c:	lsr	r0, r0, r1
   128a0:	and	r0, r0, #1
   128a4:	str	r0, [sp, #4]
   128a8:	ldr	r0, [sp, #20]
   128ac:	and	r0, r0, #1
   128b0:	ldr	r1, [sp, #4]
   128b4:	eor	r0, r0, r1
   128b8:	ldr	r1, [sp, #8]
   128bc:	lsl	r0, r0, r1
   128c0:	ldr	r1, [sp, #12]
   128c4:	ldr	r2, [r1]
   128c8:	eor	r0, r2, r0
   128cc:	str	r0, [r1]
   128d0:	ldr	r0, [sp, #4]
   128d4:	add	sp, sp, #32
   128d8:	bx	lr
   128dc:	sub	sp, sp, #12
   128e0:	str	r0, [sp, #8]
   128e4:	str	r1, [sp, #4]
   128e8:	ldr	r0, [sp, #8]
   128ec:	movw	r1, #0
   128f0:	cmp	r0, r1
   128f4:	bne	12904 <close@plt+0x18b4>
   128f8:	movw	r0, #49504	; 0xc160
   128fc:	movt	r0, #2
   12900:	str	r0, [sp, #8]
   12904:	ldr	r0, [sp, #8]
   12908:	ldr	r0, [r0, #4]
   1290c:	str	r0, [sp]
   12910:	ldr	r0, [sp, #4]
   12914:	ldr	r1, [sp, #8]
   12918:	str	r0, [r1, #4]
   1291c:	ldr	r0, [sp]
   12920:	add	sp, sp, #12
   12924:	bx	lr
   12928:	push	{fp, lr}
   1292c:	mov	fp, sp
   12930:	sub	sp, sp, #16
   12934:	str	r0, [fp, #-4]
   12938:	str	r1, [sp, #8]
   1293c:	str	r2, [sp, #4]
   12940:	ldr	r0, [fp, #-4]
   12944:	movw	r1, #0
   12948:	cmp	r0, r1
   1294c:	bne	1295c <close@plt+0x190c>
   12950:	movw	r0, #49504	; 0xc160
   12954:	movt	r0, #2
   12958:	str	r0, [fp, #-4]
   1295c:	ldr	r0, [fp, #-4]
   12960:	movw	r1, #10
   12964:	str	r1, [r0]
   12968:	ldr	r0, [sp, #8]
   1296c:	movw	r1, #0
   12970:	cmp	r0, r1
   12974:	beq	12988 <close@plt+0x1938>
   12978:	ldr	r0, [sp, #4]
   1297c:	movw	r1, #0
   12980:	cmp	r0, r1
   12984:	bne	1298c <close@plt+0x193c>
   12988:	bl	11044 <abort@plt>
   1298c:	ldr	r0, [sp, #8]
   12990:	ldr	r1, [fp, #-4]
   12994:	str	r0, [r1, #40]	; 0x28
   12998:	ldr	r0, [sp, #4]
   1299c:	ldr	r1, [fp, #-4]
   129a0:	str	r0, [r1, #44]	; 0x2c
   129a4:	mov	sp, fp
   129a8:	pop	{fp, pc}
   129ac:	push	{r4, r5, r6, sl, fp, lr}
   129b0:	add	fp, sp, #16
   129b4:	sub	sp, sp, #56	; 0x38
   129b8:	ldr	ip, [fp, #8]
   129bc:	str	r0, [fp, #-20]	; 0xffffffec
   129c0:	str	r1, [fp, #-24]	; 0xffffffe8
   129c4:	str	r2, [fp, #-28]	; 0xffffffe4
   129c8:	str	r3, [fp, #-32]	; 0xffffffe0
   129cc:	ldr	r0, [fp, #8]
   129d0:	movw	r1, #0
   129d4:	cmp	r0, r1
   129d8:	beq	129e8 <close@plt+0x1998>
   129dc:	ldr	r0, [fp, #8]
   129e0:	str	r0, [sp, #24]
   129e4:	b	129f8 <close@plt+0x19a8>
   129e8:	movw	r0, #49504	; 0xc160
   129ec:	movt	r0, #2
   129f0:	str	r0, [sp, #24]
   129f4:	b	129f8 <close@plt+0x19a8>
   129f8:	ldr	r0, [sp, #24]
   129fc:	str	r0, [sp, #36]	; 0x24
   12a00:	bl	10f90 <__errno_location@plt>
   12a04:	ldr	r0, [r0]
   12a08:	str	r0, [sp, #32]
   12a0c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a14:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12a18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12a1c:	ldr	ip, [sp, #36]	; 0x24
   12a20:	ldr	ip, [ip]
   12a24:	ldr	lr, [sp, #36]	; 0x24
   12a28:	ldr	lr, [lr, #4]
   12a2c:	ldr	r4, [sp, #36]	; 0x24
   12a30:	add	r4, r4, #8
   12a34:	ldr	r5, [sp, #36]	; 0x24
   12a38:	ldr	r5, [r5, #40]	; 0x28
   12a3c:	ldr	r6, [sp, #36]	; 0x24
   12a40:	ldr	r6, [r6, #44]	; 0x2c
   12a44:	str	ip, [sp]
   12a48:	str	lr, [sp, #4]
   12a4c:	str	r4, [sp, #8]
   12a50:	str	r5, [sp, #12]
   12a54:	str	r6, [sp, #16]
   12a58:	bl	12a80 <close@plt+0x1a30>
   12a5c:	str	r0, [sp, #28]
   12a60:	ldr	r0, [sp, #32]
   12a64:	str	r0, [sp, #20]
   12a68:	bl	10f90 <__errno_location@plt>
   12a6c:	ldr	r1, [sp, #20]
   12a70:	str	r1, [r0]
   12a74:	ldr	r0, [sp, #28]
   12a78:	sub	sp, fp, #16
   12a7c:	pop	{r4, r5, r6, sl, fp, pc}
   12a80:	push	{r4, r5, r6, sl, fp, lr}
   12a84:	add	fp, sp, #16
   12a88:	sub	sp, sp, #160	; 0xa0
   12a8c:	ldr	ip, [fp, #24]
   12a90:	ldr	lr, [fp, #20]
   12a94:	ldr	r4, [fp, #16]
   12a98:	ldr	r5, [fp, #12]
   12a9c:	ldr	r6, [fp, #8]
   12aa0:	str	r0, [fp, #-24]	; 0xffffffe8
   12aa4:	str	r1, [fp, #-28]	; 0xffffffe4
   12aa8:	str	r2, [fp, #-32]	; 0xffffffe0
   12aac:	str	r3, [fp, #-36]	; 0xffffffdc
   12ab0:	movw	r0, #0
   12ab4:	str	r0, [fp, #-44]	; 0xffffffd4
   12ab8:	str	r0, [fp, #-48]	; 0xffffffd0
   12abc:	str	r0, [fp, #-52]	; 0xffffffcc
   12ac0:	str	r0, [fp, #-56]	; 0xffffffc8
   12ac4:	movw	r0, #0
   12ac8:	strb	r0, [fp, #-57]	; 0xffffffc7
   12acc:	str	ip, [sp, #72]	; 0x48
   12ad0:	str	lr, [sp, #68]	; 0x44
   12ad4:	str	r4, [sp, #64]	; 0x40
   12ad8:	str	r5, [sp, #60]	; 0x3c
   12adc:	str	r6, [sp, #56]	; 0x38
   12ae0:	bl	10ec4 <__ctype_get_mb_cur_max@plt>
   12ae4:	cmp	r0, #1
   12ae8:	movw	r0, #0
   12aec:	moveq	r0, #1
   12af0:	and	r0, r0, #1
   12af4:	strb	r0, [fp, #-58]	; 0xffffffc6
   12af8:	ldr	r0, [fp, #12]
   12afc:	and	r0, r0, #2
   12b00:	cmp	r0, #0
   12b04:	movw	r0, #0
   12b08:	movne	r0, #1
   12b0c:	and	r0, r0, #1
   12b10:	strb	r0, [fp, #-59]	; 0xffffffc5
   12b14:	movw	r0, #0
   12b18:	strb	r0, [fp, #-60]	; 0xffffffc4
   12b1c:	strb	r0, [fp, #-61]	; 0xffffffc3
   12b20:	movw	r0, #1
   12b24:	strb	r0, [fp, #-62]	; 0xffffffc2
   12b28:	ldr	r0, [fp, #8]
   12b2c:	cmp	r0, #10
   12b30:	str	r0, [sp, #52]	; 0x34
   12b34:	bhi	12d5c <close@plt+0x1d0c>
   12b38:	add	r0, pc, #8
   12b3c:	ldr	r1, [sp, #52]	; 0x34
   12b40:	ldr	r0, [r0, r1, lsl #2]
   12b44:	mov	pc, r0
   12b48:	andeq	r2, r1, r0, asr sp
   12b4c:	andeq	r2, r1, ip, asr #25
   12b50:	andeq	r2, r1, ip, ror #25
   12b54:	andeq	r2, r1, r4, asr #25
   12b58:	ldrdeq	r2, [r1], -r4
   12b5c:	andeq	r2, r1, r4, lsl #23
   12b60:	andeq	r2, r1, r4, ror fp
   12b64:	andeq	r2, r1, r8, ror #23
   12b68:	strdeq	r2, [r1], -ip
   12b6c:	strdeq	r2, [r1], -ip
   12b70:	strdeq	r2, [r1], -ip
   12b74:	movw	r0, #5
   12b78:	str	r0, [fp, #8]
   12b7c:	movw	r0, #1
   12b80:	strb	r0, [fp, #-59]	; 0xffffffc5
   12b84:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12b88:	tst	r0, #1
   12b8c:	bne	12bc8 <close@plt+0x1b78>
   12b90:	b	12b94 <close@plt+0x1b44>
   12b94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12b98:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12b9c:	cmp	r0, r1
   12ba0:	bcs	12bb8 <close@plt+0x1b68>
   12ba4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ba8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12bac:	add	r0, r0, r1
   12bb0:	movw	r1, #34	; 0x22
   12bb4:	strb	r1, [r0]
   12bb8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12bbc:	add	r0, r0, #1
   12bc0:	str	r0, [fp, #-44]	; 0xffffffd4
   12bc4:	b	12bc8 <close@plt+0x1b78>
   12bc8:	movw	r0, #1
   12bcc:	strb	r0, [fp, #-57]	; 0xffffffc7
   12bd0:	movw	r0, #45714	; 0xb292
   12bd4:	movt	r0, #1
   12bd8:	str	r0, [fp, #-52]	; 0xffffffcc
   12bdc:	movw	r0, #1
   12be0:	str	r0, [fp, #-56]	; 0xffffffc8
   12be4:	b	12d60 <close@plt+0x1d10>
   12be8:	movw	r0, #1
   12bec:	strb	r0, [fp, #-57]	; 0xffffffc7
   12bf0:	movw	r0, #0
   12bf4:	strb	r0, [fp, #-59]	; 0xffffffc5
   12bf8:	b	12d60 <close@plt+0x1d10>
   12bfc:	ldr	r0, [fp, #8]
   12c00:	cmp	r0, #10
   12c04:	beq	12c30 <close@plt+0x1be0>
   12c08:	ldr	r1, [fp, #8]
   12c0c:	movw	r0, #45716	; 0xb294
   12c10:	movt	r0, #1
   12c14:	bl	14c74 <close@plt+0x3c24>
   12c18:	str	r0, [fp, #20]
   12c1c:	ldr	r1, [fp, #8]
   12c20:	movw	r0, #45718	; 0xb296
   12c24:	movt	r0, #1
   12c28:	bl	14c74 <close@plt+0x3c24>
   12c2c:	str	r0, [fp, #24]
   12c30:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12c34:	tst	r0, #1
   12c38:	bne	12ca4 <close@plt+0x1c54>
   12c3c:	ldr	r0, [fp, #20]
   12c40:	str	r0, [fp, #-52]	; 0xffffffcc
   12c44:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12c48:	ldrsb	r0, [r0]
   12c4c:	cmp	r0, #0
   12c50:	beq	12ca0 <close@plt+0x1c50>
   12c54:	b	12c58 <close@plt+0x1c08>
   12c58:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c5c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12c60:	cmp	r0, r1
   12c64:	bcs	12c80 <close@plt+0x1c30>
   12c68:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12c6c:	ldrb	r0, [r0]
   12c70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c74:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12c78:	add	r1, r1, r2
   12c7c:	strb	r0, [r1]
   12c80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c84:	add	r0, r0, #1
   12c88:	str	r0, [fp, #-44]	; 0xffffffd4
   12c8c:	b	12c90 <close@plt+0x1c40>
   12c90:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12c94:	add	r0, r0, #1
   12c98:	str	r0, [fp, #-52]	; 0xffffffcc
   12c9c:	b	12c44 <close@plt+0x1bf4>
   12ca0:	b	12ca4 <close@plt+0x1c54>
   12ca4:	movw	r0, #1
   12ca8:	strb	r0, [fp, #-57]	; 0xffffffc7
   12cac:	ldr	r0, [fp, #24]
   12cb0:	str	r0, [fp, #-52]	; 0xffffffcc
   12cb4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12cb8:	bl	10f78 <strlen@plt>
   12cbc:	str	r0, [fp, #-56]	; 0xffffffc8
   12cc0:	b	12d60 <close@plt+0x1d10>
   12cc4:	movw	r0, #1
   12cc8:	strb	r0, [fp, #-57]	; 0xffffffc7
   12ccc:	movw	r0, #1
   12cd0:	strb	r0, [fp, #-59]	; 0xffffffc5
   12cd4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12cd8:	tst	r0, #1
   12cdc:	bne	12ce8 <close@plt+0x1c98>
   12ce0:	movw	r0, #1
   12ce4:	strb	r0, [fp, #-57]	; 0xffffffc7
   12ce8:	b	12cec <close@plt+0x1c9c>
   12cec:	movw	r0, #2
   12cf0:	str	r0, [fp, #8]
   12cf4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12cf8:	tst	r0, #1
   12cfc:	bne	12d38 <close@plt+0x1ce8>
   12d00:	b	12d04 <close@plt+0x1cb4>
   12d04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12d08:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12d0c:	cmp	r0, r1
   12d10:	bcs	12d28 <close@plt+0x1cd8>
   12d14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12d18:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12d1c:	add	r0, r0, r1
   12d20:	movw	r1, #39	; 0x27
   12d24:	strb	r1, [r0]
   12d28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12d2c:	add	r0, r0, #1
   12d30:	str	r0, [fp, #-44]	; 0xffffffd4
   12d34:	b	12d38 <close@plt+0x1ce8>
   12d38:	movw	r0, #45718	; 0xb296
   12d3c:	movt	r0, #1
   12d40:	str	r0, [fp, #-52]	; 0xffffffcc
   12d44:	movw	r0, #1
   12d48:	str	r0, [fp, #-56]	; 0xffffffc8
   12d4c:	b	12d60 <close@plt+0x1d10>
   12d50:	movw	r0, #0
   12d54:	strb	r0, [fp, #-59]	; 0xffffffc5
   12d58:	b	12d60 <close@plt+0x1d10>
   12d5c:	bl	11044 <abort@plt>
   12d60:	movw	r0, #0
   12d64:	str	r0, [fp, #-40]	; 0xffffffd8
   12d68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12d6c:	cmn	r0, #1
   12d70:	bne	12d9c <close@plt+0x1d4c>
   12d74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d78:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12d7c:	add	r0, r0, r1
   12d80:	ldrb	r0, [r0]
   12d84:	cmp	r0, #0
   12d88:	movw	r0, #0
   12d8c:	moveq	r0, #1
   12d90:	and	r0, r0, #1
   12d94:	str	r0, [sp, #48]	; 0x30
   12d98:	b	12db8 <close@plt+0x1d68>
   12d9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12da0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12da4:	cmp	r0, r1
   12da8:	movw	r0, #0
   12dac:	moveq	r0, #1
   12db0:	and	r0, r0, #1
   12db4:	str	r0, [sp, #48]	; 0x30
   12db8:	ldr	r0, [sp, #48]	; 0x30
   12dbc:	cmp	r0, #0
   12dc0:	movw	r0, #0
   12dc4:	movne	r0, #1
   12dc8:	mvn	r1, #0
   12dcc:	eor	r0, r0, r1
   12dd0:	tst	r0, #1
   12dd4:	beq	13fc0 <close@plt+0x2f70>
   12dd8:	movw	r0, #0
   12ddc:	strb	r0, [fp, #-65]	; 0xffffffbf
   12de0:	strb	r0, [fp, #-66]	; 0xffffffbe
   12de4:	strb	r0, [fp, #-67]	; 0xffffffbd
   12de8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   12dec:	tst	r0, #1
   12df0:	beq	12e9c <close@plt+0x1e4c>
   12df4:	ldr	r0, [fp, #8]
   12df8:	cmp	r0, #2
   12dfc:	beq	12e9c <close@plt+0x1e4c>
   12e00:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12e04:	cmp	r0, #0
   12e08:	beq	12e9c <close@plt+0x1e4c>
   12e0c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12e10:	ldr	r1, [fp, #-56]	; 0xffffffc8
   12e14:	add	r0, r0, r1
   12e18:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12e1c:	cmn	r1, #1
   12e20:	str	r0, [sp, #44]	; 0x2c
   12e24:	bne	12e4c <close@plt+0x1dfc>
   12e28:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12e2c:	movw	r1, #1
   12e30:	cmp	r1, r0
   12e34:	bcs	12e4c <close@plt+0x1dfc>
   12e38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e3c:	bl	10f78 <strlen@plt>
   12e40:	str	r0, [fp, #-36]	; 0xffffffdc
   12e44:	str	r0, [sp, #40]	; 0x28
   12e48:	b	12e54 <close@plt+0x1e04>
   12e4c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12e50:	str	r0, [sp, #40]	; 0x28
   12e54:	ldr	r0, [sp, #40]	; 0x28
   12e58:	ldr	r1, [sp, #44]	; 0x2c
   12e5c:	cmp	r1, r0
   12e60:	bhi	12e9c <close@plt+0x1e4c>
   12e64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e68:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12e6c:	add	r0, r0, r1
   12e70:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12e74:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12e78:	bl	10e7c <memcmp@plt>
   12e7c:	cmp	r0, #0
   12e80:	bne	12e9c <close@plt+0x1e4c>
   12e84:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12e88:	tst	r0, #1
   12e8c:	beq	12e94 <close@plt+0x1e44>
   12e90:	b	14140 <close@plt+0x30f0>
   12e94:	movw	r0, #1
   12e98:	strb	r0, [fp, #-65]	; 0xffffffbf
   12e9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12ea0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12ea4:	ldrb	r0, [r0, r1]
   12ea8:	strb	r0, [fp, #-63]	; 0xffffffc1
   12eac:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   12eb0:	mov	r1, r0
   12eb4:	cmp	r0, #126	; 0x7e
   12eb8:	str	r1, [sp, #36]	; 0x24
   12ebc:	bhi	1372c <close@plt+0x26dc>
   12ec0:	add	r0, pc, #8
   12ec4:	ldr	r1, [sp, #36]	; 0x24
   12ec8:	ldr	r0, [r0, r1, lsl #2]
   12ecc:	mov	pc, r0
   12ed0:	andeq	r3, r1, ip, asr #1
   12ed4:	andeq	r3, r1, ip, lsr #14
   12ed8:	andeq	r3, r1, ip, lsr #14
   12edc:	andeq	r3, r1, ip, lsr #14
   12ee0:	andeq	r3, r1, ip, lsr #14
   12ee4:	andeq	r3, r1, ip, lsr #14
   12ee8:	andeq	r3, r1, ip, lsr #14
   12eec:	ldrdeq	r3, [r1], -r4
   12ef0:	andeq	r3, r1, r0, ror #9
   12ef4:	andeq	r3, r1, r0, lsl r5
   12ef8:	strdeq	r3, [r1], -r8
   12efc:	andeq	r3, r1, ip, lsl r5
   12f00:	andeq	r3, r1, ip, ror #9
   12f04:	andeq	r3, r1, r4, lsl #10
   12f08:	andeq	r3, r1, ip, lsr #14
   12f0c:	andeq	r3, r1, ip, lsr #14
   12f10:	andeq	r3, r1, ip, lsr #14
   12f14:	andeq	r3, r1, ip, lsr #14
   12f18:	andeq	r3, r1, ip, lsr #14
   12f1c:	andeq	r3, r1, ip, lsr #14
   12f20:	andeq	r3, r1, ip, lsr #14
   12f24:	andeq	r3, r1, ip, lsr #14
   12f28:	andeq	r3, r1, ip, lsr #14
   12f2c:	andeq	r3, r1, ip, lsr #14
   12f30:	andeq	r3, r1, ip, lsr #14
   12f34:	andeq	r3, r1, ip, lsr #14
   12f38:	andeq	r3, r1, ip, lsr #14
   12f3c:	andeq	r3, r1, ip, lsr #14
   12f40:	andeq	r3, r1, ip, lsr #14
   12f44:	andeq	r3, r1, ip, lsr #14
   12f48:	andeq	r3, r1, ip, lsr #14
   12f4c:	andeq	r3, r1, ip, lsr #14
   12f50:	andeq	r3, r1, r0, lsl #12
   12f54:	andeq	r3, r1, r8, lsl #12
   12f58:	andeq	r3, r1, r8, lsl #12
   12f5c:	andeq	r3, r1, ip, ror #11
   12f60:	andeq	r3, r1, r8, lsl #12
   12f64:	andeq	r3, r1, r0, lsr #14
   12f68:	andeq	r3, r1, r8, lsl #12
   12f6c:	andeq	r3, r1, r8, lsr #12
   12f70:	andeq	r3, r1, r8, lsl #12
   12f74:	andeq	r3, r1, r8, lsl #12
   12f78:	andeq	r3, r1, r8, lsl #12
   12f7c:	andeq	r3, r1, r0, lsr #14
   12f80:	andeq	r3, r1, r0, lsr #14
   12f84:	andeq	r3, r1, r0, lsr #14
   12f88:	andeq	r3, r1, r0, lsr #14
   12f8c:	andeq	r3, r1, r0, lsr #14
   12f90:	andeq	r3, r1, r0, lsr #14
   12f94:	andeq	r3, r1, r0, lsr #14
   12f98:	andeq	r3, r1, r0, lsr #14
   12f9c:	andeq	r3, r1, r0, lsr #14
   12fa0:	andeq	r3, r1, r0, lsr #14
   12fa4:	andeq	r3, r1, r0, lsr #14
   12fa8:	andeq	r3, r1, r0, lsr #14
   12fac:	andeq	r3, r1, r0, lsr #14
   12fb0:	andeq	r3, r1, r0, lsr #14
   12fb4:	andeq	r3, r1, r0, lsr #14
   12fb8:	andeq	r3, r1, r0, lsr #14
   12fbc:	andeq	r3, r1, r8, lsl #12
   12fc0:	andeq	r3, r1, r8, lsl #12
   12fc4:	andeq	r3, r1, r8, lsl #12
   12fc8:	andeq	r3, r1, r8, lsl #12
   12fcc:	ldrdeq	r3, [r1], -r8
   12fd0:	andeq	r3, r1, ip, lsr #14
   12fd4:	andeq	r3, r1, r0, lsr #14
   12fd8:	andeq	r3, r1, r0, lsr #14
   12fdc:	andeq	r3, r1, r0, lsr #14
   12fe0:	andeq	r3, r1, r0, lsr #14
   12fe4:	andeq	r3, r1, r0, lsr #14
   12fe8:	andeq	r3, r1, r0, lsr #14
   12fec:	andeq	r3, r1, r0, lsr #14
   12ff0:	andeq	r3, r1, r0, lsr #14
   12ff4:	andeq	r3, r1, r0, lsr #14
   12ff8:	andeq	r3, r1, r0, lsr #14
   12ffc:	andeq	r3, r1, r0, lsr #14
   13000:	andeq	r3, r1, r0, lsr #14
   13004:	andeq	r3, r1, r0, lsr #14
   13008:	andeq	r3, r1, r0, lsr #14
   1300c:	andeq	r3, r1, r0, lsr #14
   13010:	andeq	r3, r1, r0, lsr #14
   13014:	andeq	r3, r1, r0, lsr #14
   13018:	andeq	r3, r1, r0, lsr #14
   1301c:	andeq	r3, r1, r0, lsr #14
   13020:	andeq	r3, r1, r0, lsr #14
   13024:	andeq	r3, r1, r0, lsr #14
   13028:	andeq	r3, r1, r0, lsr #14
   1302c:	andeq	r3, r1, r0, lsr #14
   13030:	andeq	r3, r1, r0, lsr #14
   13034:	andeq	r3, r1, r0, lsr #14
   13038:	andeq	r3, r1, r0, lsr #14
   1303c:	andeq	r3, r1, r8, lsl #12
   13040:	andeq	r3, r1, r8, lsr #10
   13044:	andeq	r3, r1, r0, lsr #14
   13048:	andeq	r3, r1, r8, lsl #12
   1304c:	andeq	r3, r1, r0, lsr #14
   13050:	andeq	r3, r1, r8, lsl #12
   13054:	andeq	r3, r1, r0, lsr #14
   13058:	andeq	r3, r1, r0, lsr #14
   1305c:	andeq	r3, r1, r0, lsr #14
   13060:	andeq	r3, r1, r0, lsr #14
   13064:	andeq	r3, r1, r0, lsr #14
   13068:	andeq	r3, r1, r0, lsr #14
   1306c:	andeq	r3, r1, r0, lsr #14
   13070:	andeq	r3, r1, r0, lsr #14
   13074:	andeq	r3, r1, r0, lsr #14
   13078:	andeq	r3, r1, r0, lsr #14
   1307c:	andeq	r3, r1, r0, lsr #14
   13080:	andeq	r3, r1, r0, lsr #14
   13084:	andeq	r3, r1, r0, lsr #14
   13088:	andeq	r3, r1, r0, lsr #14
   1308c:	andeq	r3, r1, r0, lsr #14
   13090:	andeq	r3, r1, r0, lsr #14
   13094:	andeq	r3, r1, r0, lsr #14
   13098:	andeq	r3, r1, r0, lsr #14
   1309c:	andeq	r3, r1, r0, lsr #14
   130a0:	andeq	r3, r1, r0, lsr #14
   130a4:	andeq	r3, r1, r0, lsr #14
   130a8:	andeq	r3, r1, r0, lsr #14
   130ac:	andeq	r3, r1, r0, lsr #14
   130b0:	andeq	r3, r1, r0, lsr #14
   130b4:	andeq	r3, r1, r0, lsr #14
   130b8:	andeq	r3, r1, r0, lsr #14
   130bc:			; <UNDEFINED> instruction: 0x000135b8
   130c0:	andeq	r3, r1, r8, lsl #12
   130c4:			; <UNDEFINED> instruction: 0x000135b8
   130c8:	andeq	r3, r1, ip, ror #11
   130cc:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   130d0:	tst	r0, #1
   130d4:	beq	132bc <close@plt+0x226c>
   130d8:	b	130dc <close@plt+0x208c>
   130dc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   130e0:	tst	r0, #1
   130e4:	beq	130ec <close@plt+0x209c>
   130e8:	b	14140 <close@plt+0x30f0>
   130ec:	movw	r0, #1
   130f0:	strb	r0, [fp, #-66]	; 0xffffffbe
   130f4:	ldr	r0, [fp, #8]
   130f8:	cmp	r0, #2
   130fc:	bne	131b0 <close@plt+0x2160>
   13100:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13104:	tst	r0, #1
   13108:	bne	131b0 <close@plt+0x2160>
   1310c:	b	13110 <close@plt+0x20c0>
   13110:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13114:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13118:	cmp	r0, r1
   1311c:	bcs	13134 <close@plt+0x20e4>
   13120:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13124:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13128:	add	r0, r0, r1
   1312c:	movw	r1, #39	; 0x27
   13130:	strb	r1, [r0]
   13134:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13138:	add	r0, r0, #1
   1313c:	str	r0, [fp, #-44]	; 0xffffffd4
   13140:	b	13144 <close@plt+0x20f4>
   13144:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13148:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1314c:	cmp	r0, r1
   13150:	bcs	13168 <close@plt+0x2118>
   13154:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13158:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1315c:	add	r0, r0, r1
   13160:	movw	r1, #36	; 0x24
   13164:	strb	r1, [r0]
   13168:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1316c:	add	r0, r0, #1
   13170:	str	r0, [fp, #-44]	; 0xffffffd4
   13174:	b	13178 <close@plt+0x2128>
   13178:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1317c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13180:	cmp	r0, r1
   13184:	bcs	1319c <close@plt+0x214c>
   13188:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1318c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13190:	add	r0, r0, r1
   13194:	movw	r1, #39	; 0x27
   13198:	strb	r1, [r0]
   1319c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   131a0:	add	r0, r0, #1
   131a4:	str	r0, [fp, #-44]	; 0xffffffd4
   131a8:	movw	r0, #1
   131ac:	strb	r0, [fp, #-60]	; 0xffffffc4
   131b0:	b	131b4 <close@plt+0x2164>
   131b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   131b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   131bc:	cmp	r0, r1
   131c0:	bcs	131d8 <close@plt+0x2188>
   131c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   131c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   131cc:	add	r0, r0, r1
   131d0:	movw	r1, #92	; 0x5c
   131d4:	strb	r1, [r0]
   131d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   131dc:	add	r0, r0, #1
   131e0:	str	r0, [fp, #-44]	; 0xffffffd4
   131e4:	b	131e8 <close@plt+0x2198>
   131e8:	ldr	r0, [fp, #8]
   131ec:	cmp	r0, #2
   131f0:	beq	132b0 <close@plt+0x2260>
   131f4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   131f8:	add	r0, r0, #1
   131fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13200:	cmp	r0, r1
   13204:	bcs	132b0 <close@plt+0x2260>
   13208:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1320c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13210:	add	r1, r1, #1
   13214:	add	r0, r0, r1
   13218:	ldrb	r0, [r0]
   1321c:	movw	r1, #48	; 0x30
   13220:	cmp	r1, r0
   13224:	bgt	132b0 <close@plt+0x2260>
   13228:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1322c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13230:	add	r1, r1, #1
   13234:	add	r0, r0, r1
   13238:	ldrb	r0, [r0]
   1323c:	cmp	r0, #57	; 0x39
   13240:	bgt	132b0 <close@plt+0x2260>
   13244:	b	13248 <close@plt+0x21f8>
   13248:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1324c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13250:	cmp	r0, r1
   13254:	bcs	1326c <close@plt+0x221c>
   13258:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1325c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13260:	add	r0, r0, r1
   13264:	movw	r1, #48	; 0x30
   13268:	strb	r1, [r0]
   1326c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13270:	add	r0, r0, #1
   13274:	str	r0, [fp, #-44]	; 0xffffffd4
   13278:	b	1327c <close@plt+0x222c>
   1327c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13280:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13284:	cmp	r0, r1
   13288:	bcs	132a0 <close@plt+0x2250>
   1328c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13290:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13294:	add	r0, r0, r1
   13298:	movw	r1, #48	; 0x30
   1329c:	strb	r1, [r0]
   132a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   132a4:	add	r0, r0, #1
   132a8:	str	r0, [fp, #-44]	; 0xffffffd4
   132ac:	b	132b0 <close@plt+0x2260>
   132b0:	movw	r0, #48	; 0x30
   132b4:	strb	r0, [fp, #-63]	; 0xffffffc1
   132b8:	b	132d4 <close@plt+0x2284>
   132bc:	ldr	r0, [fp, #12]
   132c0:	and	r0, r0, #1
   132c4:	cmp	r0, #0
   132c8:	beq	132d0 <close@plt+0x2280>
   132cc:	b	13fb0 <close@plt+0x2f60>
   132d0:	b	132d4 <close@plt+0x2284>
   132d4:	b	13d4c <close@plt+0x2cfc>
   132d8:	ldr	r0, [fp, #8]
   132dc:	cmp	r0, #2
   132e0:	str	r0, [sp, #32]
   132e4:	beq	132fc <close@plt+0x22ac>
   132e8:	b	132ec <close@plt+0x229c>
   132ec:	ldr	r0, [sp, #32]
   132f0:	cmp	r0, #5
   132f4:	beq	13310 <close@plt+0x22c0>
   132f8:	b	134cc <close@plt+0x247c>
   132fc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13300:	tst	r0, #1
   13304:	beq	1330c <close@plt+0x22bc>
   13308:	b	14140 <close@plt+0x30f0>
   1330c:	b	134d0 <close@plt+0x2480>
   13310:	ldr	r0, [fp, #12]
   13314:	and	r0, r0, #4
   13318:	cmp	r0, #0
   1331c:	beq	134c8 <close@plt+0x2478>
   13320:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13324:	add	r0, r0, #2
   13328:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1332c:	cmp	r0, r1
   13330:	bcs	134c8 <close@plt+0x2478>
   13334:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13338:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1333c:	add	r1, r1, #1
   13340:	add	r0, r0, r1
   13344:	ldrb	r0, [r0]
   13348:	cmp	r0, #63	; 0x3f
   1334c:	bne	134c8 <close@plt+0x2478>
   13350:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13354:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13358:	add	r0, r1, r0
   1335c:	ldrb	r0, [r0, #2]
   13360:	mov	r1, r0
   13364:	cmp	r0, #33	; 0x21
   13368:	str	r1, [sp, #28]
   1336c:	beq	133bc <close@plt+0x236c>
   13370:	b	13374 <close@plt+0x2324>
   13374:	ldr	r0, [sp, #28]
   13378:	sub	r1, r0, #39	; 0x27
   1337c:	cmp	r1, #3
   13380:	bcc	133bc <close@plt+0x236c>
   13384:	b	13388 <close@plt+0x2338>
   13388:	ldr	r0, [sp, #28]
   1338c:	cmp	r0, #45	; 0x2d
   13390:	beq	133bc <close@plt+0x236c>
   13394:	b	13398 <close@plt+0x2348>
   13398:	ldr	r0, [sp, #28]
   1339c:	cmp	r0, #47	; 0x2f
   133a0:	beq	133bc <close@plt+0x236c>
   133a4:	b	133a8 <close@plt+0x2358>
   133a8:	ldr	r0, [sp, #28]
   133ac:	sub	r1, r0, #60	; 0x3c
   133b0:	cmp	r1, #2
   133b4:	bhi	134c0 <close@plt+0x2470>
   133b8:	b	133bc <close@plt+0x236c>
   133bc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   133c0:	tst	r0, #1
   133c4:	beq	133cc <close@plt+0x237c>
   133c8:	b	14140 <close@plt+0x30f0>
   133cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   133d0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   133d4:	add	r1, r1, #2
   133d8:	add	r0, r0, r1
   133dc:	ldrb	r0, [r0]
   133e0:	strb	r0, [fp, #-63]	; 0xffffffc1
   133e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   133e8:	add	r0, r0, #2
   133ec:	str	r0, [fp, #-40]	; 0xffffffd8
   133f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   133f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   133f8:	cmp	r0, r1
   133fc:	bcs	13414 <close@plt+0x23c4>
   13400:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13404:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13408:	add	r0, r0, r1
   1340c:	movw	r1, #63	; 0x3f
   13410:	strb	r1, [r0]
   13414:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13418:	add	r0, r0, #1
   1341c:	str	r0, [fp, #-44]	; 0xffffffd4
   13420:	b	13424 <close@plt+0x23d4>
   13424:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13428:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1342c:	cmp	r0, r1
   13430:	bcs	13448 <close@plt+0x23f8>
   13434:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13438:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1343c:	add	r0, r0, r1
   13440:	movw	r1, #34	; 0x22
   13444:	strb	r1, [r0]
   13448:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1344c:	add	r0, r0, #1
   13450:	str	r0, [fp, #-44]	; 0xffffffd4
   13454:	b	13458 <close@plt+0x2408>
   13458:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1345c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13460:	cmp	r0, r1
   13464:	bcs	1347c <close@plt+0x242c>
   13468:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1346c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13470:	add	r0, r0, r1
   13474:	movw	r1, #34	; 0x22
   13478:	strb	r1, [r0]
   1347c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13480:	add	r0, r0, #1
   13484:	str	r0, [fp, #-44]	; 0xffffffd4
   13488:	b	1348c <close@plt+0x243c>
   1348c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13490:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13494:	cmp	r0, r1
   13498:	bcs	134b0 <close@plt+0x2460>
   1349c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   134a0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   134a4:	add	r0, r0, r1
   134a8:	movw	r1, #63	; 0x3f
   134ac:	strb	r1, [r0]
   134b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   134b4:	add	r0, r0, #1
   134b8:	str	r0, [fp, #-44]	; 0xffffffd4
   134bc:	b	134c4 <close@plt+0x2474>
   134c0:	b	134c4 <close@plt+0x2474>
   134c4:	b	134c8 <close@plt+0x2478>
   134c8:	b	134d0 <close@plt+0x2480>
   134cc:	b	134d0 <close@plt+0x2480>
   134d0:	b	13d4c <close@plt+0x2cfc>
   134d4:	movw	r0, #97	; 0x61
   134d8:	strb	r0, [fp, #-64]	; 0xffffffc0
   134dc:	b	1359c <close@plt+0x254c>
   134e0:	movw	r0, #98	; 0x62
   134e4:	strb	r0, [fp, #-64]	; 0xffffffc0
   134e8:	b	1359c <close@plt+0x254c>
   134ec:	movw	r0, #102	; 0x66
   134f0:	strb	r0, [fp, #-64]	; 0xffffffc0
   134f4:	b	1359c <close@plt+0x254c>
   134f8:	movw	r0, #110	; 0x6e
   134fc:	strb	r0, [fp, #-64]	; 0xffffffc0
   13500:	b	1357c <close@plt+0x252c>
   13504:	movw	r0, #114	; 0x72
   13508:	strb	r0, [fp, #-64]	; 0xffffffc0
   1350c:	b	1357c <close@plt+0x252c>
   13510:	movw	r0, #116	; 0x74
   13514:	strb	r0, [fp, #-64]	; 0xffffffc0
   13518:	b	1357c <close@plt+0x252c>
   1351c:	movw	r0, #118	; 0x76
   13520:	strb	r0, [fp, #-64]	; 0xffffffc0
   13524:	b	1359c <close@plt+0x254c>
   13528:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1352c:	strb	r0, [fp, #-64]	; 0xffffffc0
   13530:	ldr	r0, [fp, #8]
   13534:	cmp	r0, #2
   13538:	bne	13550 <close@plt+0x2500>
   1353c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13540:	tst	r0, #1
   13544:	beq	1354c <close@plt+0x24fc>
   13548:	b	14140 <close@plt+0x30f0>
   1354c:	b	13ed4 <close@plt+0x2e84>
   13550:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13554:	tst	r0, #1
   13558:	beq	13578 <close@plt+0x2528>
   1355c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13560:	tst	r0, #1
   13564:	beq	13578 <close@plt+0x2528>
   13568:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1356c:	cmp	r0, #0
   13570:	beq	13578 <close@plt+0x2528>
   13574:	b	13ed4 <close@plt+0x2e84>
   13578:	b	1357c <close@plt+0x252c>
   1357c:	ldr	r0, [fp, #8]
   13580:	cmp	r0, #2
   13584:	bne	13598 <close@plt+0x2548>
   13588:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1358c:	tst	r0, #1
   13590:	beq	13598 <close@plt+0x2548>
   13594:	b	14140 <close@plt+0x30f0>
   13598:	b	1359c <close@plt+0x254c>
   1359c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   135a0:	tst	r0, #1
   135a4:	beq	135b4 <close@plt+0x2564>
   135a8:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   135ac:	strb	r0, [fp, #-63]	; 0xffffffc1
   135b0:	b	13dc0 <close@plt+0x2d70>
   135b4:	b	13d4c <close@plt+0x2cfc>
   135b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   135bc:	cmn	r0, #1
   135c0:	bne	135d8 <close@plt+0x2588>
   135c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   135c8:	ldrb	r0, [r0, #1]
   135cc:	cmp	r0, #0
   135d0:	beq	135e8 <close@plt+0x2598>
   135d4:	b	135e4 <close@plt+0x2594>
   135d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   135dc:	cmp	r0, #1
   135e0:	beq	135e8 <close@plt+0x2598>
   135e4:	b	13d4c <close@plt+0x2cfc>
   135e8:	b	135ec <close@plt+0x259c>
   135ec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   135f0:	cmp	r0, #0
   135f4:	beq	135fc <close@plt+0x25ac>
   135f8:	b	13d4c <close@plt+0x2cfc>
   135fc:	b	13600 <close@plt+0x25b0>
   13600:	movw	r0, #1
   13604:	strb	r0, [fp, #-67]	; 0xffffffbd
   13608:	ldr	r0, [fp, #8]
   1360c:	cmp	r0, #2
   13610:	bne	13624 <close@plt+0x25d4>
   13614:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13618:	tst	r0, #1
   1361c:	beq	13624 <close@plt+0x25d4>
   13620:	b	14140 <close@plt+0x30f0>
   13624:	b	13d4c <close@plt+0x2cfc>
   13628:	movw	r0, #1
   1362c:	strb	r0, [fp, #-61]	; 0xffffffc3
   13630:	strb	r0, [fp, #-67]	; 0xffffffbd
   13634:	ldr	r0, [fp, #8]
   13638:	cmp	r0, #2
   1363c:	bne	1371c <close@plt+0x26cc>
   13640:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13644:	tst	r0, #1
   13648:	beq	13650 <close@plt+0x2600>
   1364c:	b	14140 <close@plt+0x30f0>
   13650:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13654:	cmp	r0, #0
   13658:	beq	13678 <close@plt+0x2628>
   1365c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13660:	cmp	r0, #0
   13664:	bne	13678 <close@plt+0x2628>
   13668:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1366c:	str	r0, [fp, #-48]	; 0xffffffd0
   13670:	movw	r0, #0
   13674:	str	r0, [fp, #-28]	; 0xffffffe4
   13678:	b	1367c <close@plt+0x262c>
   1367c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13680:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13684:	cmp	r0, r1
   13688:	bcs	136a0 <close@plt+0x2650>
   1368c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13690:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13694:	add	r0, r0, r1
   13698:	movw	r1, #39	; 0x27
   1369c:	strb	r1, [r0]
   136a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136a4:	add	r0, r0, #1
   136a8:	str	r0, [fp, #-44]	; 0xffffffd4
   136ac:	b	136b0 <close@plt+0x2660>
   136b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   136b8:	cmp	r0, r1
   136bc:	bcs	136d4 <close@plt+0x2684>
   136c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   136c8:	add	r0, r0, r1
   136cc:	movw	r1, #92	; 0x5c
   136d0:	strb	r1, [r0]
   136d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136d8:	add	r0, r0, #1
   136dc:	str	r0, [fp, #-44]	; 0xffffffd4
   136e0:	b	136e4 <close@plt+0x2694>
   136e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   136ec:	cmp	r0, r1
   136f0:	bcs	13708 <close@plt+0x26b8>
   136f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136f8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   136fc:	add	r0, r0, r1
   13700:	movw	r1, #39	; 0x27
   13704:	strb	r1, [r0]
   13708:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1370c:	add	r0, r0, #1
   13710:	str	r0, [fp, #-44]	; 0xffffffd4
   13714:	movw	r0, #0
   13718:	strb	r0, [fp, #-60]	; 0xffffffc4
   1371c:	b	13d4c <close@plt+0x2cfc>
   13720:	movw	r0, #1
   13724:	strb	r0, [fp, #-67]	; 0xffffffbd
   13728:	b	13d4c <close@plt+0x2cfc>
   1372c:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   13730:	tst	r0, #1
   13734:	beq	13774 <close@plt+0x2724>
   13738:	mov	r0, #1
   1373c:	str	r0, [fp, #-72]	; 0xffffffb8
   13740:	bl	10f54 <__ctype_b_loc@plt>
   13744:	ldr	r0, [r0]
   13748:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   1374c:	mov	r2, r1
   13750:	add	r0, r0, r1, lsl #1
   13754:	ldrh	r0, [r0]
   13758:	and	r0, r0, #16384	; 0x4000
   1375c:	cmp	r0, #0
   13760:	movw	r0, #0
   13764:	movne	r0, #1
   13768:	and	r0, r0, #1
   1376c:	strb	r0, [fp, #-73]	; 0xffffffb7
   13770:	b	13a00 <close@plt+0x29b0>
   13774:	sub	r0, fp, #84	; 0x54
   13778:	movw	r1, #0
   1377c:	and	r1, r1, #255	; 0xff
   13780:	movw	r2, #8
   13784:	bl	10fa8 <memset@plt>
   13788:	movw	r0, #0
   1378c:	str	r0, [fp, #-72]	; 0xffffffb8
   13790:	movw	r0, #1
   13794:	strb	r0, [fp, #-73]	; 0xffffffb7
   13798:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1379c:	cmn	r0, #1
   137a0:	bne	137b0 <close@plt+0x2760>
   137a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   137a8:	bl	10f78 <strlen@plt>
   137ac:	str	r0, [fp, #-36]	; 0xffffffdc
   137b0:	b	137b4 <close@plt+0x2764>
   137b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   137b8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   137bc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   137c0:	add	r1, r1, r2
   137c4:	add	r1, r0, r1
   137c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   137cc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   137d0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   137d4:	add	r2, r2, r3
   137d8:	sub	r2, r0, r2
   137dc:	add	r0, sp, #88	; 0x58
   137e0:	sub	r3, fp, #84	; 0x54
   137e4:	bl	18d20 <close@plt+0x7cd0>
   137e8:	str	r0, [sp, #84]	; 0x54
   137ec:	ldr	r0, [sp, #84]	; 0x54
   137f0:	cmp	r0, #0
   137f4:	bne	137fc <close@plt+0x27ac>
   137f8:	b	139fc <close@plt+0x29ac>
   137fc:	ldr	r0, [sp, #84]	; 0x54
   13800:	cmn	r0, #1
   13804:	bne	13814 <close@plt+0x27c4>
   13808:	movw	r0, #0
   1380c:	strb	r0, [fp, #-73]	; 0xffffffb7
   13810:	b	139fc <close@plt+0x29ac>
   13814:	ldr	r0, [sp, #84]	; 0x54
   13818:	cmn	r0, #2
   1381c:	bne	13890 <close@plt+0x2840>
   13820:	movw	r0, #0
   13824:	strb	r0, [fp, #-73]	; 0xffffffb7
   13828:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1382c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13830:	add	r0, r0, r1
   13834:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13838:	cmp	r0, r1
   1383c:	movw	r0, #0
   13840:	str	r0, [sp, #24]
   13844:	bcs	13870 <close@plt+0x2820>
   13848:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1384c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13850:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13854:	add	r1, r1, r2
   13858:	add	r0, r0, r1
   1385c:	ldrb	r0, [r0]
   13860:	cmp	r0, #0
   13864:	movw	r0, #0
   13868:	movne	r0, #1
   1386c:	str	r0, [sp, #24]
   13870:	ldr	r0, [sp, #24]
   13874:	tst	r0, #1
   13878:	beq	1388c <close@plt+0x283c>
   1387c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13880:	add	r0, r0, #1
   13884:	str	r0, [fp, #-72]	; 0xffffffb8
   13888:	b	13828 <close@plt+0x27d8>
   1388c:	b	139fc <close@plt+0x29ac>
   13890:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13894:	tst	r0, #1
   13898:	beq	139a4 <close@plt+0x2954>
   1389c:	ldr	r0, [fp, #8]
   138a0:	cmp	r0, #2
   138a4:	bne	139a4 <close@plt+0x2954>
   138a8:	movw	r0, #1
   138ac:	str	r0, [sp, #80]	; 0x50
   138b0:	ldr	r0, [sp, #80]	; 0x50
   138b4:	ldr	r1, [sp, #84]	; 0x54
   138b8:	cmp	r0, r1
   138bc:	bcs	139a0 <close@plt+0x2950>
   138c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   138c4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   138c8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   138cc:	add	r1, r1, r2
   138d0:	ldr	r2, [sp, #80]	; 0x50
   138d4:	add	r1, r1, r2
   138d8:	ldrb	r0, [r0, r1]
   138dc:	sub	r0, r0, #91	; 0x5b
   138e0:	cmp	r0, #33	; 0x21
   138e4:	str	r0, [sp, #20]
   138e8:	bhi	13988 <close@plt+0x2938>
   138ec:	add	r0, pc, #8
   138f0:	ldr	r1, [sp, #20]
   138f4:	ldr	r0, [r0, r1, lsl #2]
   138f8:	mov	pc, r0
   138fc:	andeq	r3, r1, r4, lsl #19
   13900:	andeq	r3, r1, r4, lsl #19
   13904:	andeq	r3, r1, r8, lsl #19
   13908:	andeq	r3, r1, r4, lsl #19
   1390c:	andeq	r3, r1, r8, lsl #19
   13910:	andeq	r3, r1, r4, lsl #19
   13914:	andeq	r3, r1, r8, lsl #19
   13918:	andeq	r3, r1, r8, lsl #19
   1391c:	andeq	r3, r1, r8, lsl #19
   13920:	andeq	r3, r1, r8, lsl #19
   13924:	andeq	r3, r1, r8, lsl #19
   13928:	andeq	r3, r1, r8, lsl #19
   1392c:	andeq	r3, r1, r8, lsl #19
   13930:	andeq	r3, r1, r8, lsl #19
   13934:	andeq	r3, r1, r8, lsl #19
   13938:	andeq	r3, r1, r8, lsl #19
   1393c:	andeq	r3, r1, r8, lsl #19
   13940:	andeq	r3, r1, r8, lsl #19
   13944:	andeq	r3, r1, r8, lsl #19
   13948:	andeq	r3, r1, r8, lsl #19
   1394c:	andeq	r3, r1, r8, lsl #19
   13950:	andeq	r3, r1, r8, lsl #19
   13954:	andeq	r3, r1, r8, lsl #19
   13958:	andeq	r3, r1, r8, lsl #19
   1395c:	andeq	r3, r1, r8, lsl #19
   13960:	andeq	r3, r1, r8, lsl #19
   13964:	andeq	r3, r1, r8, lsl #19
   13968:	andeq	r3, r1, r8, lsl #19
   1396c:	andeq	r3, r1, r8, lsl #19
   13970:	andeq	r3, r1, r8, lsl #19
   13974:	andeq	r3, r1, r8, lsl #19
   13978:	andeq	r3, r1, r8, lsl #19
   1397c:	andeq	r3, r1, r8, lsl #19
   13980:	andeq	r3, r1, r4, lsl #19
   13984:	b	14140 <close@plt+0x30f0>
   13988:	b	1398c <close@plt+0x293c>
   1398c:	b	13990 <close@plt+0x2940>
   13990:	ldr	r0, [sp, #80]	; 0x50
   13994:	add	r0, r0, #1
   13998:	str	r0, [sp, #80]	; 0x50
   1399c:	b	138b0 <close@plt+0x2860>
   139a0:	b	139a4 <close@plt+0x2954>
   139a4:	ldr	r0, [sp, #88]	; 0x58
   139a8:	bl	10eac <iswprint@plt>
   139ac:	cmp	r0, #0
   139b0:	bne	139bc <close@plt+0x296c>
   139b4:	movw	r0, #0
   139b8:	strb	r0, [fp, #-73]	; 0xffffffb7
   139bc:	ldr	r0, [sp, #84]	; 0x54
   139c0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   139c4:	add	r0, r1, r0
   139c8:	str	r0, [fp, #-72]	; 0xffffffb8
   139cc:	b	139d0 <close@plt+0x2980>
   139d0:	b	139d4 <close@plt+0x2984>
   139d4:	b	139d8 <close@plt+0x2988>
   139d8:	sub	r0, fp, #84	; 0x54
   139dc:	bl	10e64 <mbsinit@plt>
   139e0:	cmp	r0, #0
   139e4:	movw	r0, #0
   139e8:	movne	r0, #1
   139ec:	mvn	r1, #0
   139f0:	eor	r0, r0, r1
   139f4:	tst	r0, #1
   139f8:	bne	137b4 <close@plt+0x2764>
   139fc:	b	13a00 <close@plt+0x29b0>
   13a00:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   13a04:	and	r0, r0, #1
   13a08:	strb	r0, [fp, #-67]	; 0xffffffbd
   13a0c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13a10:	movw	r1, #1
   13a14:	cmp	r1, r0
   13a18:	bcc	13a34 <close@plt+0x29e4>
   13a1c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13a20:	tst	r0, #1
   13a24:	beq	13d48 <close@plt+0x2cf8>
   13a28:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   13a2c:	tst	r0, #1
   13a30:	bne	13d48 <close@plt+0x2cf8>
   13a34:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13a38:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13a3c:	add	r0, r0, r1
   13a40:	str	r0, [sp, #76]	; 0x4c
   13a44:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13a48:	tst	r0, #1
   13a4c:	beq	13bfc <close@plt+0x2bac>
   13a50:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   13a54:	tst	r0, #1
   13a58:	bne	13bfc <close@plt+0x2bac>
   13a5c:	b	13a60 <close@plt+0x2a10>
   13a60:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13a64:	tst	r0, #1
   13a68:	beq	13a70 <close@plt+0x2a20>
   13a6c:	b	14140 <close@plt+0x30f0>
   13a70:	movw	r0, #1
   13a74:	strb	r0, [fp, #-66]	; 0xffffffbe
   13a78:	ldr	r0, [fp, #8]
   13a7c:	cmp	r0, #2
   13a80:	bne	13b34 <close@plt+0x2ae4>
   13a84:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13a88:	tst	r0, #1
   13a8c:	bne	13b34 <close@plt+0x2ae4>
   13a90:	b	13a94 <close@plt+0x2a44>
   13a94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13a98:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13a9c:	cmp	r0, r1
   13aa0:	bcs	13ab8 <close@plt+0x2a68>
   13aa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13aa8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13aac:	add	r0, r0, r1
   13ab0:	movw	r1, #39	; 0x27
   13ab4:	strb	r1, [r0]
   13ab8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13abc:	add	r0, r0, #1
   13ac0:	str	r0, [fp, #-44]	; 0xffffffd4
   13ac4:	b	13ac8 <close@plt+0x2a78>
   13ac8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13acc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13ad0:	cmp	r0, r1
   13ad4:	bcs	13aec <close@plt+0x2a9c>
   13ad8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13adc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13ae0:	add	r0, r0, r1
   13ae4:	movw	r1, #36	; 0x24
   13ae8:	strb	r1, [r0]
   13aec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13af0:	add	r0, r0, #1
   13af4:	str	r0, [fp, #-44]	; 0xffffffd4
   13af8:	b	13afc <close@plt+0x2aac>
   13afc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b00:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13b04:	cmp	r0, r1
   13b08:	bcs	13b20 <close@plt+0x2ad0>
   13b0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13b10:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13b14:	add	r0, r0, r1
   13b18:	movw	r1, #39	; 0x27
   13b1c:	strb	r1, [r0]
   13b20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b24:	add	r0, r0, #1
   13b28:	str	r0, [fp, #-44]	; 0xffffffd4
   13b2c:	movw	r0, #1
   13b30:	strb	r0, [fp, #-60]	; 0xffffffc4
   13b34:	b	13b38 <close@plt+0x2ae8>
   13b38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13b40:	cmp	r0, r1
   13b44:	bcs	13b5c <close@plt+0x2b0c>
   13b48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13b4c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13b50:	add	r0, r0, r1
   13b54:	movw	r1, #92	; 0x5c
   13b58:	strb	r1, [r0]
   13b5c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b60:	add	r0, r0, #1
   13b64:	str	r0, [fp, #-44]	; 0xffffffd4
   13b68:	b	13b6c <close@plt+0x2b1c>
   13b6c:	b	13b70 <close@plt+0x2b20>
   13b70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b74:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13b78:	cmp	r0, r1
   13b7c:	bcs	13b9c <close@plt+0x2b4c>
   13b80:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13b84:	asr	r0, r0, #6
   13b88:	add	r0, r0, #48	; 0x30
   13b8c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13b90:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13b94:	add	r1, r1, r2
   13b98:	strb	r0, [r1]
   13b9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ba0:	add	r0, r0, #1
   13ba4:	str	r0, [fp, #-44]	; 0xffffffd4
   13ba8:	b	13bac <close@plt+0x2b5c>
   13bac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13bb0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13bb4:	cmp	r0, r1
   13bb8:	bcs	13bdc <close@plt+0x2b8c>
   13bbc:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13bc0:	asr	r0, r0, #3
   13bc4:	and	r0, r0, #7
   13bc8:	add	r0, r0, #48	; 0x30
   13bcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13bd0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13bd4:	add	r1, r1, r2
   13bd8:	strb	r0, [r1]
   13bdc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13be0:	add	r0, r0, #1
   13be4:	str	r0, [fp, #-44]	; 0xffffffd4
   13be8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13bec:	and	r0, r0, #7
   13bf0:	add	r0, r0, #48	; 0x30
   13bf4:	strb	r0, [fp, #-63]	; 0xffffffc1
   13bf8:	b	13c48 <close@plt+0x2bf8>
   13bfc:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   13c00:	tst	r0, #1
   13c04:	beq	13c44 <close@plt+0x2bf4>
   13c08:	b	13c0c <close@plt+0x2bbc>
   13c0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c14:	cmp	r0, r1
   13c18:	bcs	13c30 <close@plt+0x2be0>
   13c1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c20:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13c24:	add	r0, r0, r1
   13c28:	movw	r1, #92	; 0x5c
   13c2c:	strb	r1, [r0]
   13c30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c34:	add	r0, r0, #1
   13c38:	str	r0, [fp, #-44]	; 0xffffffd4
   13c3c:	movw	r0, #0
   13c40:	strb	r0, [fp, #-65]	; 0xffffffbf
   13c44:	b	13c48 <close@plt+0x2bf8>
   13c48:	ldr	r0, [sp, #76]	; 0x4c
   13c4c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13c50:	add	r1, r1, #1
   13c54:	cmp	r0, r1
   13c58:	bhi	13c60 <close@plt+0x2c10>
   13c5c:	b	13d44 <close@plt+0x2cf4>
   13c60:	b	13c64 <close@plt+0x2c14>
   13c64:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13c68:	tst	r0, #1
   13c6c:	beq	13cec <close@plt+0x2c9c>
   13c70:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   13c74:	tst	r0, #1
   13c78:	bne	13cec <close@plt+0x2c9c>
   13c7c:	b	13c80 <close@plt+0x2c30>
   13c80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c88:	cmp	r0, r1
   13c8c:	bcs	13ca4 <close@plt+0x2c54>
   13c90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c94:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13c98:	add	r0, r0, r1
   13c9c:	movw	r1, #39	; 0x27
   13ca0:	strb	r1, [r0]
   13ca4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ca8:	add	r0, r0, #1
   13cac:	str	r0, [fp, #-44]	; 0xffffffd4
   13cb0:	b	13cb4 <close@plt+0x2c64>
   13cb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cb8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13cbc:	cmp	r0, r1
   13cc0:	bcs	13cd8 <close@plt+0x2c88>
   13cc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13cc8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13ccc:	add	r0, r0, r1
   13cd0:	movw	r1, #39	; 0x27
   13cd4:	strb	r1, [r0]
   13cd8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cdc:	add	r0, r0, #1
   13ce0:	str	r0, [fp, #-44]	; 0xffffffd4
   13ce4:	movw	r0, #0
   13ce8:	strb	r0, [fp, #-60]	; 0xffffffc4
   13cec:	b	13cf0 <close@plt+0x2ca0>
   13cf0:	b	13cf4 <close@plt+0x2ca4>
   13cf4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cf8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13cfc:	cmp	r0, r1
   13d00:	bcs	13d18 <close@plt+0x2cc8>
   13d04:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13d08:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13d0c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13d10:	add	r1, r1, r2
   13d14:	strb	r0, [r1]
   13d18:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d1c:	add	r0, r0, #1
   13d20:	str	r0, [fp, #-44]	; 0xffffffd4
   13d24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d28:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13d2c:	add	r1, r1, #1
   13d30:	str	r1, [fp, #-40]	; 0xffffffd8
   13d34:	add	r0, r0, r1
   13d38:	ldrb	r0, [r0]
   13d3c:	strb	r0, [fp, #-63]	; 0xffffffc1
   13d40:	b	13a44 <close@plt+0x29f4>
   13d44:	b	13ed4 <close@plt+0x2e84>
   13d48:	b	13d4c <close@plt+0x2cfc>
   13d4c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13d50:	tst	r0, #1
   13d54:	beq	13d64 <close@plt+0x2d14>
   13d58:	ldr	r0, [fp, #8]
   13d5c:	cmp	r0, #2
   13d60:	bne	13d70 <close@plt+0x2d20>
   13d64:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13d68:	tst	r0, #1
   13d6c:	beq	13dac <close@plt+0x2d5c>
   13d70:	ldr	r0, [fp, #16]
   13d74:	movw	r1, #0
   13d78:	cmp	r0, r1
   13d7c:	beq	13dac <close@plt+0x2d5c>
   13d80:	ldr	r0, [fp, #16]
   13d84:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   13d88:	lsr	r1, r1, #5
   13d8c:	add	r0, r0, r1, lsl #2
   13d90:	ldr	r0, [r0]
   13d94:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   13d98:	and	r1, r1, #31
   13d9c:	lsr	r0, r0, r1
   13da0:	and	r0, r0, #1
   13da4:	cmp	r0, #0
   13da8:	bne	13dbc <close@plt+0x2d6c>
   13dac:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   13db0:	tst	r0, #1
   13db4:	bne	13dbc <close@plt+0x2d6c>
   13db8:	b	13ed4 <close@plt+0x2e84>
   13dbc:	b	13dc0 <close@plt+0x2d70>
   13dc0:	b	13dc4 <close@plt+0x2d74>
   13dc4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13dc8:	tst	r0, #1
   13dcc:	beq	13dd4 <close@plt+0x2d84>
   13dd0:	b	14140 <close@plt+0x30f0>
   13dd4:	movw	r0, #1
   13dd8:	strb	r0, [fp, #-66]	; 0xffffffbe
   13ddc:	ldr	r0, [fp, #8]
   13de0:	cmp	r0, #2
   13de4:	bne	13e98 <close@plt+0x2e48>
   13de8:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13dec:	tst	r0, #1
   13df0:	bne	13e98 <close@plt+0x2e48>
   13df4:	b	13df8 <close@plt+0x2da8>
   13df8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13dfc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13e00:	cmp	r0, r1
   13e04:	bcs	13e1c <close@plt+0x2dcc>
   13e08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13e0c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e10:	add	r0, r0, r1
   13e14:	movw	r1, #39	; 0x27
   13e18:	strb	r1, [r0]
   13e1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e20:	add	r0, r0, #1
   13e24:	str	r0, [fp, #-44]	; 0xffffffd4
   13e28:	b	13e2c <close@plt+0x2ddc>
   13e2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e30:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13e34:	cmp	r0, r1
   13e38:	bcs	13e50 <close@plt+0x2e00>
   13e3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13e40:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e44:	add	r0, r0, r1
   13e48:	movw	r1, #36	; 0x24
   13e4c:	strb	r1, [r0]
   13e50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e54:	add	r0, r0, #1
   13e58:	str	r0, [fp, #-44]	; 0xffffffd4
   13e5c:	b	13e60 <close@plt+0x2e10>
   13e60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e64:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13e68:	cmp	r0, r1
   13e6c:	bcs	13e84 <close@plt+0x2e34>
   13e70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13e74:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e78:	add	r0, r0, r1
   13e7c:	movw	r1, #39	; 0x27
   13e80:	strb	r1, [r0]
   13e84:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e88:	add	r0, r0, #1
   13e8c:	str	r0, [fp, #-44]	; 0xffffffd4
   13e90:	movw	r0, #1
   13e94:	strb	r0, [fp, #-60]	; 0xffffffc4
   13e98:	b	13e9c <close@plt+0x2e4c>
   13e9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ea0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13ea4:	cmp	r0, r1
   13ea8:	bcs	13ec0 <close@plt+0x2e70>
   13eac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13eb0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13eb4:	add	r0, r0, r1
   13eb8:	movw	r1, #92	; 0x5c
   13ebc:	strb	r1, [r0]
   13ec0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ec4:	add	r0, r0, #1
   13ec8:	str	r0, [fp, #-44]	; 0xffffffd4
   13ecc:	b	13ed0 <close@plt+0x2e80>
   13ed0:	b	13ed4 <close@plt+0x2e84>
   13ed4:	b	13ed8 <close@plt+0x2e88>
   13ed8:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13edc:	tst	r0, #1
   13ee0:	beq	13f60 <close@plt+0x2f10>
   13ee4:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   13ee8:	tst	r0, #1
   13eec:	bne	13f60 <close@plt+0x2f10>
   13ef0:	b	13ef4 <close@plt+0x2ea4>
   13ef4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ef8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13efc:	cmp	r0, r1
   13f00:	bcs	13f18 <close@plt+0x2ec8>
   13f04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f08:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f0c:	add	r0, r0, r1
   13f10:	movw	r1, #39	; 0x27
   13f14:	strb	r1, [r0]
   13f18:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f1c:	add	r0, r0, #1
   13f20:	str	r0, [fp, #-44]	; 0xffffffd4
   13f24:	b	13f28 <close@plt+0x2ed8>
   13f28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f2c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f30:	cmp	r0, r1
   13f34:	bcs	13f4c <close@plt+0x2efc>
   13f38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f3c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f40:	add	r0, r0, r1
   13f44:	movw	r1, #39	; 0x27
   13f48:	strb	r1, [r0]
   13f4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f50:	add	r0, r0, #1
   13f54:	str	r0, [fp, #-44]	; 0xffffffd4
   13f58:	movw	r0, #0
   13f5c:	strb	r0, [fp, #-60]	; 0xffffffc4
   13f60:	b	13f64 <close@plt+0x2f14>
   13f64:	b	13f68 <close@plt+0x2f18>
   13f68:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f6c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f70:	cmp	r0, r1
   13f74:	bcs	13f8c <close@plt+0x2f3c>
   13f78:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13f7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13f80:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13f84:	add	r1, r1, r2
   13f88:	strb	r0, [r1]
   13f8c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f90:	add	r0, r0, #1
   13f94:	str	r0, [fp, #-44]	; 0xffffffd4
   13f98:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   13f9c:	tst	r0, #1
   13fa0:	bne	13fac <close@plt+0x2f5c>
   13fa4:	movw	r0, #0
   13fa8:	strb	r0, [fp, #-62]	; 0xffffffc2
   13fac:	b	13fb0 <close@plt+0x2f60>
   13fb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13fb4:	add	r0, r0, #1
   13fb8:	str	r0, [fp, #-40]	; 0xffffffd8
   13fbc:	b	12d68 <close@plt+0x1d18>
   13fc0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13fc4:	cmp	r0, #0
   13fc8:	bne	13fe8 <close@plt+0x2f98>
   13fcc:	ldr	r0, [fp, #8]
   13fd0:	cmp	r0, #2
   13fd4:	bne	13fe8 <close@plt+0x2f98>
   13fd8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13fdc:	tst	r0, #1
   13fe0:	beq	13fe8 <close@plt+0x2f98>
   13fe4:	b	14140 <close@plt+0x30f0>
   13fe8:	ldr	r0, [fp, #8]
   13fec:	cmp	r0, #2
   13ff0:	bne	14090 <close@plt+0x3040>
   13ff4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13ff8:	tst	r0, #1
   13ffc:	bne	14090 <close@plt+0x3040>
   14000:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   14004:	tst	r0, #1
   14008:	beq	14090 <close@plt+0x3040>
   1400c:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   14010:	tst	r0, #1
   14014:	beq	1405c <close@plt+0x300c>
   14018:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1401c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   14020:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14024:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14028:	ldr	ip, [fp, #12]
   1402c:	ldr	lr, [fp, #16]
   14030:	ldr	r4, [fp, #20]
   14034:	ldr	r5, [fp, #24]
   14038:	movw	r6, #5
   1403c:	str	r6, [sp]
   14040:	str	ip, [sp, #4]
   14044:	str	lr, [sp, #8]
   14048:	str	r4, [sp, #12]
   1404c:	str	r5, [sp, #16]
   14050:	bl	12a80 <close@plt+0x1a30>
   14054:	str	r0, [fp, #-20]	; 0xffffffec
   14058:	b	141a8 <close@plt+0x3158>
   1405c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14060:	cmp	r0, #0
   14064:	bne	14088 <close@plt+0x3038>
   14068:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1406c:	cmp	r0, #0
   14070:	beq	14088 <close@plt+0x3038>
   14074:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14078:	str	r0, [fp, #-28]	; 0xffffffe4
   1407c:	movw	r0, #0
   14080:	str	r0, [fp, #-44]	; 0xffffffd4
   14084:	b	12b28 <close@plt+0x1ad8>
   14088:	b	1408c <close@plt+0x303c>
   1408c:	b	14090 <close@plt+0x3040>
   14090:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14094:	movw	r1, #0
   14098:	cmp	r0, r1
   1409c:	beq	14110 <close@plt+0x30c0>
   140a0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   140a4:	tst	r0, #1
   140a8:	bne	14110 <close@plt+0x30c0>
   140ac:	b	140b0 <close@plt+0x3060>
   140b0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   140b4:	ldrsb	r0, [r0]
   140b8:	cmp	r0, #0
   140bc:	beq	1410c <close@plt+0x30bc>
   140c0:	b	140c4 <close@plt+0x3074>
   140c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   140c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   140cc:	cmp	r0, r1
   140d0:	bcs	140ec <close@plt+0x309c>
   140d4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   140d8:	ldrb	r0, [r0]
   140dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   140e0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   140e4:	add	r1, r1, r2
   140e8:	strb	r0, [r1]
   140ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   140f0:	add	r0, r0, #1
   140f4:	str	r0, [fp, #-44]	; 0xffffffd4
   140f8:	b	140fc <close@plt+0x30ac>
   140fc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14100:	add	r0, r0, #1
   14104:	str	r0, [fp, #-52]	; 0xffffffcc
   14108:	b	140b0 <close@plt+0x3060>
   1410c:	b	14110 <close@plt+0x30c0>
   14110:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14114:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14118:	cmp	r0, r1
   1411c:	bcs	14134 <close@plt+0x30e4>
   14120:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14124:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14128:	add	r0, r0, r1
   1412c:	movw	r1, #0
   14130:	strb	r1, [r0]
   14134:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14138:	str	r0, [fp, #-20]	; 0xffffffec
   1413c:	b	141a8 <close@plt+0x3158>
   14140:	ldr	r0, [fp, #8]
   14144:	cmp	r0, #2
   14148:	bne	14160 <close@plt+0x3110>
   1414c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14150:	tst	r0, #1
   14154:	beq	14160 <close@plt+0x3110>
   14158:	movw	r0, #4
   1415c:	str	r0, [fp, #8]
   14160:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14164:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14168:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1416c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14170:	ldr	ip, [fp, #8]
   14174:	ldr	lr, [fp, #12]
   14178:	mvn	r4, #2
   1417c:	and	lr, lr, r4
   14180:	ldr	r4, [fp, #20]
   14184:	ldr	r5, [fp, #24]
   14188:	str	ip, [sp]
   1418c:	str	lr, [sp, #4]
   14190:	movw	ip, #0
   14194:	str	ip, [sp, #8]
   14198:	str	r4, [sp, #12]
   1419c:	str	r5, [sp, #16]
   141a0:	bl	12a80 <close@plt+0x1a30>
   141a4:	str	r0, [fp, #-20]	; 0xffffffec
   141a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   141ac:	sub	sp, fp, #16
   141b0:	pop	{r4, r5, r6, sl, fp, pc}
   141b4:	push	{fp, lr}
   141b8:	mov	fp, sp
   141bc:	sub	sp, sp, #16
   141c0:	str	r0, [fp, #-4]
   141c4:	str	r1, [sp, #8]
   141c8:	str	r2, [sp, #4]
   141cc:	ldr	r0, [fp, #-4]
   141d0:	ldr	r1, [sp, #8]
   141d4:	ldr	r3, [sp, #4]
   141d8:	movw	r2, #0
   141dc:	bl	141e8 <close@plt+0x3198>
   141e0:	mov	sp, fp
   141e4:	pop	{fp, pc}
   141e8:	push	{r4, r5, r6, sl, fp, lr}
   141ec:	add	fp, sp, #16
   141f0:	sub	sp, sp, #80	; 0x50
   141f4:	str	r0, [fp, #-20]	; 0xffffffec
   141f8:	str	r1, [fp, #-24]	; 0xffffffe8
   141fc:	str	r2, [fp, #-28]	; 0xffffffe4
   14200:	str	r3, [fp, #-32]	; 0xffffffe0
   14204:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14208:	movw	r1, #0
   1420c:	cmp	r0, r1
   14210:	beq	14220 <close@plt+0x31d0>
   14214:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14218:	str	r0, [sp, #40]	; 0x28
   1421c:	b	14230 <close@plt+0x31e0>
   14220:	movw	r0, #49504	; 0xc160
   14224:	movt	r0, #2
   14228:	str	r0, [sp, #40]	; 0x28
   1422c:	b	14230 <close@plt+0x31e0>
   14230:	ldr	r0, [sp, #40]	; 0x28
   14234:	str	r0, [fp, #-36]	; 0xffffffdc
   14238:	bl	10f90 <__errno_location@plt>
   1423c:	ldr	r0, [r0]
   14240:	str	r0, [fp, #-40]	; 0xffffffd8
   14244:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14248:	ldr	r0, [r0, #4]
   1424c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14250:	movw	r2, #0
   14254:	cmp	r1, r2
   14258:	movw	r1, #0
   1425c:	movne	r1, #1
   14260:	tst	r1, #1
   14264:	mov	r1, r2
   14268:	moveq	r1, #1
   1426c:	orr	r0, r0, r1
   14270:	str	r0, [fp, #-44]	; 0xffffffd4
   14274:	ldr	r0, [fp, #-20]	; 0xffffffec
   14278:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1427c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14280:	ldr	r1, [r1]
   14284:	ldr	ip, [fp, #-44]	; 0xffffffd4
   14288:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1428c:	add	lr, lr, #8
   14290:	ldr	r4, [fp, #-36]	; 0xffffffdc
   14294:	ldr	r4, [r4, #40]	; 0x28
   14298:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1429c:	ldr	r5, [r5, #44]	; 0x2c
   142a0:	str	r0, [sp, #36]	; 0x24
   142a4:	mov	r0, r2
   142a8:	str	r1, [sp, #32]
   142ac:	mov	r1, r2
   142b0:	ldr	r2, [sp, #36]	; 0x24
   142b4:	ldr	r6, [sp, #32]
   142b8:	str	r6, [sp]
   142bc:	str	ip, [sp, #4]
   142c0:	str	lr, [sp, #8]
   142c4:	str	r4, [sp, #12]
   142c8:	str	r5, [sp, #16]
   142cc:	bl	12a80 <close@plt+0x1a30>
   142d0:	add	r0, r0, #1
   142d4:	str	r0, [sp, #48]	; 0x30
   142d8:	ldr	r0, [sp, #48]	; 0x30
   142dc:	bl	156cc <close@plt+0x467c>
   142e0:	str	r0, [sp, #44]	; 0x2c
   142e4:	ldr	r0, [sp, #44]	; 0x2c
   142e8:	ldr	r1, [sp, #48]	; 0x30
   142ec:	ldr	r2, [fp, #-20]	; 0xffffffec
   142f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   142f4:	ldr	ip, [fp, #-36]	; 0xffffffdc
   142f8:	ldr	ip, [ip]
   142fc:	ldr	lr, [fp, #-44]	; 0xffffffd4
   14300:	ldr	r4, [fp, #-36]	; 0xffffffdc
   14304:	add	r4, r4, #8
   14308:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1430c:	ldr	r5, [r5, #40]	; 0x28
   14310:	ldr	r6, [fp, #-36]	; 0xffffffdc
   14314:	ldr	r6, [r6, #44]	; 0x2c
   14318:	str	ip, [sp]
   1431c:	str	lr, [sp, #4]
   14320:	str	r4, [sp, #8]
   14324:	str	r5, [sp, #12]
   14328:	str	r6, [sp, #16]
   1432c:	bl	12a80 <close@plt+0x1a30>
   14330:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14334:	str	r0, [sp, #28]
   14338:	str	r1, [sp, #24]
   1433c:	bl	10f90 <__errno_location@plt>
   14340:	ldr	r1, [sp, #24]
   14344:	str	r1, [r0]
   14348:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1434c:	movw	r2, #0
   14350:	cmp	r0, r2
   14354:	beq	14368 <close@plt+0x3318>
   14358:	ldr	r0, [sp, #48]	; 0x30
   1435c:	sub	r0, r0, #1
   14360:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14364:	str	r0, [r1]
   14368:	ldr	r0, [sp, #44]	; 0x2c
   1436c:	sub	sp, fp, #16
   14370:	pop	{r4, r5, r6, sl, fp, pc}
   14374:	push	{fp, lr}
   14378:	mov	fp, sp
   1437c:	sub	sp, sp, #8
   14380:	movw	r0, #49392	; 0xc0f0
   14384:	movt	r0, #2
   14388:	ldr	r0, [r0]
   1438c:	str	r0, [sp, #4]
   14390:	movw	r0, #1
   14394:	str	r0, [sp]
   14398:	ldr	r0, [sp]
   1439c:	movw	r1, #49396	; 0xc0f4
   143a0:	movt	r1, #2
   143a4:	ldr	r1, [r1]
   143a8:	cmp	r0, r1
   143ac:	bge	143d4 <close@plt+0x3384>
   143b0:	ldr	r0, [sp, #4]
   143b4:	ldr	r1, [sp]
   143b8:	add	r0, r0, r1, lsl #3
   143bc:	ldr	r0, [r0, #4]
   143c0:	bl	12344 <close@plt+0x12f4>
   143c4:	ldr	r0, [sp]
   143c8:	add	r0, r0, #1
   143cc:	str	r0, [sp]
   143d0:	b	14398 <close@plt+0x3348>
   143d4:	ldr	r0, [sp, #4]
   143d8:	ldr	r0, [r0, #4]
   143dc:	movw	r1, #49552	; 0xc190
   143e0:	movt	r1, #2
   143e4:	cmp	r0, r1
   143e8:	beq	14414 <close@plt+0x33c4>
   143ec:	ldr	r0, [sp, #4]
   143f0:	ldr	r0, [r0, #4]
   143f4:	bl	12344 <close@plt+0x12f4>
   143f8:	movw	r0, #256	; 0x100
   143fc:	movw	r1, #49400	; 0xc0f8
   14400:	movt	r1, #2
   14404:	str	r0, [r1]
   14408:	movw	r0, #49552	; 0xc190
   1440c:	movt	r0, #2
   14410:	str	r0, [r1, #4]
   14414:	ldr	r0, [sp, #4]
   14418:	movw	r1, #49400	; 0xc0f8
   1441c:	movt	r1, #2
   14420:	cmp	r0, r1
   14424:	beq	14444 <close@plt+0x33f4>
   14428:	ldr	r0, [sp, #4]
   1442c:	bl	12344 <close@plt+0x12f4>
   14430:	movw	r0, #49392	; 0xc0f0
   14434:	movt	r0, #2
   14438:	movw	r1, #49400	; 0xc0f8
   1443c:	movt	r1, #2
   14440:	str	r1, [r0]
   14444:	movw	r0, #49396	; 0xc0f4
   14448:	movt	r0, #2
   1444c:	movw	r1, #1
   14450:	str	r1, [r0]
   14454:	mov	sp, fp
   14458:	pop	{fp, pc}
   1445c:	push	{fp, lr}
   14460:	mov	fp, sp
   14464:	sub	sp, sp, #8
   14468:	str	r0, [sp, #4]
   1446c:	str	r1, [sp]
   14470:	ldr	r0, [sp, #4]
   14474:	ldr	r1, [sp]
   14478:	mvn	r2, #0
   1447c:	movw	r3, #49504	; 0xc160
   14480:	movt	r3, #2
   14484:	bl	14490 <close@plt+0x3440>
   14488:	mov	sp, fp
   1448c:	pop	{fp, pc}
   14490:	push	{r4, r5, r6, sl, fp, lr}
   14494:	add	fp, sp, #16
   14498:	sub	sp, sp, #80	; 0x50
   1449c:	str	r0, [fp, #-20]	; 0xffffffec
   144a0:	str	r1, [fp, #-24]	; 0xffffffe8
   144a4:	str	r2, [fp, #-28]	; 0xffffffe4
   144a8:	str	r3, [fp, #-32]	; 0xffffffe0
   144ac:	bl	10f90 <__errno_location@plt>
   144b0:	ldr	r1, [pc, #672]	; 14758 <close@plt+0x3708>
   144b4:	ldr	r0, [r0]
   144b8:	str	r0, [fp, #-36]	; 0xffffffdc
   144bc:	movw	r0, #49392	; 0xc0f0
   144c0:	movt	r0, #2
   144c4:	ldr	r0, [r0]
   144c8:	str	r0, [fp, #-40]	; 0xffffffd8
   144cc:	str	r1, [fp, #-44]	; 0xffffffd4
   144d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   144d4:	movw	r1, #0
   144d8:	cmp	r1, r0
   144dc:	bgt	144f0 <close@plt+0x34a0>
   144e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   144e4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   144e8:	cmp	r0, r1
   144ec:	blt	144f4 <close@plt+0x34a4>
   144f0:	bl	11044 <abort@plt>
   144f4:	movw	r0, #49396	; 0xc0f4
   144f8:	movt	r0, #2
   144fc:	ldr	r0, [r0]
   14500:	ldr	r1, [fp, #-20]	; 0xffffffec
   14504:	cmp	r0, r1
   14508:	bgt	14600 <close@plt+0x35b0>
   1450c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14510:	movw	r1, #49400	; 0xc0f8
   14514:	movt	r1, #2
   14518:	cmp	r0, r1
   1451c:	movw	r0, #0
   14520:	moveq	r0, #1
   14524:	and	r0, r0, #1
   14528:	strb	r0, [fp, #-45]	; 0xffffffd3
   1452c:	movw	r0, #49396	; 0xc0f4
   14530:	movt	r0, #2
   14534:	ldr	r0, [r0]
   14538:	str	r0, [sp, #44]	; 0x2c
   1453c:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   14540:	tst	r0, #1
   14544:	beq	14554 <close@plt+0x3504>
   14548:	movw	r0, #0
   1454c:	str	r0, [sp, #24]
   14550:	b	1455c <close@plt+0x350c>
   14554:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14558:	str	r0, [sp, #24]
   1455c:	ldr	r0, [sp, #24]
   14560:	ldr	r1, [fp, #-20]	; 0xffffffec
   14564:	movw	r2, #49396	; 0xc0f4
   14568:	movt	r2, #2
   1456c:	ldr	r2, [r2]
   14570:	sub	r1, r1, r2
   14574:	add	r2, r1, #1
   14578:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1457c:	add	r1, sp, #44	; 0x2c
   14580:	movw	ip, #8
   14584:	str	ip, [sp]
   14588:	bl	15908 <close@plt+0x48b8>
   1458c:	str	r0, [fp, #-40]	; 0xffffffd8
   14590:	movw	r1, #49392	; 0xc0f0
   14594:	movt	r1, #2
   14598:	str	r0, [r1]
   1459c:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   145a0:	tst	r0, #1
   145a4:	beq	145c4 <close@plt+0x3574>
   145a8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   145ac:	movw	r1, #49400	; 0xc0f8
   145b0:	movt	r1, #2
   145b4:	ldr	r2, [r1]
   145b8:	str	r2, [r0]
   145bc:	ldr	r1, [r1, #4]
   145c0:	str	r1, [r0, #4]
   145c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   145c8:	movw	r1, #49396	; 0xc0f4
   145cc:	movt	r1, #2
   145d0:	ldr	r1, [r1]
   145d4:	add	r0, r0, r1, lsl #3
   145d8:	ldr	r2, [sp, #44]	; 0x2c
   145dc:	sub	r1, r2, r1
   145e0:	lsl	r2, r1, #3
   145e4:	movw	r1, #0
   145e8:	and	r1, r1, #255	; 0xff
   145ec:	bl	10fa8 <memset@plt>
   145f0:	ldr	r0, [sp, #44]	; 0x2c
   145f4:	movw	r1, #49396	; 0xc0f4
   145f8:	movt	r1, #2
   145fc:	str	r0, [r1]
   14600:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14604:	ldr	r1, [fp, #-20]	; 0xffffffec
   14608:	ldr	r0, [r0, r1, lsl #3]
   1460c:	str	r0, [sp, #40]	; 0x28
   14610:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14614:	ldr	r1, [fp, #-20]	; 0xffffffec
   14618:	add	r0, r0, r1, lsl #3
   1461c:	ldr	r0, [r0, #4]
   14620:	str	r0, [sp, #36]	; 0x24
   14624:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14628:	ldr	r0, [r0, #4]
   1462c:	orr	r0, r0, #1
   14630:	str	r0, [sp, #32]
   14634:	ldr	r0, [sp, #36]	; 0x24
   14638:	ldr	r1, [sp, #40]	; 0x28
   1463c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14640:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14644:	ldr	ip, [fp, #-32]	; 0xffffffe0
   14648:	ldr	ip, [ip]
   1464c:	ldr	lr, [sp, #32]
   14650:	ldr	r4, [fp, #-32]	; 0xffffffe0
   14654:	add	r4, r4, #8
   14658:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1465c:	ldr	r5, [r5, #40]	; 0x28
   14660:	ldr	r6, [fp, #-32]	; 0xffffffe0
   14664:	ldr	r6, [r6, #44]	; 0x2c
   14668:	str	ip, [sp]
   1466c:	str	lr, [sp, #4]
   14670:	str	r4, [sp, #8]
   14674:	str	r5, [sp, #12]
   14678:	str	r6, [sp, #16]
   1467c:	bl	12a80 <close@plt+0x1a30>
   14680:	str	r0, [sp, #28]
   14684:	ldr	r0, [sp, #40]	; 0x28
   14688:	ldr	r1, [sp, #28]
   1468c:	cmp	r0, r1
   14690:	bhi	14738 <close@plt+0x36e8>
   14694:	ldr	r0, [sp, #28]
   14698:	add	r0, r0, #1
   1469c:	str	r0, [sp, #40]	; 0x28
   146a0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   146a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   146a8:	add	r1, r1, r2, lsl #3
   146ac:	str	r0, [r1]
   146b0:	ldr	r0, [sp, #36]	; 0x24
   146b4:	movw	r1, #49552	; 0xc190
   146b8:	movt	r1, #2
   146bc:	cmp	r0, r1
   146c0:	beq	146cc <close@plt+0x367c>
   146c4:	ldr	r0, [sp, #36]	; 0x24
   146c8:	bl	12344 <close@plt+0x12f4>
   146cc:	ldr	r0, [sp, #40]	; 0x28
   146d0:	bl	156cc <close@plt+0x467c>
   146d4:	mov	r1, r0
   146d8:	str	r0, [sp, #36]	; 0x24
   146dc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   146e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   146e4:	add	r0, r0, r2, lsl #3
   146e8:	str	r1, [r0, #4]
   146ec:	ldr	r0, [sp, #36]	; 0x24
   146f0:	ldr	r1, [sp, #40]	; 0x28
   146f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   146f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   146fc:	ldr	ip, [fp, #-32]	; 0xffffffe0
   14700:	ldr	ip, [ip]
   14704:	ldr	lr, [sp, #32]
   14708:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1470c:	add	r4, r4, #8
   14710:	ldr	r5, [fp, #-32]	; 0xffffffe0
   14714:	ldr	r5, [r5, #40]	; 0x28
   14718:	ldr	r6, [fp, #-32]	; 0xffffffe0
   1471c:	ldr	r6, [r6, #44]	; 0x2c
   14720:	str	ip, [sp]
   14724:	str	lr, [sp, #4]
   14728:	str	r4, [sp, #8]
   1472c:	str	r5, [sp, #12]
   14730:	str	r6, [sp, #16]
   14734:	bl	12a80 <close@plt+0x1a30>
   14738:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1473c:	str	r0, [sp, #20]
   14740:	bl	10f90 <__errno_location@plt>
   14744:	ldr	r1, [sp, #20]
   14748:	str	r1, [r0]
   1474c:	ldr	r0, [sp, #36]	; 0x24
   14750:	sub	sp, fp, #16
   14754:	pop	{r4, r5, r6, sl, fp, pc}
   14758:	svcvc	0x00ffffff
   1475c:	push	{fp, lr}
   14760:	mov	fp, sp
   14764:	sub	sp, sp, #16
   14768:	str	r0, [fp, #-4]
   1476c:	str	r1, [sp, #8]
   14770:	str	r2, [sp, #4]
   14774:	ldr	r0, [fp, #-4]
   14778:	ldr	r1, [sp, #8]
   1477c:	ldr	r2, [sp, #4]
   14780:	movw	r3, #49504	; 0xc160
   14784:	movt	r3, #2
   14788:	bl	14490 <close@plt+0x3440>
   1478c:	mov	sp, fp
   14790:	pop	{fp, pc}
   14794:	push	{fp, lr}
   14798:	mov	fp, sp
   1479c:	sub	sp, sp, #8
   147a0:	str	r0, [sp, #4]
   147a4:	ldr	r1, [sp, #4]
   147a8:	movw	r0, #0
   147ac:	bl	1445c <close@plt+0x340c>
   147b0:	mov	sp, fp
   147b4:	pop	{fp, pc}
   147b8:	push	{fp, lr}
   147bc:	mov	fp, sp
   147c0:	sub	sp, sp, #8
   147c4:	str	r0, [sp, #4]
   147c8:	str	r1, [sp]
   147cc:	ldr	r1, [sp, #4]
   147d0:	ldr	r2, [sp]
   147d4:	movw	r0, #0
   147d8:	bl	1475c <close@plt+0x370c>
   147dc:	mov	sp, fp
   147e0:	pop	{fp, pc}
   147e4:	push	{fp, lr}
   147e8:	mov	fp, sp
   147ec:	sub	sp, sp, #64	; 0x40
   147f0:	str	r0, [fp, #-4]
   147f4:	str	r1, [fp, #-8]
   147f8:	str	r2, [fp, #-12]
   147fc:	ldr	r1, [fp, #-8]
   14800:	add	r0, sp, #4
   14804:	bl	14824 <close@plt+0x37d4>
   14808:	ldr	r0, [fp, #-4]
   1480c:	ldr	r1, [fp, #-12]
   14810:	mvn	r2, #0
   14814:	add	r3, sp, #4
   14818:	bl	14490 <close@plt+0x3440>
   1481c:	mov	sp, fp
   14820:	pop	{fp, pc}
   14824:	push	{fp, lr}
   14828:	mov	fp, sp
   1482c:	sub	sp, sp, #8
   14830:	str	r1, [sp, #4]
   14834:	mov	r1, r0
   14838:	str	r0, [sp]
   1483c:	mov	r0, r1
   14840:	movw	r1, #0
   14844:	and	r1, r1, #255	; 0xff
   14848:	movw	r2, #48	; 0x30
   1484c:	bl	10fa8 <memset@plt>
   14850:	ldr	r0, [sp, #4]
   14854:	cmp	r0, #10
   14858:	bne	14860 <close@plt+0x3810>
   1485c:	bl	11044 <abort@plt>
   14860:	ldr	r0, [sp, #4]
   14864:	ldr	r1, [sp]
   14868:	str	r0, [r1]
   1486c:	mov	sp, fp
   14870:	pop	{fp, pc}
   14874:	push	{fp, lr}
   14878:	mov	fp, sp
   1487c:	sub	sp, sp, #64	; 0x40
   14880:	str	r0, [fp, #-4]
   14884:	str	r1, [fp, #-8]
   14888:	str	r2, [fp, #-12]
   1488c:	str	r3, [fp, #-16]
   14890:	ldr	r1, [fp, #-8]
   14894:	mov	r0, sp
   14898:	bl	14824 <close@plt+0x37d4>
   1489c:	ldr	r0, [fp, #-4]
   148a0:	ldr	r1, [fp, #-12]
   148a4:	ldr	r2, [fp, #-16]
   148a8:	mov	r3, sp
   148ac:	bl	14490 <close@plt+0x3440>
   148b0:	mov	sp, fp
   148b4:	pop	{fp, pc}
   148b8:	push	{fp, lr}
   148bc:	mov	fp, sp
   148c0:	sub	sp, sp, #8
   148c4:	str	r0, [sp, #4]
   148c8:	str	r1, [sp]
   148cc:	ldr	r1, [sp, #4]
   148d0:	ldr	r2, [sp]
   148d4:	movw	r0, #0
   148d8:	bl	147e4 <close@plt+0x3794>
   148dc:	mov	sp, fp
   148e0:	pop	{fp, pc}
   148e4:	push	{fp, lr}
   148e8:	mov	fp, sp
   148ec:	sub	sp, sp, #16
   148f0:	str	r0, [fp, #-4]
   148f4:	str	r1, [sp, #8]
   148f8:	str	r2, [sp, #4]
   148fc:	ldr	r1, [fp, #-4]
   14900:	ldr	r2, [sp, #8]
   14904:	ldr	r3, [sp, #4]
   14908:	movw	r0, #0
   1490c:	bl	14874 <close@plt+0x3824>
   14910:	mov	sp, fp
   14914:	pop	{fp, pc}
   14918:	push	{fp, lr}
   1491c:	mov	fp, sp
   14920:	sub	sp, sp, #72	; 0x48
   14924:	movw	r3, #49504	; 0xc160
   14928:	movt	r3, #2
   1492c:	str	r0, [fp, #-4]
   14930:	str	r1, [fp, #-8]
   14934:	strb	r2, [fp, #-9]
   14938:	add	r0, sp, #12
   1493c:	mov	r1, r0
   14940:	str	r0, [sp, #8]
   14944:	mov	r0, r1
   14948:	mov	r1, r3
   1494c:	movw	r2, #48	; 0x30
   14950:	bl	10e4c <memcpy@plt>
   14954:	ldr	r0, [sp, #8]
   14958:	ldrb	r1, [fp, #-9]
   1495c:	movw	r2, #1
   14960:	bl	12828 <close@plt+0x17d8>
   14964:	ldr	r1, [fp, #-4]
   14968:	ldr	r2, [fp, #-8]
   1496c:	movw	r3, #0
   14970:	str	r0, [sp, #4]
   14974:	mov	r0, r3
   14978:	add	r3, sp, #12
   1497c:	bl	14490 <close@plt+0x3440>
   14980:	mov	sp, fp
   14984:	pop	{fp, pc}
   14988:	push	{fp, lr}
   1498c:	mov	fp, sp
   14990:	sub	sp, sp, #8
   14994:	str	r0, [sp, #4]
   14998:	strb	r1, [sp, #3]
   1499c:	ldr	r0, [sp, #4]
   149a0:	mvn	r1, #0
   149a4:	ldrb	r2, [sp, #3]
   149a8:	bl	14918 <close@plt+0x38c8>
   149ac:	mov	sp, fp
   149b0:	pop	{fp, pc}
   149b4:	push	{fp, lr}
   149b8:	mov	fp, sp
   149bc:	sub	sp, sp, #8
   149c0:	str	r0, [sp, #4]
   149c4:	ldr	r0, [sp, #4]
   149c8:	movw	r1, #58	; 0x3a
   149cc:	and	r1, r1, #255	; 0xff
   149d0:	bl	14988 <close@plt+0x3938>
   149d4:	mov	sp, fp
   149d8:	pop	{fp, pc}
   149dc:	push	{fp, lr}
   149e0:	mov	fp, sp
   149e4:	sub	sp, sp, #8
   149e8:	str	r0, [sp, #4]
   149ec:	str	r1, [sp]
   149f0:	ldr	r0, [sp, #4]
   149f4:	ldr	r1, [sp]
   149f8:	movw	r2, #58	; 0x3a
   149fc:	and	r2, r2, #255	; 0xff
   14a00:	bl	14918 <close@plt+0x38c8>
   14a04:	mov	sp, fp
   14a08:	pop	{fp, pc}
   14a0c:	push	{fp, lr}
   14a10:	mov	fp, sp
   14a14:	sub	sp, sp, #120	; 0x78
   14a18:	str	r0, [fp, #-4]
   14a1c:	str	r1, [fp, #-8]
   14a20:	str	r2, [fp, #-12]
   14a24:	ldr	r1, [fp, #-8]
   14a28:	add	r0, sp, #12
   14a2c:	bl	14824 <close@plt+0x37d4>
   14a30:	add	r0, sp, #60	; 0x3c
   14a34:	mov	r1, r0
   14a38:	add	r2, sp, #12
   14a3c:	str	r0, [sp, #8]
   14a40:	mov	r0, r1
   14a44:	mov	r1, r2
   14a48:	movw	r2, #48	; 0x30
   14a4c:	bl	10e4c <memcpy@plt>
   14a50:	ldr	r0, [sp, #8]
   14a54:	movw	r1, #58	; 0x3a
   14a58:	and	r1, r1, #255	; 0xff
   14a5c:	movw	r2, #1
   14a60:	bl	12828 <close@plt+0x17d8>
   14a64:	ldr	r1, [fp, #-4]
   14a68:	ldr	r2, [fp, #-12]
   14a6c:	str	r0, [sp, #4]
   14a70:	mov	r0, r1
   14a74:	mov	r1, r2
   14a78:	mvn	r2, #0
   14a7c:	add	r3, sp, #60	; 0x3c
   14a80:	bl	14490 <close@plt+0x3440>
   14a84:	mov	sp, fp
   14a88:	pop	{fp, pc}
   14a8c:	push	{fp, lr}
   14a90:	mov	fp, sp
   14a94:	sub	sp, sp, #24
   14a98:	str	r0, [fp, #-4]
   14a9c:	str	r1, [fp, #-8]
   14aa0:	str	r2, [sp, #12]
   14aa4:	str	r3, [sp, #8]
   14aa8:	ldr	r0, [fp, #-4]
   14aac:	ldr	r1, [fp, #-8]
   14ab0:	ldr	r2, [sp, #12]
   14ab4:	ldr	r3, [sp, #8]
   14ab8:	mvn	ip, #0
   14abc:	str	ip, [sp]
   14ac0:	bl	14acc <close@plt+0x3a7c>
   14ac4:	mov	sp, fp
   14ac8:	pop	{fp, pc}
   14acc:	push	{fp, lr}
   14ad0:	mov	fp, sp
   14ad4:	sub	sp, sp, #72	; 0x48
   14ad8:	ldr	ip, [fp, #8]
   14adc:	movw	lr, #49504	; 0xc160
   14ae0:	movt	lr, #2
   14ae4:	str	r0, [fp, #-4]
   14ae8:	str	r1, [fp, #-8]
   14aec:	str	r2, [fp, #-12]
   14af0:	str	r3, [fp, #-16]
   14af4:	add	r0, sp, #8
   14af8:	mov	r1, r0
   14afc:	str	r0, [sp, #4]
   14b00:	mov	r0, r1
   14b04:	mov	r1, lr
   14b08:	movw	r2, #48	; 0x30
   14b0c:	str	ip, [sp]
   14b10:	bl	10e4c <memcpy@plt>
   14b14:	ldr	r1, [fp, #-8]
   14b18:	ldr	r2, [fp, #-12]
   14b1c:	ldr	r0, [sp, #4]
   14b20:	bl	12928 <close@plt+0x18d8>
   14b24:	ldr	r0, [fp, #-4]
   14b28:	ldr	r1, [fp, #-16]
   14b2c:	ldr	r2, [fp, #8]
   14b30:	add	r3, sp, #8
   14b34:	bl	14490 <close@plt+0x3440>
   14b38:	mov	sp, fp
   14b3c:	pop	{fp, pc}
   14b40:	push	{fp, lr}
   14b44:	mov	fp, sp
   14b48:	sub	sp, sp, #16
   14b4c:	str	r0, [fp, #-4]
   14b50:	str	r1, [sp, #8]
   14b54:	str	r2, [sp, #4]
   14b58:	ldr	r1, [fp, #-4]
   14b5c:	ldr	r2, [sp, #8]
   14b60:	ldr	r3, [sp, #4]
   14b64:	movw	r0, #0
   14b68:	bl	14a8c <close@plt+0x3a3c>
   14b6c:	mov	sp, fp
   14b70:	pop	{fp, pc}
   14b74:	push	{fp, lr}
   14b78:	mov	fp, sp
   14b7c:	sub	sp, sp, #24
   14b80:	str	r0, [fp, #-4]
   14b84:	str	r1, [fp, #-8]
   14b88:	str	r2, [sp, #12]
   14b8c:	str	r3, [sp, #8]
   14b90:	ldr	r1, [fp, #-4]
   14b94:	ldr	r2, [fp, #-8]
   14b98:	ldr	r3, [sp, #12]
   14b9c:	ldr	r0, [sp, #8]
   14ba0:	movw	ip, #0
   14ba4:	str	r0, [sp, #4]
   14ba8:	mov	r0, ip
   14bac:	ldr	ip, [sp, #4]
   14bb0:	str	ip, [sp]
   14bb4:	bl	14acc <close@plt+0x3a7c>
   14bb8:	mov	sp, fp
   14bbc:	pop	{fp, pc}
   14bc0:	push	{fp, lr}
   14bc4:	mov	fp, sp
   14bc8:	sub	sp, sp, #16
   14bcc:	str	r0, [fp, #-4]
   14bd0:	str	r1, [sp, #8]
   14bd4:	str	r2, [sp, #4]
   14bd8:	ldr	r0, [fp, #-4]
   14bdc:	ldr	r1, [sp, #8]
   14be0:	ldr	r2, [sp, #4]
   14be4:	movw	r3, #49408	; 0xc100
   14be8:	movt	r3, #2
   14bec:	bl	14490 <close@plt+0x3440>
   14bf0:	mov	sp, fp
   14bf4:	pop	{fp, pc}
   14bf8:	push	{fp, lr}
   14bfc:	mov	fp, sp
   14c00:	sub	sp, sp, #8
   14c04:	str	r0, [sp, #4]
   14c08:	str	r1, [sp]
   14c0c:	ldr	r1, [sp, #4]
   14c10:	ldr	r2, [sp]
   14c14:	movw	r0, #0
   14c18:	bl	14bc0 <close@plt+0x3b70>
   14c1c:	mov	sp, fp
   14c20:	pop	{fp, pc}
   14c24:	push	{fp, lr}
   14c28:	mov	fp, sp
   14c2c:	sub	sp, sp, #8
   14c30:	str	r0, [sp, #4]
   14c34:	str	r1, [sp]
   14c38:	ldr	r0, [sp, #4]
   14c3c:	ldr	r1, [sp]
   14c40:	mvn	r2, #0
   14c44:	bl	14bc0 <close@plt+0x3b70>
   14c48:	mov	sp, fp
   14c4c:	pop	{fp, pc}
   14c50:	push	{fp, lr}
   14c54:	mov	fp, sp
   14c58:	sub	sp, sp, #8
   14c5c:	str	r0, [sp, #4]
   14c60:	ldr	r1, [sp, #4]
   14c64:	movw	r0, #0
   14c68:	bl	14c24 <close@plt+0x3bd4>
   14c6c:	mov	sp, fp
   14c70:	pop	{fp, pc}
   14c74:	push	{fp, lr}
   14c78:	mov	fp, sp
   14c7c:	sub	sp, sp, #24
   14c80:	str	r0, [fp, #-8]
   14c84:	str	r1, [sp, #12]
   14c88:	ldr	r0, [fp, #-8]
   14c8c:	bl	10f6c <gettext@plt>
   14c90:	str	r0, [sp, #8]
   14c94:	ldr	r0, [sp, #8]
   14c98:	ldr	r1, [fp, #-8]
   14c9c:	cmp	r0, r1
   14ca0:	beq	14cb0 <close@plt+0x3c60>
   14ca4:	ldr	r0, [sp, #8]
   14ca8:	str	r0, [fp, #-4]
   14cac:	b	14d7c <close@plt+0x3d2c>
   14cb0:	bl	18cc4 <close@plt+0x7c74>
   14cb4:	str	r0, [sp, #4]
   14cb8:	ldr	r0, [sp, #4]
   14cbc:	movw	r1, #45720	; 0xb298
   14cc0:	movt	r1, #1
   14cc4:	bl	186c8 <close@plt+0x7678>
   14cc8:	cmp	r0, #0
   14ccc:	bne	14d04 <close@plt+0x3cb4>
   14cd0:	ldr	r0, [fp, #-8]
   14cd4:	ldrb	r0, [r0]
   14cd8:	cmp	r0, #96	; 0x60
   14cdc:	movw	r0, #0
   14ce0:	moveq	r0, #1
   14ce4:	tst	r0, #1
   14ce8:	movw	r0, #45730	; 0xb2a2
   14cec:	movt	r0, #1
   14cf0:	movw	r1, #45726	; 0xb29e
   14cf4:	movt	r1, #1
   14cf8:	movne	r0, r1
   14cfc:	str	r0, [fp, #-4]
   14d00:	b	14d7c <close@plt+0x3d2c>
   14d04:	ldr	r0, [sp, #4]
   14d08:	movw	r1, #45734	; 0xb2a6
   14d0c:	movt	r1, #1
   14d10:	bl	186c8 <close@plt+0x7678>
   14d14:	cmp	r0, #0
   14d18:	bne	14d50 <close@plt+0x3d00>
   14d1c:	ldr	r0, [fp, #-8]
   14d20:	ldrb	r0, [r0]
   14d24:	cmp	r0, #96	; 0x60
   14d28:	movw	r0, #0
   14d2c:	moveq	r0, #1
   14d30:	tst	r0, #1
   14d34:	movw	r0, #45746	; 0xb2b2
   14d38:	movt	r0, #1
   14d3c:	movw	r1, #45742	; 0xb2ae
   14d40:	movt	r1, #1
   14d44:	movne	r0, r1
   14d48:	str	r0, [fp, #-4]
   14d4c:	b	14d7c <close@plt+0x3d2c>
   14d50:	ldr	r0, [sp, #12]
   14d54:	cmp	r0, #9
   14d58:	movw	r0, #0
   14d5c:	moveq	r0, #1
   14d60:	tst	r0, #1
   14d64:	movw	r0, #45718	; 0xb296
   14d68:	movt	r0, #1
   14d6c:	movw	r1, #45714	; 0xb292
   14d70:	movt	r1, #1
   14d74:	movne	r0, r1
   14d78:	str	r0, [fp, #-4]
   14d7c:	ldr	r0, [fp, #-4]
   14d80:	mov	sp, fp
   14d84:	pop	{fp, pc}
   14d88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d8c:	add	fp, sp, #28
   14d90:	sub	sp, sp, #196	; 0xc4
   14d94:	ldr	ip, [fp, #12]
   14d98:	ldr	lr, [fp, #8]
   14d9c:	str	r0, [fp, #-32]	; 0xffffffe0
   14da0:	str	r1, [fp, #-36]	; 0xffffffdc
   14da4:	str	r2, [fp, #-40]	; 0xffffffd8
   14da8:	str	r3, [fp, #-44]	; 0xffffffd4
   14dac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14db0:	movw	r1, #0
   14db4:	cmp	r0, r1
   14db8:	beq	14dec <close@plt+0x3d9c>
   14dbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14dc0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   14dc4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14dc8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14dcc:	movw	ip, #45836	; 0xb30c
   14dd0:	movt	ip, #1
   14dd4:	str	r1, [fp, #-48]	; 0xffffffd0
   14dd8:	mov	r1, ip
   14ddc:	ldr	ip, [fp, #-48]	; 0xffffffd0
   14de0:	str	ip, [sp]
   14de4:	bl	10f84 <fprintf@plt>
   14de8:	b	14e04 <close@plt+0x3db4>
   14dec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14df0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14df4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   14df8:	movw	r1, #45848	; 0xb318
   14dfc:	movt	r1, #1
   14e00:	bl	10f84 <fprintf@plt>
   14e04:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14e08:	movw	r1, #45855	; 0xb31f
   14e0c:	movt	r1, #1
   14e10:	str	r0, [fp, #-52]	; 0xffffffcc
   14e14:	mov	r0, r1
   14e18:	bl	10f6c <gettext@plt>
   14e1c:	movw	r1, #46573	; 0xb5ed
   14e20:	movt	r1, #1
   14e24:	movw	r3, #2022	; 0x7e6
   14e28:	ldr	r2, [fp, #-52]	; 0xffffffcc
   14e2c:	str	r0, [fp, #-56]	; 0xffffffc8
   14e30:	mov	r0, r2
   14e34:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14e38:	bl	10f84 <fprintf@plt>
   14e3c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14e40:	movw	r2, #44178	; 0xac92
   14e44:	movt	r2, #1
   14e48:	str	r0, [fp, #-60]	; 0xffffffc4
   14e4c:	mov	r0, r2
   14e50:	str	r2, [fp, #-64]	; 0xffffffc0
   14e54:	bl	10df8 <fputs_unlocked@plt>
   14e58:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14e5c:	movw	r2, #45859	; 0xb323
   14e60:	movt	r2, #1
   14e64:	str	r0, [fp, #-68]	; 0xffffffbc
   14e68:	mov	r0, r2
   14e6c:	str	r1, [fp, #-72]	; 0xffffffb8
   14e70:	bl	10f6c <gettext@plt>
   14e74:	movw	r2, #46030	; 0xb3ce
   14e78:	movt	r2, #1
   14e7c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14e80:	str	r0, [fp, #-76]	; 0xffffffb4
   14e84:	mov	r0, r1
   14e88:	ldr	r1, [fp, #-76]	; 0xffffffb4
   14e8c:	bl	10f84 <fprintf@plt>
   14e90:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14e94:	ldr	r2, [fp, #-64]	; 0xffffffc0
   14e98:	str	r0, [fp, #-80]	; 0xffffffb0
   14e9c:	mov	r0, r2
   14ea0:	bl	10df8 <fputs_unlocked@plt>
   14ea4:	ldr	r1, [fp, #12]
   14ea8:	cmp	r1, #9
   14eac:	str	r1, [fp, #-84]	; 0xffffffac
   14eb0:	bhi	152cc <close@plt+0x427c>
   14eb4:	add	r0, pc, #8
   14eb8:	ldr	r1, [fp, #-84]	; 0xffffffac
   14ebc:	ldr	r0, [r0, r1, lsl #2]
   14ec0:	mov	pc, r0
   14ec4:	andeq	r4, r1, ip, ror #29
   14ec8:	strdeq	r4, [r1], -r0
   14ecc:	andeq	r4, r1, r8, lsr #30
   14ed0:	andeq	r4, r1, r8, ror #30
   14ed4:	andeq	r4, r1, r0, asr #31
   14ed8:	andeq	r5, r1, r4, lsr #32
   14edc:	muleq	r1, r4, r0
   14ee0:	andeq	r5, r1, r0, lsl r1
   14ee4:	muleq	r1, r8, r1
   14ee8:	andeq	r5, r1, ip, lsr #4
   14eec:	b	15368 <close@plt+0x4318>
   14ef0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14ef4:	movw	r1, #46064	; 0xb3f0
   14ef8:	movt	r1, #1
   14efc:	str	r0, [fp, #-88]	; 0xffffffa8
   14f00:	mov	r0, r1
   14f04:	bl	10f6c <gettext@plt>
   14f08:	ldr	r1, [fp, #8]
   14f0c:	ldr	r2, [r1]
   14f10:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14f14:	str	r0, [fp, #-92]	; 0xffffffa4
   14f18:	mov	r0, r1
   14f1c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   14f20:	bl	10f84 <fprintf@plt>
   14f24:	b	15368 <close@plt+0x4318>
   14f28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f2c:	movw	r1, #46080	; 0xb400
   14f30:	movt	r1, #1
   14f34:	str	r0, [fp, #-96]	; 0xffffffa0
   14f38:	mov	r0, r1
   14f3c:	bl	10f6c <gettext@plt>
   14f40:	ldr	r1, [fp, #8]
   14f44:	ldr	r2, [r1]
   14f48:	ldr	r1, [fp, #8]
   14f4c:	ldr	r3, [r1, #4]
   14f50:	ldr	r1, [fp, #-96]	; 0xffffffa0
   14f54:	str	r0, [fp, #-100]	; 0xffffff9c
   14f58:	mov	r0, r1
   14f5c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   14f60:	bl	10f84 <fprintf@plt>
   14f64:	b	15368 <close@plt+0x4318>
   14f68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f6c:	movw	r1, #46103	; 0xb417
   14f70:	movt	r1, #1
   14f74:	str	r0, [fp, #-104]	; 0xffffff98
   14f78:	mov	r0, r1
   14f7c:	bl	10f6c <gettext@plt>
   14f80:	ldr	r1, [fp, #8]
   14f84:	ldr	r2, [r1]
   14f88:	ldr	r1, [fp, #8]
   14f8c:	ldr	r3, [r1, #4]
   14f90:	ldr	r1, [fp, #8]
   14f94:	ldr	r1, [r1, #8]
   14f98:	ldr	ip, [fp, #-104]	; 0xffffff98
   14f9c:	str	r0, [fp, #-108]	; 0xffffff94
   14fa0:	mov	r0, ip
   14fa4:	ldr	lr, [fp, #-108]	; 0xffffff94
   14fa8:	str	r1, [sp, #112]	; 0x70
   14fac:	mov	r1, lr
   14fb0:	ldr	r4, [sp, #112]	; 0x70
   14fb4:	str	r4, [sp]
   14fb8:	bl	10f84 <fprintf@plt>
   14fbc:	b	15368 <close@plt+0x4318>
   14fc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14fc4:	movw	r1, #46131	; 0xb433
   14fc8:	movt	r1, #1
   14fcc:	str	r0, [sp, #108]	; 0x6c
   14fd0:	mov	r0, r1
   14fd4:	bl	10f6c <gettext@plt>
   14fd8:	ldr	r1, [fp, #8]
   14fdc:	ldr	r2, [r1]
   14fe0:	ldr	r1, [fp, #8]
   14fe4:	ldr	r3, [r1, #4]
   14fe8:	ldr	r1, [fp, #8]
   14fec:	ldr	r1, [r1, #8]
   14ff0:	ldr	ip, [fp, #8]
   14ff4:	ldr	ip, [ip, #12]
   14ff8:	ldr	lr, [sp, #108]	; 0x6c
   14ffc:	str	r0, [sp, #104]	; 0x68
   15000:	mov	r0, lr
   15004:	ldr	r4, [sp, #104]	; 0x68
   15008:	str	r1, [sp, #100]	; 0x64
   1500c:	mov	r1, r4
   15010:	ldr	r5, [sp, #100]	; 0x64
   15014:	str	r5, [sp]
   15018:	str	ip, [sp, #4]
   1501c:	bl	10f84 <fprintf@plt>
   15020:	b	15368 <close@plt+0x4318>
   15024:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15028:	movw	r1, #46163	; 0xb453
   1502c:	movt	r1, #1
   15030:	str	r0, [sp, #96]	; 0x60
   15034:	mov	r0, r1
   15038:	bl	10f6c <gettext@plt>
   1503c:	ldr	r1, [fp, #8]
   15040:	ldr	r2, [r1]
   15044:	ldr	r1, [fp, #8]
   15048:	ldr	r3, [r1, #4]
   1504c:	ldr	r1, [fp, #8]
   15050:	ldr	r1, [r1, #8]
   15054:	ldr	ip, [fp, #8]
   15058:	ldr	ip, [ip, #12]
   1505c:	ldr	lr, [fp, #8]
   15060:	ldr	lr, [lr, #16]
   15064:	ldr	r4, [sp, #96]	; 0x60
   15068:	str	r0, [sp, #92]	; 0x5c
   1506c:	mov	r0, r4
   15070:	ldr	r5, [sp, #92]	; 0x5c
   15074:	str	r1, [sp, #88]	; 0x58
   15078:	mov	r1, r5
   1507c:	ldr	r6, [sp, #88]	; 0x58
   15080:	str	r6, [sp]
   15084:	str	ip, [sp, #4]
   15088:	str	lr, [sp, #8]
   1508c:	bl	10f84 <fprintf@plt>
   15090:	b	15368 <close@plt+0x4318>
   15094:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15098:	movw	r1, #46199	; 0xb477
   1509c:	movt	r1, #1
   150a0:	str	r0, [sp, #84]	; 0x54
   150a4:	mov	r0, r1
   150a8:	bl	10f6c <gettext@plt>
   150ac:	ldr	r1, [fp, #8]
   150b0:	ldr	r2, [r1]
   150b4:	ldr	r1, [fp, #8]
   150b8:	ldr	r3, [r1, #4]
   150bc:	ldr	r1, [fp, #8]
   150c0:	ldr	r1, [r1, #8]
   150c4:	ldr	ip, [fp, #8]
   150c8:	ldr	ip, [ip, #12]
   150cc:	ldr	lr, [fp, #8]
   150d0:	ldr	lr, [lr, #16]
   150d4:	ldr	r4, [fp, #8]
   150d8:	ldr	r4, [r4, #20]
   150dc:	ldr	r5, [sp, #84]	; 0x54
   150e0:	str	r0, [sp, #80]	; 0x50
   150e4:	mov	r0, r5
   150e8:	ldr	r6, [sp, #80]	; 0x50
   150ec:	str	r1, [sp, #76]	; 0x4c
   150f0:	mov	r1, r6
   150f4:	ldr	r7, [sp, #76]	; 0x4c
   150f8:	str	r7, [sp]
   150fc:	str	ip, [sp, #4]
   15100:	str	lr, [sp, #8]
   15104:	str	r4, [sp, #12]
   15108:	bl	10f84 <fprintf@plt>
   1510c:	b	15368 <close@plt+0x4318>
   15110:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15114:	movw	r1, #46239	; 0xb49f
   15118:	movt	r1, #1
   1511c:	str	r0, [sp, #72]	; 0x48
   15120:	mov	r0, r1
   15124:	bl	10f6c <gettext@plt>
   15128:	ldr	r1, [fp, #8]
   1512c:	ldr	r2, [r1]
   15130:	ldr	r1, [fp, #8]
   15134:	ldr	r3, [r1, #4]
   15138:	ldr	r1, [fp, #8]
   1513c:	ldr	r1, [r1, #8]
   15140:	ldr	ip, [fp, #8]
   15144:	ldr	ip, [ip, #12]
   15148:	ldr	lr, [fp, #8]
   1514c:	ldr	lr, [lr, #16]
   15150:	ldr	r4, [fp, #8]
   15154:	ldr	r4, [r4, #20]
   15158:	ldr	r5, [fp, #8]
   1515c:	ldr	r5, [r5, #24]
   15160:	ldr	r6, [sp, #72]	; 0x48
   15164:	str	r0, [sp, #68]	; 0x44
   15168:	mov	r0, r6
   1516c:	ldr	r7, [sp, #68]	; 0x44
   15170:	str	r1, [sp, #64]	; 0x40
   15174:	mov	r1, r7
   15178:	ldr	r8, [sp, #64]	; 0x40
   1517c:	str	r8, [sp]
   15180:	str	ip, [sp, #4]
   15184:	str	lr, [sp, #8]
   15188:	str	r4, [sp, #12]
   1518c:	str	r5, [sp, #16]
   15190:	bl	10f84 <fprintf@plt>
   15194:	b	15368 <close@plt+0x4318>
   15198:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1519c:	movw	r1, #46283	; 0xb4cb
   151a0:	movt	r1, #1
   151a4:	str	r0, [sp, #60]	; 0x3c
   151a8:	mov	r0, r1
   151ac:	bl	10f6c <gettext@plt>
   151b0:	ldr	r1, [fp, #8]
   151b4:	ldr	r2, [r1]
   151b8:	ldr	r1, [fp, #8]
   151bc:	ldr	r3, [r1, #4]
   151c0:	ldr	r1, [fp, #8]
   151c4:	ldr	r1, [r1, #8]
   151c8:	ldr	ip, [fp, #8]
   151cc:	ldr	ip, [ip, #12]
   151d0:	ldr	lr, [fp, #8]
   151d4:	ldr	lr, [lr, #16]
   151d8:	ldr	r4, [fp, #8]
   151dc:	ldr	r4, [r4, #20]
   151e0:	ldr	r5, [fp, #8]
   151e4:	ldr	r5, [r5, #24]
   151e8:	ldr	r6, [fp, #8]
   151ec:	ldr	r6, [r6, #28]
   151f0:	ldr	r7, [sp, #60]	; 0x3c
   151f4:	str	r0, [sp, #56]	; 0x38
   151f8:	mov	r0, r7
   151fc:	ldr	r8, [sp, #56]	; 0x38
   15200:	str	r1, [sp, #52]	; 0x34
   15204:	mov	r1, r8
   15208:	ldr	r9, [sp, #52]	; 0x34
   1520c:	str	r9, [sp]
   15210:	str	ip, [sp, #4]
   15214:	str	lr, [sp, #8]
   15218:	str	r4, [sp, #12]
   1521c:	str	r5, [sp, #16]
   15220:	str	r6, [sp, #20]
   15224:	bl	10f84 <fprintf@plt>
   15228:	b	15368 <close@plt+0x4318>
   1522c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15230:	movw	r1, #46331	; 0xb4fb
   15234:	movt	r1, #1
   15238:	str	r0, [sp, #48]	; 0x30
   1523c:	mov	r0, r1
   15240:	bl	10f6c <gettext@plt>
   15244:	ldr	r1, [fp, #8]
   15248:	ldr	r2, [r1]
   1524c:	ldr	r1, [fp, #8]
   15250:	ldr	r3, [r1, #4]
   15254:	ldr	r1, [fp, #8]
   15258:	ldr	r1, [r1, #8]
   1525c:	ldr	ip, [fp, #8]
   15260:	ldr	ip, [ip, #12]
   15264:	ldr	lr, [fp, #8]
   15268:	ldr	lr, [lr, #16]
   1526c:	ldr	r4, [fp, #8]
   15270:	ldr	r4, [r4, #20]
   15274:	ldr	r5, [fp, #8]
   15278:	ldr	r5, [r5, #24]
   1527c:	ldr	r6, [fp, #8]
   15280:	ldr	r6, [r6, #28]
   15284:	ldr	r7, [fp, #8]
   15288:	ldr	r7, [r7, #32]
   1528c:	ldr	r8, [sp, #48]	; 0x30
   15290:	str	r0, [sp, #44]	; 0x2c
   15294:	mov	r0, r8
   15298:	ldr	r9, [sp, #44]	; 0x2c
   1529c:	str	r1, [sp, #40]	; 0x28
   152a0:	mov	r1, r9
   152a4:	ldr	sl, [sp, #40]	; 0x28
   152a8:	str	sl, [sp]
   152ac:	str	ip, [sp, #4]
   152b0:	str	lr, [sp, #8]
   152b4:	str	r4, [sp, #12]
   152b8:	str	r5, [sp, #16]
   152bc:	str	r6, [sp, #20]
   152c0:	str	r7, [sp, #24]
   152c4:	bl	10f84 <fprintf@plt>
   152c8:	b	15368 <close@plt+0x4318>
   152cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   152d0:	movw	r1, #46383	; 0xb52f
   152d4:	movt	r1, #1
   152d8:	str	r0, [sp, #36]	; 0x24
   152dc:	mov	r0, r1
   152e0:	bl	10f6c <gettext@plt>
   152e4:	ldr	r1, [fp, #8]
   152e8:	ldr	r2, [r1]
   152ec:	ldr	r1, [fp, #8]
   152f0:	ldr	r3, [r1, #4]
   152f4:	ldr	r1, [fp, #8]
   152f8:	ldr	r1, [r1, #8]
   152fc:	ldr	ip, [fp, #8]
   15300:	ldr	ip, [ip, #12]
   15304:	ldr	lr, [fp, #8]
   15308:	ldr	lr, [lr, #16]
   1530c:	ldr	r4, [fp, #8]
   15310:	ldr	r4, [r4, #20]
   15314:	ldr	r5, [fp, #8]
   15318:	ldr	r5, [r5, #24]
   1531c:	ldr	r6, [fp, #8]
   15320:	ldr	r6, [r6, #28]
   15324:	ldr	r7, [fp, #8]
   15328:	ldr	r7, [r7, #32]
   1532c:	ldr	r8, [sp, #36]	; 0x24
   15330:	str	r0, [sp, #32]
   15334:	mov	r0, r8
   15338:	ldr	r9, [sp, #32]
   1533c:	str	r1, [sp, #28]
   15340:	mov	r1, r9
   15344:	ldr	sl, [sp, #28]
   15348:	str	sl, [sp]
   1534c:	str	ip, [sp, #4]
   15350:	str	lr, [sp, #8]
   15354:	str	r4, [sp, #12]
   15358:	str	r5, [sp, #16]
   1535c:	str	r6, [sp, #20]
   15360:	str	r7, [sp, #24]
   15364:	bl	10f84 <fprintf@plt>
   15368:	sub	sp, fp, #28
   1536c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15370:	push	{fp, lr}
   15374:	mov	fp, sp
   15378:	sub	sp, sp, #32
   1537c:	ldr	ip, [fp, #8]
   15380:	str	r0, [fp, #-4]
   15384:	str	r1, [fp, #-8]
   15388:	str	r2, [fp, #-12]
   1538c:	str	r3, [sp, #16]
   15390:	movw	r0, #0
   15394:	str	r0, [sp, #12]
   15398:	ldr	r0, [fp, #8]
   1539c:	ldr	r1, [sp, #12]
   153a0:	add	r0, r0, r1, lsl #2
   153a4:	ldr	r0, [r0]
   153a8:	movw	r1, #0
   153ac:	cmp	r0, r1
   153b0:	beq	153c8 <close@plt+0x4378>
   153b4:	b	153b8 <close@plt+0x4368>
   153b8:	ldr	r0, [sp, #12]
   153bc:	add	r0, r0, #1
   153c0:	str	r0, [sp, #12]
   153c4:	b	15398 <close@plt+0x4348>
   153c8:	ldr	r0, [fp, #-4]
   153cc:	ldr	r1, [fp, #-8]
   153d0:	ldr	r2, [fp, #-12]
   153d4:	ldr	r3, [sp, #16]
   153d8:	ldr	ip, [fp, #8]
   153dc:	ldr	lr, [sp, #12]
   153e0:	str	ip, [sp]
   153e4:	str	lr, [sp, #4]
   153e8:	bl	14d88 <close@plt+0x3d38>
   153ec:	mov	sp, fp
   153f0:	pop	{fp, pc}
   153f4:	push	{fp, lr}
   153f8:	mov	fp, sp
   153fc:	sub	sp, sp, #80	; 0x50
   15400:	ldr	ip, [fp, #8]
   15404:	str	ip, [fp, #-4]
   15408:	str	r0, [fp, #-8]
   1540c:	str	r1, [fp, #-12]
   15410:	str	r2, [fp, #-16]
   15414:	str	r3, [fp, #-20]	; 0xffffffec
   15418:	movw	r0, #0
   1541c:	str	r0, [fp, #-24]	; 0xffffffe8
   15420:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15424:	cmp	r0, #10
   15428:	movw	r0, #0
   1542c:	str	r0, [sp, #12]
   15430:	bcs	15468 <close@plt+0x4418>
   15434:	ldr	r0, [fp, #-4]
   15438:	add	r1, r0, #4
   1543c:	str	r1, [fp, #-4]
   15440:	ldr	r0, [r0]
   15444:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15448:	add	r2, sp, #16
   1544c:	add	r1, r2, r1, lsl #2
   15450:	str	r0, [r1]
   15454:	movw	r1, #0
   15458:	cmp	r0, r1
   1545c:	movw	r0, #0
   15460:	movne	r0, #1
   15464:	str	r0, [sp, #12]
   15468:	ldr	r0, [sp, #12]
   1546c:	tst	r0, #1
   15470:	beq	15488 <close@plt+0x4438>
   15474:	b	15478 <close@plt+0x4428>
   15478:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1547c:	add	r0, r0, #1
   15480:	str	r0, [fp, #-24]	; 0xffffffe8
   15484:	b	15420 <close@plt+0x43d0>
   15488:	add	r0, sp, #16
   1548c:	ldr	r1, [fp, #-8]
   15490:	ldr	r2, [fp, #-12]
   15494:	ldr	r3, [fp, #-16]
   15498:	ldr	ip, [fp, #-20]	; 0xffffffec
   1549c:	ldr	lr, [fp, #-24]	; 0xffffffe8
   154a0:	str	r0, [sp, #8]
   154a4:	mov	r0, r1
   154a8:	mov	r1, r2
   154ac:	mov	r2, r3
   154b0:	mov	r3, ip
   154b4:	ldr	ip, [sp, #8]
   154b8:	str	ip, [sp]
   154bc:	str	lr, [sp, #4]
   154c0:	bl	14d88 <close@plt+0x3d38>
   154c4:	mov	sp, fp
   154c8:	pop	{fp, pc}
   154cc:	push	{fp, lr}
   154d0:	mov	fp, sp
   154d4:	sub	sp, sp, #24
   154d8:	str	r0, [fp, #-4]
   154dc:	str	r1, [fp, #-8]
   154e0:	str	r2, [sp, #12]
   154e4:	str	r3, [sp, #8]
   154e8:	add	r0, fp, #8
   154ec:	str	r0, [sp, #4]
   154f0:	ldr	r0, [fp, #-4]
   154f4:	ldr	r1, [fp, #-8]
   154f8:	ldr	r2, [sp, #12]
   154fc:	ldr	r3, [sp, #8]
   15500:	ldr	ip, [sp, #4]
   15504:	mov	lr, sp
   15508:	str	ip, [lr]
   1550c:	bl	153f4 <close@plt+0x43a4>
   15510:	add	r0, sp, #4
   15514:	mov	sp, fp
   15518:	pop	{fp, pc}
   1551c:	push	{fp, lr}
   15520:	mov	fp, sp
   15524:	sub	sp, sp, #16
   15528:	movw	r0, #49476	; 0xc144
   1552c:	movt	r0, #2
   15530:	ldr	r1, [r0]
   15534:	movw	r0, #44178	; 0xac92
   15538:	movt	r0, #1
   1553c:	bl	10df8 <fputs_unlocked@plt>
   15540:	movw	r1, #46443	; 0xb56b
   15544:	movt	r1, #1
   15548:	str	r0, [fp, #-4]
   1554c:	mov	r0, r1
   15550:	bl	10f6c <gettext@plt>
   15554:	movw	r1, #46463	; 0xb57f
   15558:	movt	r1, #1
   1555c:	bl	10e1c <printf@plt>
   15560:	movw	r1, #46485	; 0xb595
   15564:	movt	r1, #1
   15568:	str	r0, [sp, #8]
   1556c:	mov	r0, r1
   15570:	bl	10f6c <gettext@plt>
   15574:	movw	r1, #44807	; 0xaf07
   15578:	movt	r1, #1
   1557c:	movw	r2, #45216	; 0xb0a0
   15580:	movt	r2, #1
   15584:	bl	10e1c <printf@plt>
   15588:	movw	r1, #46505	; 0xb5a9
   1558c:	movt	r1, #1
   15590:	str	r0, [sp, #4]
   15594:	mov	r0, r1
   15598:	bl	10f6c <gettext@plt>
   1559c:	movw	r1, #46544	; 0xb5d0
   155a0:	movt	r1, #1
   155a4:	bl	10e1c <printf@plt>
   155a8:	mov	sp, fp
   155ac:	pop	{fp, pc}
   155b0:	push	{fp, lr}
   155b4:	mov	fp, sp
   155b8:	sub	sp, sp, #16
   155bc:	str	r0, [fp, #-4]
   155c0:	str	r1, [sp, #8]
   155c4:	str	r2, [sp, #4]
   155c8:	ldr	r0, [fp, #-4]
   155cc:	ldr	r1, [sp, #8]
   155d0:	ldr	r2, [sp, #4]
   155d4:	bl	155e0 <close@plt+0x4590>
   155d8:	mov	sp, fp
   155dc:	pop	{fp, pc}
   155e0:	push	{fp, lr}
   155e4:	mov	fp, sp
   155e8:	sub	sp, sp, #16
   155ec:	str	r0, [fp, #-4]
   155f0:	str	r1, [sp, #8]
   155f4:	str	r2, [sp, #4]
   155f8:	ldr	r0, [fp, #-4]
   155fc:	ldr	r1, [sp, #8]
   15600:	ldr	r2, [sp, #4]
   15604:	bl	18dd0 <close@plt+0x7d80>
   15608:	str	r0, [sp]
   1560c:	ldr	r0, [sp]
   15610:	movw	r1, #0
   15614:	cmp	r0, r1
   15618:	bne	15648 <close@plt+0x45f8>
   1561c:	ldr	r0, [fp, #-4]
   15620:	movw	r1, #0
   15624:	cmp	r0, r1
   15628:	beq	15644 <close@plt+0x45f4>
   1562c:	ldr	r0, [sp, #8]
   15630:	cmp	r0, #0
   15634:	beq	15648 <close@plt+0x45f8>
   15638:	ldr	r0, [sp, #4]
   1563c:	cmp	r0, #0
   15640:	beq	15648 <close@plt+0x45f8>
   15644:	bl	1838c <close@plt+0x733c>
   15648:	ldr	r0, [sp]
   1564c:	mov	sp, fp
   15650:	pop	{fp, pc}
   15654:	push	{fp, lr}
   15658:	mov	fp, sp
   1565c:	sub	sp, sp, #8
   15660:	str	r0, [sp, #4]
   15664:	ldr	r0, [sp, #4]
   15668:	bl	18478 <close@plt+0x7428>
   1566c:	bl	15678 <close@plt+0x4628>
   15670:	mov	sp, fp
   15674:	pop	{fp, pc}
   15678:	push	{fp, lr}
   1567c:	mov	fp, sp
   15680:	sub	sp, sp, #8
   15684:	str	r0, [sp, #4]
   15688:	ldr	r0, [sp, #4]
   1568c:	movw	r1, #0
   15690:	cmp	r0, r1
   15694:	bne	1569c <close@plt+0x464c>
   15698:	bl	1838c <close@plt+0x733c>
   1569c:	ldr	r0, [sp, #4]
   156a0:	mov	sp, fp
   156a4:	pop	{fp, pc}
   156a8:	push	{fp, lr}
   156ac:	mov	fp, sp
   156b0:	sub	sp, sp, #8
   156b4:	str	r0, [sp, #4]
   156b8:	ldr	r0, [sp, #4]
   156bc:	bl	18b0c <close@plt+0x7abc>
   156c0:	bl	15678 <close@plt+0x4628>
   156c4:	mov	sp, fp
   156c8:	pop	{fp, pc}
   156cc:	push	{fp, lr}
   156d0:	mov	fp, sp
   156d4:	sub	sp, sp, #8
   156d8:	str	r0, [sp, #4]
   156dc:	ldr	r0, [sp, #4]
   156e0:	bl	15654 <close@plt+0x4604>
   156e4:	mov	sp, fp
   156e8:	pop	{fp, pc}
   156ec:	push	{fp, lr}
   156f0:	mov	fp, sp
   156f4:	sub	sp, sp, #16
   156f8:	str	r0, [fp, #-4]
   156fc:	str	r1, [sp, #8]
   15700:	ldr	r0, [fp, #-4]
   15704:	ldr	r1, [sp, #8]
   15708:	bl	184e8 <close@plt+0x7498>
   1570c:	str	r0, [sp, #4]
   15710:	ldr	r0, [sp, #4]
   15714:	movw	r1, #0
   15718:	cmp	r0, r1
   1571c:	bne	15740 <close@plt+0x46f0>
   15720:	ldr	r0, [fp, #-4]
   15724:	movw	r1, #0
   15728:	cmp	r0, r1
   1572c:	beq	1573c <close@plt+0x46ec>
   15730:	ldr	r0, [sp, #8]
   15734:	cmp	r0, #0
   15738:	beq	15740 <close@plt+0x46f0>
   1573c:	bl	1838c <close@plt+0x733c>
   15740:	ldr	r0, [sp, #4]
   15744:	mov	sp, fp
   15748:	pop	{fp, pc}
   1574c:	push	{fp, lr}
   15750:	mov	fp, sp
   15754:	sub	sp, sp, #8
   15758:	str	r0, [sp, #4]
   1575c:	str	r1, [sp]
   15760:	ldr	r0, [sp, #4]
   15764:	ldr	r1, [sp]
   15768:	bl	18b4c <close@plt+0x7afc>
   1576c:	bl	15678 <close@plt+0x4628>
   15770:	mov	sp, fp
   15774:	pop	{fp, pc}
   15778:	push	{fp, lr}
   1577c:	mov	fp, sp
   15780:	sub	sp, sp, #16
   15784:	str	r0, [fp, #-4]
   15788:	str	r1, [sp, #8]
   1578c:	str	r2, [sp, #4]
   15790:	ldr	r0, [fp, #-4]
   15794:	ldr	r1, [sp, #8]
   15798:	ldr	r2, [sp, #4]
   1579c:	bl	18c44 <close@plt+0x7bf4>
   157a0:	bl	15678 <close@plt+0x4628>
   157a4:	mov	sp, fp
   157a8:	pop	{fp, pc}
   157ac:	push	{fp, lr}
   157b0:	mov	fp, sp
   157b4:	sub	sp, sp, #8
   157b8:	str	r0, [sp, #4]
   157bc:	str	r1, [sp]
   157c0:	ldr	r1, [sp, #4]
   157c4:	ldr	r2, [sp]
   157c8:	movw	r0, #0
   157cc:	bl	155e0 <close@plt+0x4590>
   157d0:	mov	sp, fp
   157d4:	pop	{fp, pc}
   157d8:	push	{fp, lr}
   157dc:	mov	fp, sp
   157e0:	sub	sp, sp, #8
   157e4:	str	r0, [sp, #4]
   157e8:	str	r1, [sp]
   157ec:	ldr	r1, [sp, #4]
   157f0:	ldr	r2, [sp]
   157f4:	movw	r0, #0
   157f8:	bl	15778 <close@plt+0x4728>
   157fc:	mov	sp, fp
   15800:	pop	{fp, pc}
   15804:	push	{fp, lr}
   15808:	mov	fp, sp
   1580c:	sub	sp, sp, #8
   15810:	str	r0, [sp, #4]
   15814:	str	r1, [sp]
   15818:	ldr	r0, [sp, #4]
   1581c:	ldr	r1, [sp]
   15820:	movw	r2, #1
   15824:	bl	15830 <close@plt+0x47e0>
   15828:	mov	sp, fp
   1582c:	pop	{fp, pc}
   15830:	push	{fp, lr}
   15834:	mov	fp, sp
   15838:	sub	sp, sp, #16
   1583c:	str	r0, [fp, #-4]
   15840:	str	r1, [sp, #8]
   15844:	str	r2, [sp, #4]
   15848:	ldr	r0, [sp, #8]
   1584c:	ldr	r0, [r0]
   15850:	str	r0, [sp]
   15854:	ldr	r0, [fp, #-4]
   15858:	movw	r1, #0
   1585c:	cmp	r0, r1
   15860:	bne	158ac <close@plt+0x485c>
   15864:	ldr	r0, [sp]
   15868:	cmp	r0, #0
   1586c:	bne	158a8 <close@plt+0x4858>
   15870:	ldr	r0, [sp, #4]
   15874:	movw	r1, #64	; 0x40
   15878:	udiv	r0, r1, r0
   1587c:	str	r0, [sp]
   15880:	ldr	r0, [sp]
   15884:	cmp	r0, #0
   15888:	movw	r0, #0
   1588c:	movne	r0, #1
   15890:	mvn	r1, #0
   15894:	eor	r0, r0, r1
   15898:	and	r0, r0, #1
   1589c:	ldr	r1, [sp]
   158a0:	add	r0, r1, r0
   158a4:	str	r0, [sp]
   158a8:	b	158dc <close@plt+0x488c>
   158ac:	ldr	r0, [sp]
   158b0:	ldr	r1, [sp]
   158b4:	lsr	r1, r1, #1
   158b8:	add	r1, r1, #1
   158bc:	adds	r0, r0, r1
   158c0:	mov	r1, #0
   158c4:	adc	r1, r1, #0
   158c8:	str	r0, [sp]
   158cc:	tst	r1, #1
   158d0:	beq	158d8 <close@plt+0x4888>
   158d4:	bl	1838c <close@plt+0x733c>
   158d8:	b	158dc <close@plt+0x488c>
   158dc:	ldr	r0, [fp, #-4]
   158e0:	ldr	r1, [sp]
   158e4:	ldr	r2, [sp, #4]
   158e8:	bl	155e0 <close@plt+0x4590>
   158ec:	str	r0, [fp, #-4]
   158f0:	ldr	r0, [sp]
   158f4:	ldr	r1, [sp, #8]
   158f8:	str	r0, [r1]
   158fc:	ldr	r0, [fp, #-4]
   15900:	mov	sp, fp
   15904:	pop	{fp, pc}
   15908:	push	{fp, lr}
   1590c:	mov	fp, sp
   15910:	sub	sp, sp, #216	; 0xd8
   15914:	ldr	ip, [fp, #8]
   15918:	str	r0, [fp, #-4]
   1591c:	str	r1, [fp, #-8]
   15920:	str	r2, [fp, #-12]
   15924:	str	r3, [fp, #-16]
   15928:	ldr	r0, [fp, #-8]
   1592c:	ldr	r0, [r0]
   15930:	str	r0, [fp, #-20]	; 0xffffffec
   15934:	ldr	r0, [fp, #-20]	; 0xffffffec
   15938:	ldr	r1, [fp, #-20]	; 0xffffffec
   1593c:	asr	r1, r1, #1
   15940:	add	r1, r0, r1
   15944:	mov	r2, #1
   15948:	cmp	r1, r0
   1594c:	movwvc	r2, #0
   15950:	str	r1, [fp, #-24]	; 0xffffffe8
   15954:	tst	r2, #1
   15958:	beq	15964 <close@plt+0x4914>
   1595c:	ldr	r0, [pc, #4036]	; 16928 <close@plt+0x58d8>
   15960:	str	r0, [fp, #-24]	; 0xffffffe8
   15964:	ldr	r0, [fp, #-16]
   15968:	movw	r1, #0
   1596c:	cmp	r1, r0
   15970:	bgt	1598c <close@plt+0x493c>
   15974:	ldr	r0, [fp, #-16]
   15978:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1597c:	cmp	r0, r1
   15980:	bge	1598c <close@plt+0x493c>
   15984:	ldr	r0, [fp, #-16]
   15988:	str	r0, [fp, #-24]	; 0xffffffe8
   1598c:	b	15d64 <close@plt+0x4d14>
   15990:	b	15994 <close@plt+0x4944>
   15994:	ldr	r0, [fp, #8]
   15998:	cmp	r0, #0
   1599c:	bge	15ab0 <close@plt+0x4a60>
   159a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   159a4:	cmp	r0, #0
   159a8:	bge	15a34 <close@plt+0x49e4>
   159ac:	b	159b0 <close@plt+0x4960>
   159b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   159b4:	ldr	r1, [fp, #8]
   159b8:	movw	r2, #127	; 0x7f
   159bc:	sdiv	r1, r2, r1
   159c0:	cmp	r0, r1
   159c4:	blt	15b50 <close@plt+0x4b00>
   159c8:	b	15b68 <close@plt+0x4b18>
   159cc:	b	159d0 <close@plt+0x4980>
   159d0:	ldr	r0, [pc, #4084]	; 169cc <close@plt+0x597c>
   159d4:	ldr	r1, [fp, #8]
   159d8:	cmp	r1, r0
   159dc:	blt	159f4 <close@plt+0x49a4>
   159e0:	b	15a00 <close@plt+0x49b0>
   159e4:	ldr	r0, [fp, #8]
   159e8:	movw	r1, #0
   159ec:	cmp	r1, r0
   159f0:	bge	15a00 <close@plt+0x49b0>
   159f4:	movw	r0, #0
   159f8:	str	r0, [fp, #-36]	; 0xffffffdc
   159fc:	b	15a18 <close@plt+0x49c8>
   15a00:	ldr	r0, [fp, #8]
   15a04:	movw	r1, #0
   15a08:	sub	r0, r1, r0
   15a0c:	movw	r1, #127	; 0x7f
   15a10:	sdiv	r0, r1, r0
   15a14:	str	r0, [fp, #-36]	; 0xffffffdc
   15a18:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15a1c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15a20:	mvn	r2, #0
   15a24:	sub	r1, r2, r1
   15a28:	cmp	r0, r1
   15a2c:	ble	15b50 <close@plt+0x4b00>
   15a30:	b	15b68 <close@plt+0x4b18>
   15a34:	b	15a38 <close@plt+0x49e8>
   15a38:	b	15a94 <close@plt+0x4a44>
   15a3c:	b	15a94 <close@plt+0x4a44>
   15a40:	ldr	r0, [fp, #8]
   15a44:	cmn	r0, #1
   15a48:	bne	15a94 <close@plt+0x4a44>
   15a4c:	b	15a50 <close@plt+0x4a00>
   15a50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a54:	mvn	r1, #127	; 0x7f
   15a58:	add	r0, r0, r1
   15a5c:	movw	r1, #0
   15a60:	cmp	r1, r0
   15a64:	blt	15b50 <close@plt+0x4b00>
   15a68:	b	15b68 <close@plt+0x4b18>
   15a6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a70:	movw	r1, #0
   15a74:	cmp	r1, r0
   15a78:	bge	15b68 <close@plt+0x4b18>
   15a7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a80:	sub	r0, r0, #1
   15a84:	movw	r1, #127	; 0x7f
   15a88:	cmp	r1, r0
   15a8c:	blt	15b50 <close@plt+0x4b00>
   15a90:	b	15b68 <close@plt+0x4b18>
   15a94:	ldr	r0, [fp, #8]
   15a98:	mvn	r1, #127	; 0x7f
   15a9c:	sdiv	r0, r1, r0
   15aa0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15aa4:	cmp	r0, r1
   15aa8:	blt	15b50 <close@plt+0x4b00>
   15aac:	b	15b68 <close@plt+0x4b18>
   15ab0:	ldr	r0, [fp, #8]
   15ab4:	cmp	r0, #0
   15ab8:	bne	15ac0 <close@plt+0x4a70>
   15abc:	b	15b68 <close@plt+0x4b18>
   15ac0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15ac4:	cmp	r0, #0
   15ac8:	bge	15b38 <close@plt+0x4ae8>
   15acc:	b	15ad0 <close@plt+0x4a80>
   15ad0:	b	15b1c <close@plt+0x4acc>
   15ad4:	b	15b1c <close@plt+0x4acc>
   15ad8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15adc:	cmn	r0, #1
   15ae0:	bne	15b1c <close@plt+0x4acc>
   15ae4:	b	15ae8 <close@plt+0x4a98>
   15ae8:	ldr	r0, [fp, #8]
   15aec:	mvn	r1, #127	; 0x7f
   15af0:	add	r0, r0, r1
   15af4:	movw	r1, #0
   15af8:	cmp	r1, r0
   15afc:	blt	15b50 <close@plt+0x4b00>
   15b00:	b	15b68 <close@plt+0x4b18>
   15b04:	ldr	r0, [fp, #8]
   15b08:	sub	r0, r0, #1
   15b0c:	movw	r1, #127	; 0x7f
   15b10:	cmp	r1, r0
   15b14:	blt	15b50 <close@plt+0x4b00>
   15b18:	b	15b68 <close@plt+0x4b18>
   15b1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b20:	mvn	r1, #127	; 0x7f
   15b24:	sdiv	r0, r1, r0
   15b28:	ldr	r1, [fp, #8]
   15b2c:	cmp	r0, r1
   15b30:	blt	15b50 <close@plt+0x4b00>
   15b34:	b	15b68 <close@plt+0x4b18>
   15b38:	ldr	r0, [fp, #8]
   15b3c:	movw	r1, #127	; 0x7f
   15b40:	sdiv	r0, r1, r0
   15b44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15b48:	cmp	r0, r1
   15b4c:	bge	15b68 <close@plt+0x4b18>
   15b50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b54:	ldr	r1, [fp, #8]
   15b58:	mul	r0, r0, r1
   15b5c:	sxtb	r0, r0
   15b60:	str	r0, [fp, #-28]	; 0xffffffe4
   15b64:	b	16d2c <close@plt+0x5cdc>
   15b68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b6c:	ldr	r1, [fp, #8]
   15b70:	mul	r0, r0, r1
   15b74:	sxtb	r0, r0
   15b78:	str	r0, [fp, #-28]	; 0xffffffe4
   15b7c:	b	16d38 <close@plt+0x5ce8>
   15b80:	ldr	r0, [fp, #8]
   15b84:	cmp	r0, #0
   15b88:	bge	15c98 <close@plt+0x4c48>
   15b8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b90:	cmp	r0, #0
   15b94:	bge	15c20 <close@plt+0x4bd0>
   15b98:	b	15b9c <close@plt+0x4b4c>
   15b9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15ba0:	ldr	r1, [fp, #8]
   15ba4:	movw	r2, #255	; 0xff
   15ba8:	sdiv	r1, r2, r1
   15bac:	cmp	r0, r1
   15bb0:	blt	15d34 <close@plt+0x4ce4>
   15bb4:	b	15d4c <close@plt+0x4cfc>
   15bb8:	b	15bbc <close@plt+0x4b6c>
   15bbc:	ldr	r0, [pc, #3592]	; 169cc <close@plt+0x597c>
   15bc0:	ldr	r1, [fp, #8]
   15bc4:	cmp	r1, r0
   15bc8:	blt	15be0 <close@plt+0x4b90>
   15bcc:	b	15bec <close@plt+0x4b9c>
   15bd0:	ldr	r0, [fp, #8]
   15bd4:	movw	r1, #0
   15bd8:	cmp	r1, r0
   15bdc:	bge	15bec <close@plt+0x4b9c>
   15be0:	movw	r0, #0
   15be4:	str	r0, [fp, #-40]	; 0xffffffd8
   15be8:	b	15c04 <close@plt+0x4bb4>
   15bec:	ldr	r0, [fp, #8]
   15bf0:	movw	r1, #0
   15bf4:	sub	r0, r1, r0
   15bf8:	movw	r1, #255	; 0xff
   15bfc:	sdiv	r0, r1, r0
   15c00:	str	r0, [fp, #-40]	; 0xffffffd8
   15c04:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15c08:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15c0c:	mvn	r2, #0
   15c10:	sub	r1, r2, r1
   15c14:	cmp	r0, r1
   15c18:	ble	15d34 <close@plt+0x4ce4>
   15c1c:	b	15d4c <close@plt+0x4cfc>
   15c20:	b	15c24 <close@plt+0x4bd4>
   15c24:	b	15c7c <close@plt+0x4c2c>
   15c28:	b	15c7c <close@plt+0x4c2c>
   15c2c:	ldr	r0, [fp, #8]
   15c30:	cmn	r0, #1
   15c34:	bne	15c7c <close@plt+0x4c2c>
   15c38:	b	15c3c <close@plt+0x4bec>
   15c3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c40:	add	r0, r0, #0
   15c44:	movw	r1, #0
   15c48:	cmp	r1, r0
   15c4c:	blt	15d34 <close@plt+0x4ce4>
   15c50:	b	15d4c <close@plt+0x4cfc>
   15c54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c58:	movw	r1, #0
   15c5c:	cmp	r1, r0
   15c60:	bge	15d4c <close@plt+0x4cfc>
   15c64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c68:	sub	r0, r0, #1
   15c6c:	mvn	r1, #0
   15c70:	cmp	r1, r0
   15c74:	blt	15d34 <close@plt+0x4ce4>
   15c78:	b	15d4c <close@plt+0x4cfc>
   15c7c:	ldr	r0, [fp, #8]
   15c80:	movw	r1, #0
   15c84:	sdiv	r0, r1, r0
   15c88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15c8c:	cmp	r0, r1
   15c90:	blt	15d34 <close@plt+0x4ce4>
   15c94:	b	15d4c <close@plt+0x4cfc>
   15c98:	ldr	r0, [fp, #8]
   15c9c:	cmp	r0, #0
   15ca0:	bne	15ca8 <close@plt+0x4c58>
   15ca4:	b	15d4c <close@plt+0x4cfc>
   15ca8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15cac:	cmp	r0, #0
   15cb0:	bge	15d1c <close@plt+0x4ccc>
   15cb4:	b	15cb8 <close@plt+0x4c68>
   15cb8:	b	15d00 <close@plt+0x4cb0>
   15cbc:	b	15d00 <close@plt+0x4cb0>
   15cc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15cc4:	cmn	r0, #1
   15cc8:	bne	15d00 <close@plt+0x4cb0>
   15ccc:	b	15cd0 <close@plt+0x4c80>
   15cd0:	ldr	r0, [fp, #8]
   15cd4:	add	r0, r0, #0
   15cd8:	movw	r1, #0
   15cdc:	cmp	r1, r0
   15ce0:	blt	15d34 <close@plt+0x4ce4>
   15ce4:	b	15d4c <close@plt+0x4cfc>
   15ce8:	ldr	r0, [fp, #8]
   15cec:	sub	r0, r0, #1
   15cf0:	mvn	r1, #0
   15cf4:	cmp	r1, r0
   15cf8:	blt	15d34 <close@plt+0x4ce4>
   15cfc:	b	15d4c <close@plt+0x4cfc>
   15d00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d04:	movw	r1, #0
   15d08:	sdiv	r0, r1, r0
   15d0c:	ldr	r1, [fp, #8]
   15d10:	cmp	r0, r1
   15d14:	blt	15d34 <close@plt+0x4ce4>
   15d18:	b	15d4c <close@plt+0x4cfc>
   15d1c:	ldr	r0, [fp, #8]
   15d20:	movw	r1, #255	; 0xff
   15d24:	sdiv	r0, r1, r0
   15d28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15d2c:	cmp	r0, r1
   15d30:	bge	15d4c <close@plt+0x4cfc>
   15d34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d38:	ldr	r1, [fp, #8]
   15d3c:	mul	r0, r0, r1
   15d40:	and	r0, r0, #255	; 0xff
   15d44:	str	r0, [fp, #-28]	; 0xffffffe4
   15d48:	b	16d2c <close@plt+0x5cdc>
   15d4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d50:	ldr	r1, [fp, #8]
   15d54:	mul	r0, r0, r1
   15d58:	and	r0, r0, #255	; 0xff
   15d5c:	str	r0, [fp, #-28]	; 0xffffffe4
   15d60:	b	16d38 <close@plt+0x5ce8>
   15d64:	b	1613c <close@plt+0x50ec>
   15d68:	b	15d6c <close@plt+0x4d1c>
   15d6c:	ldr	r0, [fp, #8]
   15d70:	cmp	r0, #0
   15d74:	bge	15e88 <close@plt+0x4e38>
   15d78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d7c:	cmp	r0, #0
   15d80:	bge	15e0c <close@plt+0x4dbc>
   15d84:	b	15d88 <close@plt+0x4d38>
   15d88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d8c:	ldr	r1, [fp, #8]
   15d90:	movw	r2, #32767	; 0x7fff
   15d94:	sdiv	r1, r2, r1
   15d98:	cmp	r0, r1
   15d9c:	blt	15f28 <close@plt+0x4ed8>
   15da0:	b	15f40 <close@plt+0x4ef0>
   15da4:	b	15da8 <close@plt+0x4d58>
   15da8:	ldr	r0, [pc, #3100]	; 169cc <close@plt+0x597c>
   15dac:	ldr	r1, [fp, #8]
   15db0:	cmp	r1, r0
   15db4:	blt	15dcc <close@plt+0x4d7c>
   15db8:	b	15dd8 <close@plt+0x4d88>
   15dbc:	ldr	r0, [fp, #8]
   15dc0:	movw	r1, #0
   15dc4:	cmp	r1, r0
   15dc8:	bge	15dd8 <close@plt+0x4d88>
   15dcc:	movw	r0, #0
   15dd0:	str	r0, [fp, #-44]	; 0xffffffd4
   15dd4:	b	15df0 <close@plt+0x4da0>
   15dd8:	ldr	r0, [fp, #8]
   15ddc:	movw	r1, #0
   15de0:	sub	r0, r1, r0
   15de4:	movw	r1, #32767	; 0x7fff
   15de8:	sdiv	r0, r1, r0
   15dec:	str	r0, [fp, #-44]	; 0xffffffd4
   15df0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15df4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15df8:	mvn	r2, #0
   15dfc:	sub	r1, r2, r1
   15e00:	cmp	r0, r1
   15e04:	ble	15f28 <close@plt+0x4ed8>
   15e08:	b	15f40 <close@plt+0x4ef0>
   15e0c:	b	15e10 <close@plt+0x4dc0>
   15e10:	b	15e6c <close@plt+0x4e1c>
   15e14:	b	15e6c <close@plt+0x4e1c>
   15e18:	ldr	r0, [fp, #8]
   15e1c:	cmn	r0, #1
   15e20:	bne	15e6c <close@plt+0x4e1c>
   15e24:	b	15e28 <close@plt+0x4dd8>
   15e28:	ldr	r0, [pc, #4068]	; 16e14 <close@plt+0x5dc4>
   15e2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15e30:	add	r0, r1, r0
   15e34:	movw	r1, #0
   15e38:	cmp	r1, r0
   15e3c:	blt	15f28 <close@plt+0x4ed8>
   15e40:	b	15f40 <close@plt+0x4ef0>
   15e44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15e48:	movw	r1, #0
   15e4c:	cmp	r1, r0
   15e50:	bge	15f40 <close@plt+0x4ef0>
   15e54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15e58:	sub	r0, r0, #1
   15e5c:	movw	r1, #32767	; 0x7fff
   15e60:	cmp	r1, r0
   15e64:	blt	15f28 <close@plt+0x4ed8>
   15e68:	b	15f40 <close@plt+0x4ef0>
   15e6c:	ldr	r0, [pc, #4000]	; 16e14 <close@plt+0x5dc4>
   15e70:	ldr	r1, [fp, #8]
   15e74:	sdiv	r0, r0, r1
   15e78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15e7c:	cmp	r0, r1
   15e80:	blt	15f28 <close@plt+0x4ed8>
   15e84:	b	15f40 <close@plt+0x4ef0>
   15e88:	ldr	r0, [fp, #8]
   15e8c:	cmp	r0, #0
   15e90:	bne	15e98 <close@plt+0x4e48>
   15e94:	b	15f40 <close@plt+0x4ef0>
   15e98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15e9c:	cmp	r0, #0
   15ea0:	bge	15f10 <close@plt+0x4ec0>
   15ea4:	b	15ea8 <close@plt+0x4e58>
   15ea8:	b	15ef4 <close@plt+0x4ea4>
   15eac:	b	15ef4 <close@plt+0x4ea4>
   15eb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15eb4:	cmn	r0, #1
   15eb8:	bne	15ef4 <close@plt+0x4ea4>
   15ebc:	b	15ec0 <close@plt+0x4e70>
   15ec0:	ldr	r0, [pc, #3916]	; 16e14 <close@plt+0x5dc4>
   15ec4:	ldr	r1, [fp, #8]
   15ec8:	add	r0, r1, r0
   15ecc:	movw	r1, #0
   15ed0:	cmp	r1, r0
   15ed4:	blt	15f28 <close@plt+0x4ed8>
   15ed8:	b	15f40 <close@plt+0x4ef0>
   15edc:	ldr	r0, [fp, #8]
   15ee0:	sub	r0, r0, #1
   15ee4:	movw	r1, #32767	; 0x7fff
   15ee8:	cmp	r1, r0
   15eec:	blt	15f28 <close@plt+0x4ed8>
   15ef0:	b	15f40 <close@plt+0x4ef0>
   15ef4:	ldr	r0, [pc, #3864]	; 16e14 <close@plt+0x5dc4>
   15ef8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15efc:	sdiv	r0, r0, r1
   15f00:	ldr	r1, [fp, #8]
   15f04:	cmp	r0, r1
   15f08:	blt	15f28 <close@plt+0x4ed8>
   15f0c:	b	15f40 <close@plt+0x4ef0>
   15f10:	ldr	r0, [fp, #8]
   15f14:	movw	r1, #32767	; 0x7fff
   15f18:	sdiv	r0, r1, r0
   15f1c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15f20:	cmp	r0, r1
   15f24:	bge	15f40 <close@plt+0x4ef0>
   15f28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f2c:	ldr	r1, [fp, #8]
   15f30:	mul	r0, r0, r1
   15f34:	sxth	r0, r0
   15f38:	str	r0, [fp, #-28]	; 0xffffffe4
   15f3c:	b	16d2c <close@plt+0x5cdc>
   15f40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f44:	ldr	r1, [fp, #8]
   15f48:	mul	r0, r0, r1
   15f4c:	sxth	r0, r0
   15f50:	str	r0, [fp, #-28]	; 0xffffffe4
   15f54:	b	16d38 <close@plt+0x5ce8>
   15f58:	ldr	r0, [fp, #8]
   15f5c:	cmp	r0, #0
   15f60:	bge	16070 <close@plt+0x5020>
   15f64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f68:	cmp	r0, #0
   15f6c:	bge	15ff8 <close@plt+0x4fa8>
   15f70:	b	15f74 <close@plt+0x4f24>
   15f74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f78:	ldr	r1, [fp, #8]
   15f7c:	movw	r2, #65535	; 0xffff
   15f80:	sdiv	r1, r2, r1
   15f84:	cmp	r0, r1
   15f88:	blt	1610c <close@plt+0x50bc>
   15f8c:	b	16124 <close@plt+0x50d4>
   15f90:	b	15f94 <close@plt+0x4f44>
   15f94:	ldr	r0, [pc, #2608]	; 169cc <close@plt+0x597c>
   15f98:	ldr	r1, [fp, #8]
   15f9c:	cmp	r1, r0
   15fa0:	blt	15fb8 <close@plt+0x4f68>
   15fa4:	b	15fc4 <close@plt+0x4f74>
   15fa8:	ldr	r0, [fp, #8]
   15fac:	movw	r1, #0
   15fb0:	cmp	r1, r0
   15fb4:	bge	15fc4 <close@plt+0x4f74>
   15fb8:	movw	r0, #0
   15fbc:	str	r0, [fp, #-48]	; 0xffffffd0
   15fc0:	b	15fdc <close@plt+0x4f8c>
   15fc4:	ldr	r0, [fp, #8]
   15fc8:	movw	r1, #0
   15fcc:	sub	r0, r1, r0
   15fd0:	movw	r1, #65535	; 0xffff
   15fd4:	sdiv	r0, r1, r0
   15fd8:	str	r0, [fp, #-48]	; 0xffffffd0
   15fdc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   15fe0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15fe4:	mvn	r2, #0
   15fe8:	sub	r1, r2, r1
   15fec:	cmp	r0, r1
   15ff0:	ble	1610c <close@plt+0x50bc>
   15ff4:	b	16124 <close@plt+0x50d4>
   15ff8:	b	15ffc <close@plt+0x4fac>
   15ffc:	b	16054 <close@plt+0x5004>
   16000:	b	16054 <close@plt+0x5004>
   16004:	ldr	r0, [fp, #8]
   16008:	cmn	r0, #1
   1600c:	bne	16054 <close@plt+0x5004>
   16010:	b	16014 <close@plt+0x4fc4>
   16014:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16018:	add	r0, r0, #0
   1601c:	movw	r1, #0
   16020:	cmp	r1, r0
   16024:	blt	1610c <close@plt+0x50bc>
   16028:	b	16124 <close@plt+0x50d4>
   1602c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16030:	movw	r1, #0
   16034:	cmp	r1, r0
   16038:	bge	16124 <close@plt+0x50d4>
   1603c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16040:	sub	r0, r0, #1
   16044:	mvn	r1, #0
   16048:	cmp	r1, r0
   1604c:	blt	1610c <close@plt+0x50bc>
   16050:	b	16124 <close@plt+0x50d4>
   16054:	ldr	r0, [fp, #8]
   16058:	movw	r1, #0
   1605c:	sdiv	r0, r1, r0
   16060:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16064:	cmp	r0, r1
   16068:	blt	1610c <close@plt+0x50bc>
   1606c:	b	16124 <close@plt+0x50d4>
   16070:	ldr	r0, [fp, #8]
   16074:	cmp	r0, #0
   16078:	bne	16080 <close@plt+0x5030>
   1607c:	b	16124 <close@plt+0x50d4>
   16080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16084:	cmp	r0, #0
   16088:	bge	160f4 <close@plt+0x50a4>
   1608c:	b	16090 <close@plt+0x5040>
   16090:	b	160d8 <close@plt+0x5088>
   16094:	b	160d8 <close@plt+0x5088>
   16098:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1609c:	cmn	r0, #1
   160a0:	bne	160d8 <close@plt+0x5088>
   160a4:	b	160a8 <close@plt+0x5058>
   160a8:	ldr	r0, [fp, #8]
   160ac:	add	r0, r0, #0
   160b0:	movw	r1, #0
   160b4:	cmp	r1, r0
   160b8:	blt	1610c <close@plt+0x50bc>
   160bc:	b	16124 <close@plt+0x50d4>
   160c0:	ldr	r0, [fp, #8]
   160c4:	sub	r0, r0, #1
   160c8:	mvn	r1, #0
   160cc:	cmp	r1, r0
   160d0:	blt	1610c <close@plt+0x50bc>
   160d4:	b	16124 <close@plt+0x50d4>
   160d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   160dc:	movw	r1, #0
   160e0:	sdiv	r0, r1, r0
   160e4:	ldr	r1, [fp, #8]
   160e8:	cmp	r0, r1
   160ec:	blt	1610c <close@plt+0x50bc>
   160f0:	b	16124 <close@plt+0x50d4>
   160f4:	ldr	r0, [fp, #8]
   160f8:	movw	r1, #65535	; 0xffff
   160fc:	sdiv	r0, r1, r0
   16100:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16104:	cmp	r0, r1
   16108:	bge	16124 <close@plt+0x50d4>
   1610c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16110:	ldr	r1, [fp, #8]
   16114:	mul	r0, r0, r1
   16118:	uxth	r0, r0
   1611c:	str	r0, [fp, #-28]	; 0xffffffe4
   16120:	b	16d2c <close@plt+0x5cdc>
   16124:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16128:	ldr	r1, [fp, #8]
   1612c:	mul	r0, r0, r1
   16130:	uxth	r0, r0
   16134:	str	r0, [fp, #-28]	; 0xffffffe4
   16138:	b	16d38 <close@plt+0x5ce8>
   1613c:	b	16140 <close@plt+0x50f0>
   16140:	b	16144 <close@plt+0x50f4>
   16144:	ldr	r0, [fp, #8]
   16148:	cmp	r0, #0
   1614c:	bge	16250 <close@plt+0x5200>
   16150:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16154:	cmp	r0, #0
   16158:	bge	161e4 <close@plt+0x5194>
   1615c:	b	16160 <close@plt+0x5110>
   16160:	ldr	r0, [pc, #1984]	; 16928 <close@plt+0x58d8>
   16164:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16168:	ldr	r2, [fp, #8]
   1616c:	sdiv	r0, r0, r2
   16170:	cmp	r1, r0
   16174:	blt	162e0 <close@plt+0x5290>
   16178:	b	162f4 <close@plt+0x52a4>
   1617c:	b	16180 <close@plt+0x5130>
   16180:	ldr	r0, [pc, #2116]	; 169cc <close@plt+0x597c>
   16184:	ldr	r1, [fp, #8]
   16188:	cmp	r1, r0
   1618c:	blt	161a4 <close@plt+0x5154>
   16190:	b	161b0 <close@plt+0x5160>
   16194:	ldr	r0, [fp, #8]
   16198:	movw	r1, #0
   1619c:	cmp	r1, r0
   161a0:	bge	161b0 <close@plt+0x5160>
   161a4:	movw	r0, #0
   161a8:	str	r0, [fp, #-52]	; 0xffffffcc
   161ac:	b	161c8 <close@plt+0x5178>
   161b0:	ldr	r0, [pc, #1904]	; 16928 <close@plt+0x58d8>
   161b4:	ldr	r1, [fp, #8]
   161b8:	movw	r2, #0
   161bc:	sub	r1, r2, r1
   161c0:	sdiv	r0, r0, r1
   161c4:	str	r0, [fp, #-52]	; 0xffffffcc
   161c8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   161cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   161d0:	mvn	r2, #0
   161d4:	sub	r1, r2, r1
   161d8:	cmp	r0, r1
   161dc:	ble	162e0 <close@plt+0x5290>
   161e0:	b	162f4 <close@plt+0x52a4>
   161e4:	ldr	r0, [fp, #8]
   161e8:	cmn	r0, #1
   161ec:	bne	16234 <close@plt+0x51e4>
   161f0:	b	161f4 <close@plt+0x51a4>
   161f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   161f8:	add	r0, r0, #-2147483648	; 0x80000000
   161fc:	movw	r1, #0
   16200:	cmp	r1, r0
   16204:	blt	162e0 <close@plt+0x5290>
   16208:	b	162f4 <close@plt+0x52a4>
   1620c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16210:	movw	r1, #0
   16214:	cmp	r1, r0
   16218:	bge	162f4 <close@plt+0x52a4>
   1621c:	ldr	r0, [pc, #1796]	; 16928 <close@plt+0x58d8>
   16220:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16224:	sub	r1, r1, #1
   16228:	cmp	r0, r1
   1622c:	blt	162e0 <close@plt+0x5290>
   16230:	b	162f4 <close@plt+0x52a4>
   16234:	ldr	r0, [pc, #4080]	; 1722c <close@plt+0x61dc>
   16238:	ldr	r1, [fp, #8]
   1623c:	sdiv	r0, r0, r1
   16240:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16244:	cmp	r0, r1
   16248:	blt	162e0 <close@plt+0x5290>
   1624c:	b	162f4 <close@plt+0x52a4>
   16250:	ldr	r0, [fp, #8]
   16254:	cmp	r0, #0
   16258:	bne	16260 <close@plt+0x5210>
   1625c:	b	162f4 <close@plt+0x52a4>
   16260:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16264:	cmp	r0, #0
   16268:	bge	162c8 <close@plt+0x5278>
   1626c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16270:	cmn	r0, #1
   16274:	bne	162ac <close@plt+0x525c>
   16278:	b	1627c <close@plt+0x522c>
   1627c:	ldr	r0, [fp, #8]
   16280:	add	r0, r0, #-2147483648	; 0x80000000
   16284:	movw	r1, #0
   16288:	cmp	r1, r0
   1628c:	blt	162e0 <close@plt+0x5290>
   16290:	b	162f4 <close@plt+0x52a4>
   16294:	ldr	r0, [pc, #1676]	; 16928 <close@plt+0x58d8>
   16298:	ldr	r1, [fp, #8]
   1629c:	sub	r1, r1, #1
   162a0:	cmp	r0, r1
   162a4:	blt	162e0 <close@plt+0x5290>
   162a8:	b	162f4 <close@plt+0x52a4>
   162ac:	ldr	r0, [pc, #3960]	; 1722c <close@plt+0x61dc>
   162b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   162b4:	sdiv	r0, r0, r1
   162b8:	ldr	r1, [fp, #8]
   162bc:	cmp	r0, r1
   162c0:	blt	162e0 <close@plt+0x5290>
   162c4:	b	162f4 <close@plt+0x52a4>
   162c8:	ldr	r0, [pc, #1624]	; 16928 <close@plt+0x58d8>
   162cc:	ldr	r1, [fp, #8]
   162d0:	sdiv	r0, r0, r1
   162d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   162d8:	cmp	r0, r1
   162dc:	bge	162f4 <close@plt+0x52a4>
   162e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   162e4:	ldr	r1, [fp, #8]
   162e8:	mul	r0, r0, r1
   162ec:	str	r0, [fp, #-28]	; 0xffffffe4
   162f0:	b	16d2c <close@plt+0x5cdc>
   162f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   162f8:	ldr	r1, [fp, #8]
   162fc:	mul	r0, r0, r1
   16300:	str	r0, [fp, #-28]	; 0xffffffe4
   16304:	b	16d38 <close@plt+0x5ce8>
   16308:	ldr	r0, [fp, #8]
   1630c:	cmp	r0, #0
   16310:	bge	16420 <close@plt+0x53d0>
   16314:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16318:	cmp	r0, #0
   1631c:	bge	163a8 <close@plt+0x5358>
   16320:	b	16340 <close@plt+0x52f0>
   16324:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16328:	ldr	r1, [fp, #8]
   1632c:	mvn	r2, #0
   16330:	udiv	r1, r2, r1
   16334:	cmp	r0, r1
   16338:	bcc	164bc <close@plt+0x546c>
   1633c:	b	164d0 <close@plt+0x5480>
   16340:	b	16344 <close@plt+0x52f4>
   16344:	ldr	r0, [pc, #1664]	; 169cc <close@plt+0x597c>
   16348:	ldr	r1, [fp, #8]
   1634c:	cmp	r1, r0
   16350:	blt	16368 <close@plt+0x5318>
   16354:	b	16374 <close@plt+0x5324>
   16358:	ldr	r0, [fp, #8]
   1635c:	movw	r1, #0
   16360:	cmp	r1, r0
   16364:	bge	16374 <close@plt+0x5324>
   16368:	movw	r0, #1
   1636c:	str	r0, [fp, #-56]	; 0xffffffc8
   16370:	b	1638c <close@plt+0x533c>
   16374:	ldr	r0, [fp, #8]
   16378:	movw	r1, #0
   1637c:	sub	r0, r1, r0
   16380:	mvn	r1, #0
   16384:	udiv	r0, r1, r0
   16388:	str	r0, [fp, #-56]	; 0xffffffc8
   1638c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   16390:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16394:	mvn	r2, #0
   16398:	sub	r1, r2, r1
   1639c:	cmp	r0, r1
   163a0:	bls	164bc <close@plt+0x546c>
   163a4:	b	164d0 <close@plt+0x5480>
   163a8:	b	163ac <close@plt+0x535c>
   163ac:	b	16404 <close@plt+0x53b4>
   163b0:	b	16404 <close@plt+0x53b4>
   163b4:	ldr	r0, [fp, #8]
   163b8:	cmn	r0, #1
   163bc:	bne	16404 <close@plt+0x53b4>
   163c0:	b	163c4 <close@plt+0x5374>
   163c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   163c8:	add	r0, r0, #0
   163cc:	movw	r1, #0
   163d0:	cmp	r1, r0
   163d4:	blt	164bc <close@plt+0x546c>
   163d8:	b	164d0 <close@plt+0x5480>
   163dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   163e0:	movw	r1, #0
   163e4:	cmp	r1, r0
   163e8:	bge	164d0 <close@plt+0x5480>
   163ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   163f0:	sub	r0, r0, #1
   163f4:	mvn	r1, #0
   163f8:	cmp	r1, r0
   163fc:	blt	164bc <close@plt+0x546c>
   16400:	b	164d0 <close@plt+0x5480>
   16404:	ldr	r0, [fp, #8]
   16408:	movw	r1, #0
   1640c:	sdiv	r0, r1, r0
   16410:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16414:	cmp	r0, r1
   16418:	blt	164bc <close@plt+0x546c>
   1641c:	b	164d0 <close@plt+0x5480>
   16420:	ldr	r0, [fp, #8]
   16424:	cmp	r0, #0
   16428:	bne	16430 <close@plt+0x53e0>
   1642c:	b	164d0 <close@plt+0x5480>
   16430:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16434:	cmp	r0, #0
   16438:	bge	164a4 <close@plt+0x5454>
   1643c:	b	16440 <close@plt+0x53f0>
   16440:	b	16488 <close@plt+0x5438>
   16444:	b	16488 <close@plt+0x5438>
   16448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1644c:	cmn	r0, #1
   16450:	bne	16488 <close@plt+0x5438>
   16454:	b	16458 <close@plt+0x5408>
   16458:	ldr	r0, [fp, #8]
   1645c:	add	r0, r0, #0
   16460:	movw	r1, #0
   16464:	cmp	r1, r0
   16468:	blt	164bc <close@plt+0x546c>
   1646c:	b	164d0 <close@plt+0x5480>
   16470:	ldr	r0, [fp, #8]
   16474:	sub	r0, r0, #1
   16478:	mvn	r1, #0
   1647c:	cmp	r1, r0
   16480:	blt	164bc <close@plt+0x546c>
   16484:	b	164d0 <close@plt+0x5480>
   16488:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1648c:	movw	r1, #0
   16490:	sdiv	r0, r1, r0
   16494:	ldr	r1, [fp, #8]
   16498:	cmp	r0, r1
   1649c:	blt	164bc <close@plt+0x546c>
   164a0:	b	164d0 <close@plt+0x5480>
   164a4:	ldr	r0, [fp, #8]
   164a8:	mvn	r1, #0
   164ac:	udiv	r0, r1, r0
   164b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   164b4:	cmp	r0, r1
   164b8:	bcs	164d0 <close@plt+0x5480>
   164bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   164c0:	ldr	r1, [fp, #8]
   164c4:	mul	r0, r0, r1
   164c8:	str	r0, [fp, #-28]	; 0xffffffe4
   164cc:	b	16d2c <close@plt+0x5cdc>
   164d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   164d4:	ldr	r1, [fp, #8]
   164d8:	mul	r0, r0, r1
   164dc:	str	r0, [fp, #-28]	; 0xffffffe4
   164e0:	b	16d38 <close@plt+0x5ce8>
   164e4:	b	164e8 <close@plt+0x5498>
   164e8:	b	164ec <close@plt+0x549c>
   164ec:	ldr	r0, [fp, #8]
   164f0:	cmp	r0, #0
   164f4:	bge	165f8 <close@plt+0x55a8>
   164f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   164fc:	cmp	r0, #0
   16500:	bge	1658c <close@plt+0x553c>
   16504:	b	16508 <close@plt+0x54b8>
   16508:	ldr	r0, [pc, #1048]	; 16928 <close@plt+0x58d8>
   1650c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16510:	ldr	r2, [fp, #8]
   16514:	sdiv	r0, r0, r2
   16518:	cmp	r1, r0
   1651c:	blt	16688 <close@plt+0x5638>
   16520:	b	1669c <close@plt+0x564c>
   16524:	b	16528 <close@plt+0x54d8>
   16528:	ldr	r0, [pc, #1180]	; 169cc <close@plt+0x597c>
   1652c:	ldr	r1, [fp, #8]
   16530:	cmp	r1, r0
   16534:	blt	1654c <close@plt+0x54fc>
   16538:	b	16558 <close@plt+0x5508>
   1653c:	ldr	r0, [fp, #8]
   16540:	movw	r1, #0
   16544:	cmp	r1, r0
   16548:	bge	16558 <close@plt+0x5508>
   1654c:	movw	r0, #0
   16550:	str	r0, [fp, #-60]	; 0xffffffc4
   16554:	b	16570 <close@plt+0x5520>
   16558:	ldr	r0, [pc, #968]	; 16928 <close@plt+0x58d8>
   1655c:	ldr	r1, [fp, #8]
   16560:	movw	r2, #0
   16564:	sub	r1, r2, r1
   16568:	sdiv	r0, r0, r1
   1656c:	str	r0, [fp, #-60]	; 0xffffffc4
   16570:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16574:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16578:	mvn	r2, #0
   1657c:	sub	r1, r2, r1
   16580:	cmp	r0, r1
   16584:	ble	16688 <close@plt+0x5638>
   16588:	b	1669c <close@plt+0x564c>
   1658c:	ldr	r0, [fp, #8]
   16590:	cmn	r0, #1
   16594:	bne	165dc <close@plt+0x558c>
   16598:	b	1659c <close@plt+0x554c>
   1659c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   165a0:	add	r0, r0, #-2147483648	; 0x80000000
   165a4:	movw	r1, #0
   165a8:	cmp	r1, r0
   165ac:	blt	16688 <close@plt+0x5638>
   165b0:	b	1669c <close@plt+0x564c>
   165b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   165b8:	movw	r1, #0
   165bc:	cmp	r1, r0
   165c0:	bge	1669c <close@plt+0x564c>
   165c4:	ldr	r0, [pc, #860]	; 16928 <close@plt+0x58d8>
   165c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   165cc:	sub	r1, r1, #1
   165d0:	cmp	r0, r1
   165d4:	blt	16688 <close@plt+0x5638>
   165d8:	b	1669c <close@plt+0x564c>
   165dc:	ldr	r0, [pc, #3144]	; 1722c <close@plt+0x61dc>
   165e0:	ldr	r1, [fp, #8]
   165e4:	sdiv	r0, r0, r1
   165e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   165ec:	cmp	r0, r1
   165f0:	blt	16688 <close@plt+0x5638>
   165f4:	b	1669c <close@plt+0x564c>
   165f8:	ldr	r0, [fp, #8]
   165fc:	cmp	r0, #0
   16600:	bne	16608 <close@plt+0x55b8>
   16604:	b	1669c <close@plt+0x564c>
   16608:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1660c:	cmp	r0, #0
   16610:	bge	16670 <close@plt+0x5620>
   16614:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16618:	cmn	r0, #1
   1661c:	bne	16654 <close@plt+0x5604>
   16620:	b	16624 <close@plt+0x55d4>
   16624:	ldr	r0, [fp, #8]
   16628:	add	r0, r0, #-2147483648	; 0x80000000
   1662c:	movw	r1, #0
   16630:	cmp	r1, r0
   16634:	blt	16688 <close@plt+0x5638>
   16638:	b	1669c <close@plt+0x564c>
   1663c:	ldr	r0, [pc, #740]	; 16928 <close@plt+0x58d8>
   16640:	ldr	r1, [fp, #8]
   16644:	sub	r1, r1, #1
   16648:	cmp	r0, r1
   1664c:	blt	16688 <close@plt+0x5638>
   16650:	b	1669c <close@plt+0x564c>
   16654:	ldr	r0, [pc, #3024]	; 1722c <close@plt+0x61dc>
   16658:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1665c:	sdiv	r0, r0, r1
   16660:	ldr	r1, [fp, #8]
   16664:	cmp	r0, r1
   16668:	blt	16688 <close@plt+0x5638>
   1666c:	b	1669c <close@plt+0x564c>
   16670:	ldr	r0, [pc, #688]	; 16928 <close@plt+0x58d8>
   16674:	ldr	r1, [fp, #8]
   16678:	sdiv	r0, r0, r1
   1667c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16680:	cmp	r0, r1
   16684:	bge	1669c <close@plt+0x564c>
   16688:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1668c:	ldr	r1, [fp, #8]
   16690:	mul	r0, r0, r1
   16694:	str	r0, [fp, #-28]	; 0xffffffe4
   16698:	b	16d2c <close@plt+0x5cdc>
   1669c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166a0:	ldr	r1, [fp, #8]
   166a4:	mul	r0, r0, r1
   166a8:	str	r0, [fp, #-28]	; 0xffffffe4
   166ac:	b	16d38 <close@plt+0x5ce8>
   166b0:	ldr	r0, [fp, #8]
   166b4:	cmp	r0, #0
   166b8:	bge	167c8 <close@plt+0x5778>
   166bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166c0:	cmp	r0, #0
   166c4:	bge	16750 <close@plt+0x5700>
   166c8:	b	166e8 <close@plt+0x5698>
   166cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166d0:	ldr	r1, [fp, #8]
   166d4:	mvn	r2, #0
   166d8:	udiv	r1, r2, r1
   166dc:	cmp	r0, r1
   166e0:	bcc	16864 <close@plt+0x5814>
   166e4:	b	16878 <close@plt+0x5828>
   166e8:	b	166ec <close@plt+0x569c>
   166ec:	ldr	r0, [pc, #728]	; 169cc <close@plt+0x597c>
   166f0:	ldr	r1, [fp, #8]
   166f4:	cmp	r1, r0
   166f8:	blt	16710 <close@plt+0x56c0>
   166fc:	b	1671c <close@plt+0x56cc>
   16700:	ldr	r0, [fp, #8]
   16704:	movw	r1, #0
   16708:	cmp	r1, r0
   1670c:	bge	1671c <close@plt+0x56cc>
   16710:	movw	r0, #1
   16714:	str	r0, [fp, #-64]	; 0xffffffc0
   16718:	b	16734 <close@plt+0x56e4>
   1671c:	ldr	r0, [fp, #8]
   16720:	movw	r1, #0
   16724:	sub	r0, r1, r0
   16728:	mvn	r1, #0
   1672c:	udiv	r0, r1, r0
   16730:	str	r0, [fp, #-64]	; 0xffffffc0
   16734:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16738:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1673c:	mvn	r2, #0
   16740:	sub	r1, r2, r1
   16744:	cmp	r0, r1
   16748:	bls	16864 <close@plt+0x5814>
   1674c:	b	16878 <close@plt+0x5828>
   16750:	b	16754 <close@plt+0x5704>
   16754:	b	167ac <close@plt+0x575c>
   16758:	b	167ac <close@plt+0x575c>
   1675c:	ldr	r0, [fp, #8]
   16760:	cmn	r0, #1
   16764:	bne	167ac <close@plt+0x575c>
   16768:	b	1676c <close@plt+0x571c>
   1676c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16770:	add	r0, r0, #0
   16774:	movw	r1, #0
   16778:	cmp	r1, r0
   1677c:	blt	16864 <close@plt+0x5814>
   16780:	b	16878 <close@plt+0x5828>
   16784:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16788:	movw	r1, #0
   1678c:	cmp	r1, r0
   16790:	bge	16878 <close@plt+0x5828>
   16794:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16798:	sub	r0, r0, #1
   1679c:	mvn	r1, #0
   167a0:	cmp	r1, r0
   167a4:	blt	16864 <close@plt+0x5814>
   167a8:	b	16878 <close@plt+0x5828>
   167ac:	ldr	r0, [fp, #8]
   167b0:	movw	r1, #0
   167b4:	sdiv	r0, r1, r0
   167b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   167bc:	cmp	r0, r1
   167c0:	blt	16864 <close@plt+0x5814>
   167c4:	b	16878 <close@plt+0x5828>
   167c8:	ldr	r0, [fp, #8]
   167cc:	cmp	r0, #0
   167d0:	bne	167d8 <close@plt+0x5788>
   167d4:	b	16878 <close@plt+0x5828>
   167d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167dc:	cmp	r0, #0
   167e0:	bge	1684c <close@plt+0x57fc>
   167e4:	b	167e8 <close@plt+0x5798>
   167e8:	b	16830 <close@plt+0x57e0>
   167ec:	b	16830 <close@plt+0x57e0>
   167f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167f4:	cmn	r0, #1
   167f8:	bne	16830 <close@plt+0x57e0>
   167fc:	b	16800 <close@plt+0x57b0>
   16800:	ldr	r0, [fp, #8]
   16804:	add	r0, r0, #0
   16808:	movw	r1, #0
   1680c:	cmp	r1, r0
   16810:	blt	16864 <close@plt+0x5814>
   16814:	b	16878 <close@plt+0x5828>
   16818:	ldr	r0, [fp, #8]
   1681c:	sub	r0, r0, #1
   16820:	mvn	r1, #0
   16824:	cmp	r1, r0
   16828:	blt	16864 <close@plt+0x5814>
   1682c:	b	16878 <close@plt+0x5828>
   16830:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16834:	movw	r1, #0
   16838:	sdiv	r0, r1, r0
   1683c:	ldr	r1, [fp, #8]
   16840:	cmp	r0, r1
   16844:	blt	16864 <close@plt+0x5814>
   16848:	b	16878 <close@plt+0x5828>
   1684c:	ldr	r0, [fp, #8]
   16850:	mvn	r1, #0
   16854:	udiv	r0, r1, r0
   16858:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1685c:	cmp	r0, r1
   16860:	bcs	16878 <close@plt+0x5828>
   16864:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16868:	ldr	r1, [fp, #8]
   1686c:	mul	r0, r0, r1
   16870:	str	r0, [fp, #-28]	; 0xffffffe4
   16874:	b	16d2c <close@plt+0x5cdc>
   16878:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1687c:	ldr	r1, [fp, #8]
   16880:	mul	r0, r0, r1
   16884:	str	r0, [fp, #-28]	; 0xffffffe4
   16888:	b	16d38 <close@plt+0x5ce8>
   1688c:	b	16890 <close@plt+0x5840>
   16890:	ldr	r0, [fp, #8]
   16894:	cmp	r0, #0
   16898:	bge	16a08 <close@plt+0x59b8>
   1689c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168a0:	cmp	r0, #0
   168a4:	bge	16980 <close@plt+0x5930>
   168a8:	b	168ac <close@plt+0x585c>
   168ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168b0:	ldr	r1, [fp, #8]
   168b4:	asr	r3, r1, #31
   168b8:	mvn	r2, #0
   168bc:	mvn	ip, #-2147483648	; 0x80000000
   168c0:	str	r0, [fp, #-68]	; 0xffffffbc
   168c4:	mov	r0, r2
   168c8:	str	r1, [fp, #-72]	; 0xffffffb8
   168cc:	mov	r1, ip
   168d0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   168d4:	bl	1a948 <close@plt+0x98f8>
   168d8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   168dc:	subs	r0, r2, r0
   168e0:	rscs	r1, r1, r2, asr #31
   168e4:	blt	16ad0 <close@plt+0x5a80>
   168e8:	b	16ae4 <close@plt+0x5a94>
   168ec:	b	168f0 <close@plt+0x58a0>
   168f0:	ldr	r0, [pc, #212]	; 169cc <close@plt+0x597c>
   168f4:	ldr	r1, [fp, #8]
   168f8:	cmp	r1, r0
   168fc:	blt	16914 <close@plt+0x58c4>
   16900:	b	1692c <close@plt+0x58dc>
   16904:	ldr	r0, [fp, #8]
   16908:	movw	r1, #0
   1690c:	cmp	r1, r0
   16910:	bge	1692c <close@plt+0x58dc>
   16914:	mov	r0, #0
   16918:	mvn	r1, #0
   1691c:	str	r1, [fp, #-76]	; 0xffffffb4
   16920:	str	r0, [fp, #-80]	; 0xffffffb0
   16924:	b	16960 <close@plt+0x5910>
   16928:	svcvc	0x00ffffff
   1692c:	ldr	r0, [fp, #8]
   16930:	rsb	r0, r0, #0
   16934:	asr	r3, r0, #31
   16938:	mvn	r1, #0
   1693c:	mvn	r2, #-2147483648	; 0x80000000
   16940:	str	r0, [fp, #-84]	; 0xffffffac
   16944:	mov	r0, r1
   16948:	mov	r1, r2
   1694c:	ldr	r2, [fp, #-84]	; 0xffffffac
   16950:	bl	1a948 <close@plt+0x98f8>
   16954:	str	r0, [fp, #-76]	; 0xffffffb4
   16958:	str	r1, [fp, #-80]	; 0xffffffb0
   1695c:	b	16960 <close@plt+0x5910>
   16960:	ldr	r0, [fp, #-80]	; 0xffffffb0
   16964:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16968:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1696c:	mvn	r2, r2
   16970:	subs	r1, r2, r1
   16974:	rscs	r0, r0, r2, asr #31
   16978:	bge	16ad0 <close@plt+0x5a80>
   1697c:	b	16ae4 <close@plt+0x5a94>
   16980:	ldr	r0, [fp, #8]
   16984:	cmn	r0, #1
   16988:	bne	169d0 <close@plt+0x5980>
   1698c:	b	16990 <close@plt+0x5940>
   16990:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16994:	mov	r1, #-2147483648	; 0x80000000
   16998:	add	r1, r1, r0, asr #31
   1699c:	rsbs	r0, r0, #0
   169a0:	rscs	r1, r1, #0
   169a4:	blt	16ad0 <close@plt+0x5a80>
   169a8:	b	16ae4 <close@plt+0x5a94>
   169ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   169b0:	movw	r1, #0
   169b4:	cmp	r1, r0
   169b8:	bge	16ae4 <close@plt+0x5a94>
   169bc:	mov	r0, #0
   169c0:	cmp	r0, #0
   169c4:	bne	16ad0 <close@plt+0x5a80>
   169c8:	b	16ae4 <close@plt+0x5a94>
   169cc:	andhi	r0, r0, r1
   169d0:	ldr	r0, [fp, #8]
   169d4:	asr	r3, r0, #31
   169d8:	mov	r1, #0
   169dc:	mov	r2, #-2147483648	; 0x80000000
   169e0:	str	r0, [fp, #-88]	; 0xffffffa8
   169e4:	mov	r0, r1
   169e8:	mov	r1, r2
   169ec:	ldr	r2, [fp, #-88]	; 0xffffffa8
   169f0:	bl	1a948 <close@plt+0x98f8>
   169f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   169f8:	subs	r0, r0, r2
   169fc:	sbcs	r1, r1, r2, asr #31
   16a00:	blt	16ad0 <close@plt+0x5a80>
   16a04:	b	16ae4 <close@plt+0x5a94>
   16a08:	ldr	r0, [fp, #8]
   16a0c:	cmp	r0, #0
   16a10:	bne	16a18 <close@plt+0x59c8>
   16a14:	b	16ae4 <close@plt+0x5a94>
   16a18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a1c:	cmp	r0, #0
   16a20:	bge	16a98 <close@plt+0x5a48>
   16a24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a28:	cmn	r0, #1
   16a2c:	bne	16a60 <close@plt+0x5a10>
   16a30:	b	16a34 <close@plt+0x59e4>
   16a34:	ldr	r0, [fp, #8]
   16a38:	mov	r1, #-2147483648	; 0x80000000
   16a3c:	add	r1, r1, r0, asr #31
   16a40:	rsbs	r0, r0, #0
   16a44:	rscs	r1, r1, #0
   16a48:	blt	16ad0 <close@plt+0x5a80>
   16a4c:	b	16ae4 <close@plt+0x5a94>
   16a50:	mov	r0, #0
   16a54:	cmp	r0, #0
   16a58:	bne	16ad0 <close@plt+0x5a80>
   16a5c:	b	16ae4 <close@plt+0x5a94>
   16a60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a64:	asr	r3, r0, #31
   16a68:	mov	r1, #0
   16a6c:	mov	r2, #-2147483648	; 0x80000000
   16a70:	str	r0, [fp, #-92]	; 0xffffffa4
   16a74:	mov	r0, r1
   16a78:	mov	r1, r2
   16a7c:	ldr	r2, [fp, #-92]	; 0xffffffa4
   16a80:	bl	1a948 <close@plt+0x98f8>
   16a84:	ldr	r2, [fp, #8]
   16a88:	subs	r0, r0, r2
   16a8c:	sbcs	r1, r1, r2, asr #31
   16a90:	blt	16ad0 <close@plt+0x5a80>
   16a94:	b	16ae4 <close@plt+0x5a94>
   16a98:	ldr	r0, [fp, #8]
   16a9c:	asr	r3, r0, #31
   16aa0:	mvn	r1, #0
   16aa4:	mvn	r2, #-2147483648	; 0x80000000
   16aa8:	str	r0, [fp, #-96]	; 0xffffffa0
   16aac:	mov	r0, r1
   16ab0:	mov	r1, r2
   16ab4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   16ab8:	bl	1a948 <close@plt+0x98f8>
   16abc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16ac0:	subs	r0, r0, r2
   16ac4:	sbcs	r1, r1, r2, asr #31
   16ac8:	bge	16ae4 <close@plt+0x5a94>
   16acc:	b	16ad0 <close@plt+0x5a80>
   16ad0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ad4:	ldr	r1, [fp, #8]
   16ad8:	mul	r0, r0, r1
   16adc:	str	r0, [fp, #-28]	; 0xffffffe4
   16ae0:	b	16d2c <close@plt+0x5cdc>
   16ae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ae8:	ldr	r1, [fp, #8]
   16aec:	mul	r0, r0, r1
   16af0:	str	r0, [fp, #-28]	; 0xffffffe4
   16af4:	b	16d38 <close@plt+0x5ce8>
   16af8:	ldr	r0, [fp, #8]
   16afc:	cmp	r0, #0
   16b00:	bge	16c50 <close@plt+0x5c00>
   16b04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b08:	cmp	r0, #0
   16b0c:	bge	16bd8 <close@plt+0x5b88>
   16b10:	b	16b50 <close@plt+0x5b00>
   16b14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b18:	ldr	r1, [fp, #8]
   16b1c:	asr	r3, r1, #31
   16b20:	mvn	r2, #0
   16b24:	str	r0, [fp, #-100]	; 0xffffff9c
   16b28:	mov	r0, r2
   16b2c:	str	r1, [fp, #-104]	; 0xffffff98
   16b30:	mov	r1, r2
   16b34:	ldr	r2, [fp, #-104]	; 0xffffff98
   16b38:	bl	1aa1c <close@plt+0x99cc>
   16b3c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   16b40:	subs	r0, r2, r0
   16b44:	rscs	r1, r1, r2, asr #31
   16b48:	bcc	16d04 <close@plt+0x5cb4>
   16b4c:	b	16d18 <close@plt+0x5cc8>
   16b50:	b	16b54 <close@plt+0x5b04>
   16b54:	ldr	r0, [pc, #-400]	; 169cc <close@plt+0x597c>
   16b58:	ldr	r1, [fp, #8]
   16b5c:	cmp	r1, r0
   16b60:	blt	16b78 <close@plt+0x5b28>
   16b64:	b	16b8c <close@plt+0x5b3c>
   16b68:	ldr	r0, [fp, #8]
   16b6c:	movw	r1, #0
   16b70:	cmp	r1, r0
   16b74:	bge	16b8c <close@plt+0x5b3c>
   16b78:	mov	r0, #1
   16b7c:	mvn	r1, #0
   16b80:	str	r1, [sp, #108]	; 0x6c
   16b84:	str	r0, [sp, #104]	; 0x68
   16b88:	b	16bb8 <close@plt+0x5b68>
   16b8c:	ldr	r0, [fp, #8]
   16b90:	rsb	r0, r0, #0
   16b94:	asr	r3, r0, #31
   16b98:	mvn	r1, #0
   16b9c:	str	r0, [sp, #100]	; 0x64
   16ba0:	mov	r0, r1
   16ba4:	ldr	r2, [sp, #100]	; 0x64
   16ba8:	bl	1aa1c <close@plt+0x99cc>
   16bac:	str	r0, [sp, #108]	; 0x6c
   16bb0:	str	r1, [sp, #104]	; 0x68
   16bb4:	b	16bb8 <close@plt+0x5b68>
   16bb8:	ldr	r0, [sp, #104]	; 0x68
   16bbc:	ldr	r1, [sp, #108]	; 0x6c
   16bc0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16bc4:	mvn	r2, r2
   16bc8:	subs	r1, r2, r1
   16bcc:	rscs	r0, r0, r2, asr #31
   16bd0:	bcs	16d04 <close@plt+0x5cb4>
   16bd4:	b	16d18 <close@plt+0x5cc8>
   16bd8:	b	16bdc <close@plt+0x5b8c>
   16bdc:	b	16c34 <close@plt+0x5be4>
   16be0:	b	16c34 <close@plt+0x5be4>
   16be4:	ldr	r0, [fp, #8]
   16be8:	cmn	r0, #1
   16bec:	bne	16c34 <close@plt+0x5be4>
   16bf0:	b	16bf4 <close@plt+0x5ba4>
   16bf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bf8:	add	r0, r0, #0
   16bfc:	movw	r1, #0
   16c00:	cmp	r1, r0
   16c04:	blt	16d04 <close@plt+0x5cb4>
   16c08:	b	16d18 <close@plt+0x5cc8>
   16c0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c10:	movw	r1, #0
   16c14:	cmp	r1, r0
   16c18:	bge	16d18 <close@plt+0x5cc8>
   16c1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c20:	sub	r0, r0, #1
   16c24:	mvn	r1, #0
   16c28:	cmp	r1, r0
   16c2c:	blt	16d04 <close@plt+0x5cb4>
   16c30:	b	16d18 <close@plt+0x5cc8>
   16c34:	ldr	r0, [fp, #8]
   16c38:	movw	r1, #0
   16c3c:	sdiv	r0, r1, r0
   16c40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16c44:	cmp	r0, r1
   16c48:	blt	16d04 <close@plt+0x5cb4>
   16c4c:	b	16d18 <close@plt+0x5cc8>
   16c50:	ldr	r0, [fp, #8]
   16c54:	cmp	r0, #0
   16c58:	bne	16c60 <close@plt+0x5c10>
   16c5c:	b	16d18 <close@plt+0x5cc8>
   16c60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c64:	cmp	r0, #0
   16c68:	bge	16cd4 <close@plt+0x5c84>
   16c6c:	b	16c70 <close@plt+0x5c20>
   16c70:	b	16cb8 <close@plt+0x5c68>
   16c74:	b	16cb8 <close@plt+0x5c68>
   16c78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c7c:	cmn	r0, #1
   16c80:	bne	16cb8 <close@plt+0x5c68>
   16c84:	b	16c88 <close@plt+0x5c38>
   16c88:	ldr	r0, [fp, #8]
   16c8c:	add	r0, r0, #0
   16c90:	movw	r1, #0
   16c94:	cmp	r1, r0
   16c98:	blt	16d04 <close@plt+0x5cb4>
   16c9c:	b	16d18 <close@plt+0x5cc8>
   16ca0:	ldr	r0, [fp, #8]
   16ca4:	sub	r0, r0, #1
   16ca8:	mvn	r1, #0
   16cac:	cmp	r1, r0
   16cb0:	blt	16d04 <close@plt+0x5cb4>
   16cb4:	b	16d18 <close@plt+0x5cc8>
   16cb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16cbc:	movw	r1, #0
   16cc0:	sdiv	r0, r1, r0
   16cc4:	ldr	r1, [fp, #8]
   16cc8:	cmp	r0, r1
   16ccc:	blt	16d04 <close@plt+0x5cb4>
   16cd0:	b	16d18 <close@plt+0x5cc8>
   16cd4:	ldr	r0, [fp, #8]
   16cd8:	asr	r3, r0, #31
   16cdc:	mvn	r1, #0
   16ce0:	str	r0, [sp, #96]	; 0x60
   16ce4:	mov	r0, r1
   16ce8:	ldr	r2, [sp, #96]	; 0x60
   16cec:	bl	1aa1c <close@plt+0x99cc>
   16cf0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16cf4:	subs	r0, r0, r2
   16cf8:	sbcs	r1, r1, r2, asr #31
   16cfc:	bcs	16d18 <close@plt+0x5cc8>
   16d00:	b	16d04 <close@plt+0x5cb4>
   16d04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d08:	ldr	r1, [fp, #8]
   16d0c:	mul	r0, r0, r1
   16d10:	str	r0, [fp, #-28]	; 0xffffffe4
   16d14:	b	16d2c <close@plt+0x5cdc>
   16d18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d1c:	ldr	r1, [fp, #8]
   16d20:	mul	r0, r0, r1
   16d24:	str	r0, [fp, #-28]	; 0xffffffe4
   16d28:	b	16d38 <close@plt+0x5ce8>
   16d2c:	ldr	r0, [pc, #-1036]	; 16928 <close@plt+0x58d8>
   16d30:	str	r0, [sp, #92]	; 0x5c
   16d34:	b	16d58 <close@plt+0x5d08>
   16d38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   16d3c:	cmp	r0, #64	; 0x40
   16d40:	movw	r0, #0
   16d44:	movlt	r0, #1
   16d48:	tst	r0, #1
   16d4c:	movw	r0, #64	; 0x40
   16d50:	moveq	r0, #0
   16d54:	str	r0, [sp, #92]	; 0x5c
   16d58:	ldr	r0, [sp, #92]	; 0x5c
   16d5c:	str	r0, [fp, #-32]	; 0xffffffe0
   16d60:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16d64:	cmp	r0, #0
   16d68:	beq	16d98 <close@plt+0x5d48>
   16d6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16d70:	ldr	r1, [fp, #8]
   16d74:	sdiv	r0, r0, r1
   16d78:	str	r0, [fp, #-24]	; 0xffffffe8
   16d7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16d80:	mov	r1, r0
   16d84:	ldr	r2, [fp, #8]
   16d88:	sdiv	r3, r0, r2
   16d8c:	mls	r0, r3, r2, r0
   16d90:	sub	r0, r1, r0
   16d94:	str	r0, [fp, #-28]	; 0xffffffe4
   16d98:	ldr	r0, [fp, #-4]
   16d9c:	movw	r1, #0
   16da0:	cmp	r0, r1
   16da4:	bne	16db4 <close@plt+0x5d64>
   16da8:	ldr	r0, [fp, #-8]
   16dac:	movw	r1, #0
   16db0:	str	r1, [r0]
   16db4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16db8:	ldr	r1, [fp, #-20]	; 0xffffffec
   16dbc:	sub	r0, r0, r1
   16dc0:	ldr	r1, [fp, #-12]
   16dc4:	cmp	r0, r1
   16dc8:	bge	181b4 <close@plt+0x7164>
   16dcc:	ldr	r0, [fp, #-20]	; 0xffffffec
   16dd0:	ldr	r1, [fp, #-12]
   16dd4:	add	r1, r0, r1
   16dd8:	mov	r2, #1
   16ddc:	cmp	r1, r0
   16de0:	movwvc	r2, #0
   16de4:	str	r1, [fp, #-24]	; 0xffffffe8
   16de8:	tst	r2, #1
   16dec:	bne	181b0 <close@plt+0x7160>
   16df0:	ldr	r0, [fp, #-16]
   16df4:	movw	r1, #0
   16df8:	cmp	r1, r0
   16dfc:	bgt	16e10 <close@plt+0x5dc0>
   16e00:	ldr	r0, [fp, #-16]
   16e04:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16e08:	cmp	r0, r1
   16e0c:	blt	181b0 <close@plt+0x7160>
   16e10:	b	171ec <close@plt+0x619c>
   16e14:			; <UNDEFINED> instruction: 0xffff8000
   16e18:	b	16e1c <close@plt+0x5dcc>
   16e1c:	ldr	r0, [fp, #8]
   16e20:	cmp	r0, #0
   16e24:	bge	16f38 <close@plt+0x5ee8>
   16e28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e2c:	cmp	r0, #0
   16e30:	bge	16ebc <close@plt+0x5e6c>
   16e34:	b	16e38 <close@plt+0x5de8>
   16e38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e3c:	ldr	r1, [fp, #8]
   16e40:	movw	r2, #127	; 0x7f
   16e44:	sdiv	r1, r2, r1
   16e48:	cmp	r0, r1
   16e4c:	blt	16fd8 <close@plt+0x5f88>
   16e50:	b	16ff0 <close@plt+0x5fa0>
   16e54:	b	16e58 <close@plt+0x5e08>
   16e58:	ldr	r0, [pc, #-1172]	; 169cc <close@plt+0x597c>
   16e5c:	ldr	r1, [fp, #8]
   16e60:	cmp	r1, r0
   16e64:	blt	16e7c <close@plt+0x5e2c>
   16e68:	b	16e88 <close@plt+0x5e38>
   16e6c:	ldr	r0, [fp, #8]
   16e70:	movw	r1, #0
   16e74:	cmp	r1, r0
   16e78:	bge	16e88 <close@plt+0x5e38>
   16e7c:	movw	r0, #0
   16e80:	str	r0, [sp, #88]	; 0x58
   16e84:	b	16ea0 <close@plt+0x5e50>
   16e88:	ldr	r0, [fp, #8]
   16e8c:	movw	r1, #0
   16e90:	sub	r0, r1, r0
   16e94:	movw	r1, #127	; 0x7f
   16e98:	sdiv	r0, r1, r0
   16e9c:	str	r0, [sp, #88]	; 0x58
   16ea0:	ldr	r0, [sp, #88]	; 0x58
   16ea4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ea8:	mvn	r2, #0
   16eac:	sub	r1, r2, r1
   16eb0:	cmp	r0, r1
   16eb4:	ble	16fd8 <close@plt+0x5f88>
   16eb8:	b	16ff0 <close@plt+0x5fa0>
   16ebc:	b	16ec0 <close@plt+0x5e70>
   16ec0:	b	16f1c <close@plt+0x5ecc>
   16ec4:	b	16f1c <close@plt+0x5ecc>
   16ec8:	ldr	r0, [fp, #8]
   16ecc:	cmn	r0, #1
   16ed0:	bne	16f1c <close@plt+0x5ecc>
   16ed4:	b	16ed8 <close@plt+0x5e88>
   16ed8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16edc:	mvn	r1, #127	; 0x7f
   16ee0:	add	r0, r0, r1
   16ee4:	movw	r1, #0
   16ee8:	cmp	r1, r0
   16eec:	blt	16fd8 <close@plt+0x5f88>
   16ef0:	b	16ff0 <close@plt+0x5fa0>
   16ef4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ef8:	movw	r1, #0
   16efc:	cmp	r1, r0
   16f00:	bge	16ff0 <close@plt+0x5fa0>
   16f04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f08:	sub	r0, r0, #1
   16f0c:	movw	r1, #127	; 0x7f
   16f10:	cmp	r1, r0
   16f14:	blt	16fd8 <close@plt+0x5f88>
   16f18:	b	16ff0 <close@plt+0x5fa0>
   16f1c:	ldr	r0, [fp, #8]
   16f20:	mvn	r1, #127	; 0x7f
   16f24:	sdiv	r0, r1, r0
   16f28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16f2c:	cmp	r0, r1
   16f30:	blt	16fd8 <close@plt+0x5f88>
   16f34:	b	16ff0 <close@plt+0x5fa0>
   16f38:	ldr	r0, [fp, #8]
   16f3c:	cmp	r0, #0
   16f40:	bne	16f48 <close@plt+0x5ef8>
   16f44:	b	16ff0 <close@plt+0x5fa0>
   16f48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f4c:	cmp	r0, #0
   16f50:	bge	16fc0 <close@plt+0x5f70>
   16f54:	b	16f58 <close@plt+0x5f08>
   16f58:	b	16fa4 <close@plt+0x5f54>
   16f5c:	b	16fa4 <close@plt+0x5f54>
   16f60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f64:	cmn	r0, #1
   16f68:	bne	16fa4 <close@plt+0x5f54>
   16f6c:	b	16f70 <close@plt+0x5f20>
   16f70:	ldr	r0, [fp, #8]
   16f74:	mvn	r1, #127	; 0x7f
   16f78:	add	r0, r0, r1
   16f7c:	movw	r1, #0
   16f80:	cmp	r1, r0
   16f84:	blt	16fd8 <close@plt+0x5f88>
   16f88:	b	16ff0 <close@plt+0x5fa0>
   16f8c:	ldr	r0, [fp, #8]
   16f90:	sub	r0, r0, #1
   16f94:	movw	r1, #127	; 0x7f
   16f98:	cmp	r1, r0
   16f9c:	blt	16fd8 <close@plt+0x5f88>
   16fa0:	b	16ff0 <close@plt+0x5fa0>
   16fa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16fa8:	mvn	r1, #127	; 0x7f
   16fac:	sdiv	r0, r1, r0
   16fb0:	ldr	r1, [fp, #8]
   16fb4:	cmp	r0, r1
   16fb8:	blt	16fd8 <close@plt+0x5f88>
   16fbc:	b	16ff0 <close@plt+0x5fa0>
   16fc0:	ldr	r0, [fp, #8]
   16fc4:	movw	r1, #127	; 0x7f
   16fc8:	sdiv	r0, r1, r0
   16fcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16fd0:	cmp	r0, r1
   16fd4:	bge	16ff0 <close@plt+0x5fa0>
   16fd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16fdc:	ldr	r1, [fp, #8]
   16fe0:	mul	r0, r0, r1
   16fe4:	sxtb	r0, r0
   16fe8:	str	r0, [fp, #-28]	; 0xffffffe4
   16fec:	b	181b0 <close@plt+0x7160>
   16ff0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ff4:	ldr	r1, [fp, #8]
   16ff8:	mul	r0, r0, r1
   16ffc:	sxtb	r0, r0
   17000:	str	r0, [fp, #-28]	; 0xffffffe4
   17004:	b	181b4 <close@plt+0x7164>
   17008:	ldr	r0, [fp, #8]
   1700c:	cmp	r0, #0
   17010:	bge	17120 <close@plt+0x60d0>
   17014:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17018:	cmp	r0, #0
   1701c:	bge	170a8 <close@plt+0x6058>
   17020:	b	17024 <close@plt+0x5fd4>
   17024:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17028:	ldr	r1, [fp, #8]
   1702c:	movw	r2, #255	; 0xff
   17030:	sdiv	r1, r2, r1
   17034:	cmp	r0, r1
   17038:	blt	171bc <close@plt+0x616c>
   1703c:	b	171d4 <close@plt+0x6184>
   17040:	b	17044 <close@plt+0x5ff4>
   17044:	ldr	r0, [pc, #-1664]	; 169cc <close@plt+0x597c>
   17048:	ldr	r1, [fp, #8]
   1704c:	cmp	r1, r0
   17050:	blt	17068 <close@plt+0x6018>
   17054:	b	17074 <close@plt+0x6024>
   17058:	ldr	r0, [fp, #8]
   1705c:	movw	r1, #0
   17060:	cmp	r1, r0
   17064:	bge	17074 <close@plt+0x6024>
   17068:	movw	r0, #0
   1706c:	str	r0, [sp, #84]	; 0x54
   17070:	b	1708c <close@plt+0x603c>
   17074:	ldr	r0, [fp, #8]
   17078:	movw	r1, #0
   1707c:	sub	r0, r1, r0
   17080:	movw	r1, #255	; 0xff
   17084:	sdiv	r0, r1, r0
   17088:	str	r0, [sp, #84]	; 0x54
   1708c:	ldr	r0, [sp, #84]	; 0x54
   17090:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17094:	mvn	r2, #0
   17098:	sub	r1, r2, r1
   1709c:	cmp	r0, r1
   170a0:	ble	171bc <close@plt+0x616c>
   170a4:	b	171d4 <close@plt+0x6184>
   170a8:	b	170ac <close@plt+0x605c>
   170ac:	b	17104 <close@plt+0x60b4>
   170b0:	b	17104 <close@plt+0x60b4>
   170b4:	ldr	r0, [fp, #8]
   170b8:	cmn	r0, #1
   170bc:	bne	17104 <close@plt+0x60b4>
   170c0:	b	170c4 <close@plt+0x6074>
   170c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170c8:	add	r0, r0, #0
   170cc:	movw	r1, #0
   170d0:	cmp	r1, r0
   170d4:	blt	171bc <close@plt+0x616c>
   170d8:	b	171d4 <close@plt+0x6184>
   170dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170e0:	movw	r1, #0
   170e4:	cmp	r1, r0
   170e8:	bge	171d4 <close@plt+0x6184>
   170ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170f0:	sub	r0, r0, #1
   170f4:	mvn	r1, #0
   170f8:	cmp	r1, r0
   170fc:	blt	171bc <close@plt+0x616c>
   17100:	b	171d4 <close@plt+0x6184>
   17104:	ldr	r0, [fp, #8]
   17108:	movw	r1, #0
   1710c:	sdiv	r0, r1, r0
   17110:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17114:	cmp	r0, r1
   17118:	blt	171bc <close@plt+0x616c>
   1711c:	b	171d4 <close@plt+0x6184>
   17120:	ldr	r0, [fp, #8]
   17124:	cmp	r0, #0
   17128:	bne	17130 <close@plt+0x60e0>
   1712c:	b	171d4 <close@plt+0x6184>
   17130:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17134:	cmp	r0, #0
   17138:	bge	171a4 <close@plt+0x6154>
   1713c:	b	17140 <close@plt+0x60f0>
   17140:	b	17188 <close@plt+0x6138>
   17144:	b	17188 <close@plt+0x6138>
   17148:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1714c:	cmn	r0, #1
   17150:	bne	17188 <close@plt+0x6138>
   17154:	b	17158 <close@plt+0x6108>
   17158:	ldr	r0, [fp, #8]
   1715c:	add	r0, r0, #0
   17160:	movw	r1, #0
   17164:	cmp	r1, r0
   17168:	blt	171bc <close@plt+0x616c>
   1716c:	b	171d4 <close@plt+0x6184>
   17170:	ldr	r0, [fp, #8]
   17174:	sub	r0, r0, #1
   17178:	mvn	r1, #0
   1717c:	cmp	r1, r0
   17180:	blt	171bc <close@plt+0x616c>
   17184:	b	171d4 <close@plt+0x6184>
   17188:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1718c:	movw	r1, #0
   17190:	sdiv	r0, r1, r0
   17194:	ldr	r1, [fp, #8]
   17198:	cmp	r0, r1
   1719c:	blt	171bc <close@plt+0x616c>
   171a0:	b	171d4 <close@plt+0x6184>
   171a4:	ldr	r0, [fp, #8]
   171a8:	movw	r1, #255	; 0xff
   171ac:	sdiv	r0, r1, r0
   171b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   171b4:	cmp	r0, r1
   171b8:	bge	171d4 <close@plt+0x6184>
   171bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   171c0:	ldr	r1, [fp, #8]
   171c4:	mul	r0, r0, r1
   171c8:	and	r0, r0, #255	; 0xff
   171cc:	str	r0, [fp, #-28]	; 0xffffffe4
   171d0:	b	181b0 <close@plt+0x7160>
   171d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   171d8:	ldr	r1, [fp, #8]
   171dc:	mul	r0, r0, r1
   171e0:	and	r0, r0, #255	; 0xff
   171e4:	str	r0, [fp, #-28]	; 0xffffffe4
   171e8:	b	181b4 <close@plt+0x7164>
   171ec:	b	175c8 <close@plt+0x6578>
   171f0:	b	171f4 <close@plt+0x61a4>
   171f4:	ldr	r0, [fp, #8]
   171f8:	cmp	r0, #0
   171fc:	bge	17314 <close@plt+0x62c4>
   17200:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17204:	cmp	r0, #0
   17208:	bge	17298 <close@plt+0x6248>
   1720c:	b	17210 <close@plt+0x61c0>
   17210:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17214:	ldr	r1, [fp, #8]
   17218:	movw	r2, #32767	; 0x7fff
   1721c:	sdiv	r1, r2, r1
   17220:	cmp	r0, r1
   17224:	blt	173b4 <close@plt+0x6364>
   17228:	b	173cc <close@plt+0x637c>
   1722c:	andhi	r0, r0, r0
   17230:	b	17234 <close@plt+0x61e4>
   17234:	ldr	r0, [pc, #4004]	; 181e0 <close@plt+0x7190>
   17238:	ldr	r1, [fp, #8]
   1723c:	cmp	r1, r0
   17240:	blt	17258 <close@plt+0x6208>
   17244:	b	17264 <close@plt+0x6214>
   17248:	ldr	r0, [fp, #8]
   1724c:	movw	r1, #0
   17250:	cmp	r1, r0
   17254:	bge	17264 <close@plt+0x6214>
   17258:	movw	r0, #0
   1725c:	str	r0, [sp, #80]	; 0x50
   17260:	b	1727c <close@plt+0x622c>
   17264:	ldr	r0, [fp, #8]
   17268:	movw	r1, #0
   1726c:	sub	r0, r1, r0
   17270:	movw	r1, #32767	; 0x7fff
   17274:	sdiv	r0, r1, r0
   17278:	str	r0, [sp, #80]	; 0x50
   1727c:	ldr	r0, [sp, #80]	; 0x50
   17280:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17284:	mvn	r2, #0
   17288:	sub	r1, r2, r1
   1728c:	cmp	r0, r1
   17290:	ble	173b4 <close@plt+0x6364>
   17294:	b	173cc <close@plt+0x637c>
   17298:	b	1729c <close@plt+0x624c>
   1729c:	b	172f8 <close@plt+0x62a8>
   172a0:	b	172f8 <close@plt+0x62a8>
   172a4:	ldr	r0, [fp, #8]
   172a8:	cmn	r0, #1
   172ac:	bne	172f8 <close@plt+0x62a8>
   172b0:	b	172b4 <close@plt+0x6264>
   172b4:	ldr	r0, [pc, #3884]	; 181e8 <close@plt+0x7198>
   172b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   172bc:	add	r0, r1, r0
   172c0:	movw	r1, #0
   172c4:	cmp	r1, r0
   172c8:	blt	173b4 <close@plt+0x6364>
   172cc:	b	173cc <close@plt+0x637c>
   172d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172d4:	movw	r1, #0
   172d8:	cmp	r1, r0
   172dc:	bge	173cc <close@plt+0x637c>
   172e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172e4:	sub	r0, r0, #1
   172e8:	movw	r1, #32767	; 0x7fff
   172ec:	cmp	r1, r0
   172f0:	blt	173b4 <close@plt+0x6364>
   172f4:	b	173cc <close@plt+0x637c>
   172f8:	ldr	r0, [pc, #3816]	; 181e8 <close@plt+0x7198>
   172fc:	ldr	r1, [fp, #8]
   17300:	sdiv	r0, r0, r1
   17304:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17308:	cmp	r0, r1
   1730c:	blt	173b4 <close@plt+0x6364>
   17310:	b	173cc <close@plt+0x637c>
   17314:	ldr	r0, [fp, #8]
   17318:	cmp	r0, #0
   1731c:	bne	17324 <close@plt+0x62d4>
   17320:	b	173cc <close@plt+0x637c>
   17324:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17328:	cmp	r0, #0
   1732c:	bge	1739c <close@plt+0x634c>
   17330:	b	17334 <close@plt+0x62e4>
   17334:	b	17380 <close@plt+0x6330>
   17338:	b	17380 <close@plt+0x6330>
   1733c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17340:	cmn	r0, #1
   17344:	bne	17380 <close@plt+0x6330>
   17348:	b	1734c <close@plt+0x62fc>
   1734c:	ldr	r0, [pc, #3732]	; 181e8 <close@plt+0x7198>
   17350:	ldr	r1, [fp, #8]
   17354:	add	r0, r1, r0
   17358:	movw	r1, #0
   1735c:	cmp	r1, r0
   17360:	blt	173b4 <close@plt+0x6364>
   17364:	b	173cc <close@plt+0x637c>
   17368:	ldr	r0, [fp, #8]
   1736c:	sub	r0, r0, #1
   17370:	movw	r1, #32767	; 0x7fff
   17374:	cmp	r1, r0
   17378:	blt	173b4 <close@plt+0x6364>
   1737c:	b	173cc <close@plt+0x637c>
   17380:	ldr	r0, [pc, #3680]	; 181e8 <close@plt+0x7198>
   17384:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17388:	sdiv	r0, r0, r1
   1738c:	ldr	r1, [fp, #8]
   17390:	cmp	r0, r1
   17394:	blt	173b4 <close@plt+0x6364>
   17398:	b	173cc <close@plt+0x637c>
   1739c:	ldr	r0, [fp, #8]
   173a0:	movw	r1, #32767	; 0x7fff
   173a4:	sdiv	r0, r1, r0
   173a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   173ac:	cmp	r0, r1
   173b0:	bge	173cc <close@plt+0x637c>
   173b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173b8:	ldr	r1, [fp, #8]
   173bc:	mul	r0, r0, r1
   173c0:	sxth	r0, r0
   173c4:	str	r0, [fp, #-28]	; 0xffffffe4
   173c8:	b	181b0 <close@plt+0x7160>
   173cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173d0:	ldr	r1, [fp, #8]
   173d4:	mul	r0, r0, r1
   173d8:	sxth	r0, r0
   173dc:	str	r0, [fp, #-28]	; 0xffffffe4
   173e0:	b	181b4 <close@plt+0x7164>
   173e4:	ldr	r0, [fp, #8]
   173e8:	cmp	r0, #0
   173ec:	bge	174fc <close@plt+0x64ac>
   173f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173f4:	cmp	r0, #0
   173f8:	bge	17484 <close@plt+0x6434>
   173fc:	b	17400 <close@plt+0x63b0>
   17400:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17404:	ldr	r1, [fp, #8]
   17408:	movw	r2, #65535	; 0xffff
   1740c:	sdiv	r1, r2, r1
   17410:	cmp	r0, r1
   17414:	blt	17598 <close@plt+0x6548>
   17418:	b	175b0 <close@plt+0x6560>
   1741c:	b	17420 <close@plt+0x63d0>
   17420:	ldr	r0, [pc, #3512]	; 181e0 <close@plt+0x7190>
   17424:	ldr	r1, [fp, #8]
   17428:	cmp	r1, r0
   1742c:	blt	17444 <close@plt+0x63f4>
   17430:	b	17450 <close@plt+0x6400>
   17434:	ldr	r0, [fp, #8]
   17438:	movw	r1, #0
   1743c:	cmp	r1, r0
   17440:	bge	17450 <close@plt+0x6400>
   17444:	movw	r0, #0
   17448:	str	r0, [sp, #76]	; 0x4c
   1744c:	b	17468 <close@plt+0x6418>
   17450:	ldr	r0, [fp, #8]
   17454:	movw	r1, #0
   17458:	sub	r0, r1, r0
   1745c:	movw	r1, #65535	; 0xffff
   17460:	sdiv	r0, r1, r0
   17464:	str	r0, [sp, #76]	; 0x4c
   17468:	ldr	r0, [sp, #76]	; 0x4c
   1746c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17470:	mvn	r2, #0
   17474:	sub	r1, r2, r1
   17478:	cmp	r0, r1
   1747c:	ble	17598 <close@plt+0x6548>
   17480:	b	175b0 <close@plt+0x6560>
   17484:	b	17488 <close@plt+0x6438>
   17488:	b	174e0 <close@plt+0x6490>
   1748c:	b	174e0 <close@plt+0x6490>
   17490:	ldr	r0, [fp, #8]
   17494:	cmn	r0, #1
   17498:	bne	174e0 <close@plt+0x6490>
   1749c:	b	174a0 <close@plt+0x6450>
   174a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174a4:	add	r0, r0, #0
   174a8:	movw	r1, #0
   174ac:	cmp	r1, r0
   174b0:	blt	17598 <close@plt+0x6548>
   174b4:	b	175b0 <close@plt+0x6560>
   174b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174bc:	movw	r1, #0
   174c0:	cmp	r1, r0
   174c4:	bge	175b0 <close@plt+0x6560>
   174c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174cc:	sub	r0, r0, #1
   174d0:	mvn	r1, #0
   174d4:	cmp	r1, r0
   174d8:	blt	17598 <close@plt+0x6548>
   174dc:	b	175b0 <close@plt+0x6560>
   174e0:	ldr	r0, [fp, #8]
   174e4:	movw	r1, #0
   174e8:	sdiv	r0, r1, r0
   174ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   174f0:	cmp	r0, r1
   174f4:	blt	17598 <close@plt+0x6548>
   174f8:	b	175b0 <close@plt+0x6560>
   174fc:	ldr	r0, [fp, #8]
   17500:	cmp	r0, #0
   17504:	bne	1750c <close@plt+0x64bc>
   17508:	b	175b0 <close@plt+0x6560>
   1750c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17510:	cmp	r0, #0
   17514:	bge	17580 <close@plt+0x6530>
   17518:	b	1751c <close@plt+0x64cc>
   1751c:	b	17564 <close@plt+0x6514>
   17520:	b	17564 <close@plt+0x6514>
   17524:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17528:	cmn	r0, #1
   1752c:	bne	17564 <close@plt+0x6514>
   17530:	b	17534 <close@plt+0x64e4>
   17534:	ldr	r0, [fp, #8]
   17538:	add	r0, r0, #0
   1753c:	movw	r1, #0
   17540:	cmp	r1, r0
   17544:	blt	17598 <close@plt+0x6548>
   17548:	b	175b0 <close@plt+0x6560>
   1754c:	ldr	r0, [fp, #8]
   17550:	sub	r0, r0, #1
   17554:	mvn	r1, #0
   17558:	cmp	r1, r0
   1755c:	blt	17598 <close@plt+0x6548>
   17560:	b	175b0 <close@plt+0x6560>
   17564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17568:	movw	r1, #0
   1756c:	sdiv	r0, r1, r0
   17570:	ldr	r1, [fp, #8]
   17574:	cmp	r0, r1
   17578:	blt	17598 <close@plt+0x6548>
   1757c:	b	175b0 <close@plt+0x6560>
   17580:	ldr	r0, [fp, #8]
   17584:	movw	r1, #65535	; 0xffff
   17588:	sdiv	r0, r1, r0
   1758c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17590:	cmp	r0, r1
   17594:	bge	175b0 <close@plt+0x6560>
   17598:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1759c:	ldr	r1, [fp, #8]
   175a0:	mul	r0, r0, r1
   175a4:	uxth	r0, r0
   175a8:	str	r0, [fp, #-28]	; 0xffffffe4
   175ac:	b	181b0 <close@plt+0x7160>
   175b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175b4:	ldr	r1, [fp, #8]
   175b8:	mul	r0, r0, r1
   175bc:	uxth	r0, r0
   175c0:	str	r0, [fp, #-28]	; 0xffffffe4
   175c4:	b	181b4 <close@plt+0x7164>
   175c8:	b	175cc <close@plt+0x657c>
   175cc:	b	175d0 <close@plt+0x6580>
   175d0:	ldr	r0, [fp, #8]
   175d4:	cmp	r0, #0
   175d8:	bge	176dc <close@plt+0x668c>
   175dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175e0:	cmp	r0, #0
   175e4:	bge	17670 <close@plt+0x6620>
   175e8:	b	175ec <close@plt+0x659c>
   175ec:	ldr	r0, [pc, #3048]	; 181dc <close@plt+0x718c>
   175f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   175f4:	ldr	r2, [fp, #8]
   175f8:	sdiv	r0, r0, r2
   175fc:	cmp	r1, r0
   17600:	blt	1776c <close@plt+0x671c>
   17604:	b	17780 <close@plt+0x6730>
   17608:	b	1760c <close@plt+0x65bc>
   1760c:	ldr	r0, [pc, #3020]	; 181e0 <close@plt+0x7190>
   17610:	ldr	r1, [fp, #8]
   17614:	cmp	r1, r0
   17618:	blt	17630 <close@plt+0x65e0>
   1761c:	b	1763c <close@plt+0x65ec>
   17620:	ldr	r0, [fp, #8]
   17624:	movw	r1, #0
   17628:	cmp	r1, r0
   1762c:	bge	1763c <close@plt+0x65ec>
   17630:	movw	r0, #0
   17634:	str	r0, [sp, #72]	; 0x48
   17638:	b	17654 <close@plt+0x6604>
   1763c:	ldr	r0, [pc, #2968]	; 181dc <close@plt+0x718c>
   17640:	ldr	r1, [fp, #8]
   17644:	movw	r2, #0
   17648:	sub	r1, r2, r1
   1764c:	sdiv	r0, r0, r1
   17650:	str	r0, [sp, #72]	; 0x48
   17654:	ldr	r0, [sp, #72]	; 0x48
   17658:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1765c:	mvn	r2, #0
   17660:	sub	r1, r2, r1
   17664:	cmp	r0, r1
   17668:	ble	1776c <close@plt+0x671c>
   1766c:	b	17780 <close@plt+0x6730>
   17670:	ldr	r0, [fp, #8]
   17674:	cmn	r0, #1
   17678:	bne	176c0 <close@plt+0x6670>
   1767c:	b	17680 <close@plt+0x6630>
   17680:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17684:	add	r0, r0, #-2147483648	; 0x80000000
   17688:	movw	r1, #0
   1768c:	cmp	r1, r0
   17690:	blt	1776c <close@plt+0x671c>
   17694:	b	17780 <close@plt+0x6730>
   17698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1769c:	movw	r1, #0
   176a0:	cmp	r1, r0
   176a4:	bge	17780 <close@plt+0x6730>
   176a8:	ldr	r0, [pc, #2860]	; 181dc <close@plt+0x718c>
   176ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   176b0:	sub	r1, r1, #1
   176b4:	cmp	r0, r1
   176b8:	blt	1776c <close@plt+0x671c>
   176bc:	b	17780 <close@plt+0x6730>
   176c0:	ldr	r0, [pc, #2844]	; 181e4 <close@plt+0x7194>
   176c4:	ldr	r1, [fp, #8]
   176c8:	sdiv	r0, r0, r1
   176cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   176d0:	cmp	r0, r1
   176d4:	blt	1776c <close@plt+0x671c>
   176d8:	b	17780 <close@plt+0x6730>
   176dc:	ldr	r0, [fp, #8]
   176e0:	cmp	r0, #0
   176e4:	bne	176ec <close@plt+0x669c>
   176e8:	b	17780 <close@plt+0x6730>
   176ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176f0:	cmp	r0, #0
   176f4:	bge	17754 <close@plt+0x6704>
   176f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176fc:	cmn	r0, #1
   17700:	bne	17738 <close@plt+0x66e8>
   17704:	b	17708 <close@plt+0x66b8>
   17708:	ldr	r0, [fp, #8]
   1770c:	add	r0, r0, #-2147483648	; 0x80000000
   17710:	movw	r1, #0
   17714:	cmp	r1, r0
   17718:	blt	1776c <close@plt+0x671c>
   1771c:	b	17780 <close@plt+0x6730>
   17720:	ldr	r0, [pc, #2740]	; 181dc <close@plt+0x718c>
   17724:	ldr	r1, [fp, #8]
   17728:	sub	r1, r1, #1
   1772c:	cmp	r0, r1
   17730:	blt	1776c <close@plt+0x671c>
   17734:	b	17780 <close@plt+0x6730>
   17738:	ldr	r0, [pc, #2724]	; 181e4 <close@plt+0x7194>
   1773c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17740:	sdiv	r0, r0, r1
   17744:	ldr	r1, [fp, #8]
   17748:	cmp	r0, r1
   1774c:	blt	1776c <close@plt+0x671c>
   17750:	b	17780 <close@plt+0x6730>
   17754:	ldr	r0, [pc, #2688]	; 181dc <close@plt+0x718c>
   17758:	ldr	r1, [fp, #8]
   1775c:	sdiv	r0, r0, r1
   17760:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17764:	cmp	r0, r1
   17768:	bge	17780 <close@plt+0x6730>
   1776c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17770:	ldr	r1, [fp, #8]
   17774:	mul	r0, r0, r1
   17778:	str	r0, [fp, #-28]	; 0xffffffe4
   1777c:	b	181b0 <close@plt+0x7160>
   17780:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17784:	ldr	r1, [fp, #8]
   17788:	mul	r0, r0, r1
   1778c:	str	r0, [fp, #-28]	; 0xffffffe4
   17790:	b	181b4 <close@plt+0x7164>
   17794:	ldr	r0, [fp, #8]
   17798:	cmp	r0, #0
   1779c:	bge	178ac <close@plt+0x685c>
   177a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177a4:	cmp	r0, #0
   177a8:	bge	17834 <close@plt+0x67e4>
   177ac:	b	177cc <close@plt+0x677c>
   177b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177b4:	ldr	r1, [fp, #8]
   177b8:	mvn	r2, #0
   177bc:	udiv	r1, r2, r1
   177c0:	cmp	r0, r1
   177c4:	bcc	17948 <close@plt+0x68f8>
   177c8:	b	1795c <close@plt+0x690c>
   177cc:	b	177d0 <close@plt+0x6780>
   177d0:	ldr	r0, [pc, #2568]	; 181e0 <close@plt+0x7190>
   177d4:	ldr	r1, [fp, #8]
   177d8:	cmp	r1, r0
   177dc:	blt	177f4 <close@plt+0x67a4>
   177e0:	b	17800 <close@plt+0x67b0>
   177e4:	ldr	r0, [fp, #8]
   177e8:	movw	r1, #0
   177ec:	cmp	r1, r0
   177f0:	bge	17800 <close@plt+0x67b0>
   177f4:	movw	r0, #1
   177f8:	str	r0, [sp, #68]	; 0x44
   177fc:	b	17818 <close@plt+0x67c8>
   17800:	ldr	r0, [fp, #8]
   17804:	movw	r1, #0
   17808:	sub	r0, r1, r0
   1780c:	mvn	r1, #0
   17810:	udiv	r0, r1, r0
   17814:	str	r0, [sp, #68]	; 0x44
   17818:	ldr	r0, [sp, #68]	; 0x44
   1781c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17820:	mvn	r2, #0
   17824:	sub	r1, r2, r1
   17828:	cmp	r0, r1
   1782c:	bls	17948 <close@plt+0x68f8>
   17830:	b	1795c <close@plt+0x690c>
   17834:	b	17838 <close@plt+0x67e8>
   17838:	b	17890 <close@plt+0x6840>
   1783c:	b	17890 <close@plt+0x6840>
   17840:	ldr	r0, [fp, #8]
   17844:	cmn	r0, #1
   17848:	bne	17890 <close@plt+0x6840>
   1784c:	b	17850 <close@plt+0x6800>
   17850:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17854:	add	r0, r0, #0
   17858:	movw	r1, #0
   1785c:	cmp	r1, r0
   17860:	blt	17948 <close@plt+0x68f8>
   17864:	b	1795c <close@plt+0x690c>
   17868:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1786c:	movw	r1, #0
   17870:	cmp	r1, r0
   17874:	bge	1795c <close@plt+0x690c>
   17878:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1787c:	sub	r0, r0, #1
   17880:	mvn	r1, #0
   17884:	cmp	r1, r0
   17888:	blt	17948 <close@plt+0x68f8>
   1788c:	b	1795c <close@plt+0x690c>
   17890:	ldr	r0, [fp, #8]
   17894:	movw	r1, #0
   17898:	sdiv	r0, r1, r0
   1789c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   178a0:	cmp	r0, r1
   178a4:	blt	17948 <close@plt+0x68f8>
   178a8:	b	1795c <close@plt+0x690c>
   178ac:	ldr	r0, [fp, #8]
   178b0:	cmp	r0, #0
   178b4:	bne	178bc <close@plt+0x686c>
   178b8:	b	1795c <close@plt+0x690c>
   178bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178c0:	cmp	r0, #0
   178c4:	bge	17930 <close@plt+0x68e0>
   178c8:	b	178cc <close@plt+0x687c>
   178cc:	b	17914 <close@plt+0x68c4>
   178d0:	b	17914 <close@plt+0x68c4>
   178d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178d8:	cmn	r0, #1
   178dc:	bne	17914 <close@plt+0x68c4>
   178e0:	b	178e4 <close@plt+0x6894>
   178e4:	ldr	r0, [fp, #8]
   178e8:	add	r0, r0, #0
   178ec:	movw	r1, #0
   178f0:	cmp	r1, r0
   178f4:	blt	17948 <close@plt+0x68f8>
   178f8:	b	1795c <close@plt+0x690c>
   178fc:	ldr	r0, [fp, #8]
   17900:	sub	r0, r0, #1
   17904:	mvn	r1, #0
   17908:	cmp	r1, r0
   1790c:	blt	17948 <close@plt+0x68f8>
   17910:	b	1795c <close@plt+0x690c>
   17914:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17918:	movw	r1, #0
   1791c:	sdiv	r0, r1, r0
   17920:	ldr	r1, [fp, #8]
   17924:	cmp	r0, r1
   17928:	blt	17948 <close@plt+0x68f8>
   1792c:	b	1795c <close@plt+0x690c>
   17930:	ldr	r0, [fp, #8]
   17934:	mvn	r1, #0
   17938:	udiv	r0, r1, r0
   1793c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17940:	cmp	r0, r1
   17944:	bcs	1795c <close@plt+0x690c>
   17948:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1794c:	ldr	r1, [fp, #8]
   17950:	mul	r0, r0, r1
   17954:	str	r0, [fp, #-28]	; 0xffffffe4
   17958:	b	181b0 <close@plt+0x7160>
   1795c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17960:	ldr	r1, [fp, #8]
   17964:	mul	r0, r0, r1
   17968:	str	r0, [fp, #-28]	; 0xffffffe4
   1796c:	b	181b4 <close@plt+0x7164>
   17970:	b	17974 <close@plt+0x6924>
   17974:	b	17978 <close@plt+0x6928>
   17978:	ldr	r0, [fp, #8]
   1797c:	cmp	r0, #0
   17980:	bge	17a84 <close@plt+0x6a34>
   17984:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17988:	cmp	r0, #0
   1798c:	bge	17a18 <close@plt+0x69c8>
   17990:	b	17994 <close@plt+0x6944>
   17994:	ldr	r0, [pc, #2112]	; 181dc <close@plt+0x718c>
   17998:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1799c:	ldr	r2, [fp, #8]
   179a0:	sdiv	r0, r0, r2
   179a4:	cmp	r1, r0
   179a8:	blt	17b14 <close@plt+0x6ac4>
   179ac:	b	17b28 <close@plt+0x6ad8>
   179b0:	b	179b4 <close@plt+0x6964>
   179b4:	ldr	r0, [pc, #2084]	; 181e0 <close@plt+0x7190>
   179b8:	ldr	r1, [fp, #8]
   179bc:	cmp	r1, r0
   179c0:	blt	179d8 <close@plt+0x6988>
   179c4:	b	179e4 <close@plt+0x6994>
   179c8:	ldr	r0, [fp, #8]
   179cc:	movw	r1, #0
   179d0:	cmp	r1, r0
   179d4:	bge	179e4 <close@plt+0x6994>
   179d8:	movw	r0, #0
   179dc:	str	r0, [sp, #64]	; 0x40
   179e0:	b	179fc <close@plt+0x69ac>
   179e4:	ldr	r0, [pc, #2032]	; 181dc <close@plt+0x718c>
   179e8:	ldr	r1, [fp, #8]
   179ec:	movw	r2, #0
   179f0:	sub	r1, r2, r1
   179f4:	sdiv	r0, r0, r1
   179f8:	str	r0, [sp, #64]	; 0x40
   179fc:	ldr	r0, [sp, #64]	; 0x40
   17a00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a04:	mvn	r2, #0
   17a08:	sub	r1, r2, r1
   17a0c:	cmp	r0, r1
   17a10:	ble	17b14 <close@plt+0x6ac4>
   17a14:	b	17b28 <close@plt+0x6ad8>
   17a18:	ldr	r0, [fp, #8]
   17a1c:	cmn	r0, #1
   17a20:	bne	17a68 <close@plt+0x6a18>
   17a24:	b	17a28 <close@plt+0x69d8>
   17a28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a2c:	add	r0, r0, #-2147483648	; 0x80000000
   17a30:	movw	r1, #0
   17a34:	cmp	r1, r0
   17a38:	blt	17b14 <close@plt+0x6ac4>
   17a3c:	b	17b28 <close@plt+0x6ad8>
   17a40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a44:	movw	r1, #0
   17a48:	cmp	r1, r0
   17a4c:	bge	17b28 <close@plt+0x6ad8>
   17a50:	ldr	r0, [pc, #1924]	; 181dc <close@plt+0x718c>
   17a54:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a58:	sub	r1, r1, #1
   17a5c:	cmp	r0, r1
   17a60:	blt	17b14 <close@plt+0x6ac4>
   17a64:	b	17b28 <close@plt+0x6ad8>
   17a68:	ldr	r0, [pc, #1908]	; 181e4 <close@plt+0x7194>
   17a6c:	ldr	r1, [fp, #8]
   17a70:	sdiv	r0, r0, r1
   17a74:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a78:	cmp	r0, r1
   17a7c:	blt	17b14 <close@plt+0x6ac4>
   17a80:	b	17b28 <close@plt+0x6ad8>
   17a84:	ldr	r0, [fp, #8]
   17a88:	cmp	r0, #0
   17a8c:	bne	17a94 <close@plt+0x6a44>
   17a90:	b	17b28 <close@plt+0x6ad8>
   17a94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a98:	cmp	r0, #0
   17a9c:	bge	17afc <close@plt+0x6aac>
   17aa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17aa4:	cmn	r0, #1
   17aa8:	bne	17ae0 <close@plt+0x6a90>
   17aac:	b	17ab0 <close@plt+0x6a60>
   17ab0:	ldr	r0, [fp, #8]
   17ab4:	add	r0, r0, #-2147483648	; 0x80000000
   17ab8:	movw	r1, #0
   17abc:	cmp	r1, r0
   17ac0:	blt	17b14 <close@plt+0x6ac4>
   17ac4:	b	17b28 <close@plt+0x6ad8>
   17ac8:	ldr	r0, [pc, #1804]	; 181dc <close@plt+0x718c>
   17acc:	ldr	r1, [fp, #8]
   17ad0:	sub	r1, r1, #1
   17ad4:	cmp	r0, r1
   17ad8:	blt	17b14 <close@plt+0x6ac4>
   17adc:	b	17b28 <close@plt+0x6ad8>
   17ae0:	ldr	r0, [pc, #1788]	; 181e4 <close@plt+0x7194>
   17ae4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17ae8:	sdiv	r0, r0, r1
   17aec:	ldr	r1, [fp, #8]
   17af0:	cmp	r0, r1
   17af4:	blt	17b14 <close@plt+0x6ac4>
   17af8:	b	17b28 <close@plt+0x6ad8>
   17afc:	ldr	r0, [pc, #1752]	; 181dc <close@plt+0x718c>
   17b00:	ldr	r1, [fp, #8]
   17b04:	sdiv	r0, r0, r1
   17b08:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b0c:	cmp	r0, r1
   17b10:	bge	17b28 <close@plt+0x6ad8>
   17b14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b18:	ldr	r1, [fp, #8]
   17b1c:	mul	r0, r0, r1
   17b20:	str	r0, [fp, #-28]	; 0xffffffe4
   17b24:	b	181b0 <close@plt+0x7160>
   17b28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b2c:	ldr	r1, [fp, #8]
   17b30:	mul	r0, r0, r1
   17b34:	str	r0, [fp, #-28]	; 0xffffffe4
   17b38:	b	181b4 <close@plt+0x7164>
   17b3c:	ldr	r0, [fp, #8]
   17b40:	cmp	r0, #0
   17b44:	bge	17c54 <close@plt+0x6c04>
   17b48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b4c:	cmp	r0, #0
   17b50:	bge	17bdc <close@plt+0x6b8c>
   17b54:	b	17b74 <close@plt+0x6b24>
   17b58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b5c:	ldr	r1, [fp, #8]
   17b60:	mvn	r2, #0
   17b64:	udiv	r1, r2, r1
   17b68:	cmp	r0, r1
   17b6c:	bcc	17cf0 <close@plt+0x6ca0>
   17b70:	b	17d04 <close@plt+0x6cb4>
   17b74:	b	17b78 <close@plt+0x6b28>
   17b78:	ldr	r0, [pc, #1632]	; 181e0 <close@plt+0x7190>
   17b7c:	ldr	r1, [fp, #8]
   17b80:	cmp	r1, r0
   17b84:	blt	17b9c <close@plt+0x6b4c>
   17b88:	b	17ba8 <close@plt+0x6b58>
   17b8c:	ldr	r0, [fp, #8]
   17b90:	movw	r1, #0
   17b94:	cmp	r1, r0
   17b98:	bge	17ba8 <close@plt+0x6b58>
   17b9c:	movw	r0, #1
   17ba0:	str	r0, [sp, #60]	; 0x3c
   17ba4:	b	17bc0 <close@plt+0x6b70>
   17ba8:	ldr	r0, [fp, #8]
   17bac:	movw	r1, #0
   17bb0:	sub	r0, r1, r0
   17bb4:	mvn	r1, #0
   17bb8:	udiv	r0, r1, r0
   17bbc:	str	r0, [sp, #60]	; 0x3c
   17bc0:	ldr	r0, [sp, #60]	; 0x3c
   17bc4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17bc8:	mvn	r2, #0
   17bcc:	sub	r1, r2, r1
   17bd0:	cmp	r0, r1
   17bd4:	bls	17cf0 <close@plt+0x6ca0>
   17bd8:	b	17d04 <close@plt+0x6cb4>
   17bdc:	b	17be0 <close@plt+0x6b90>
   17be0:	b	17c38 <close@plt+0x6be8>
   17be4:	b	17c38 <close@plt+0x6be8>
   17be8:	ldr	r0, [fp, #8]
   17bec:	cmn	r0, #1
   17bf0:	bne	17c38 <close@plt+0x6be8>
   17bf4:	b	17bf8 <close@plt+0x6ba8>
   17bf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bfc:	add	r0, r0, #0
   17c00:	movw	r1, #0
   17c04:	cmp	r1, r0
   17c08:	blt	17cf0 <close@plt+0x6ca0>
   17c0c:	b	17d04 <close@plt+0x6cb4>
   17c10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c14:	movw	r1, #0
   17c18:	cmp	r1, r0
   17c1c:	bge	17d04 <close@plt+0x6cb4>
   17c20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c24:	sub	r0, r0, #1
   17c28:	mvn	r1, #0
   17c2c:	cmp	r1, r0
   17c30:	blt	17cf0 <close@plt+0x6ca0>
   17c34:	b	17d04 <close@plt+0x6cb4>
   17c38:	ldr	r0, [fp, #8]
   17c3c:	movw	r1, #0
   17c40:	sdiv	r0, r1, r0
   17c44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c48:	cmp	r0, r1
   17c4c:	blt	17cf0 <close@plt+0x6ca0>
   17c50:	b	17d04 <close@plt+0x6cb4>
   17c54:	ldr	r0, [fp, #8]
   17c58:	cmp	r0, #0
   17c5c:	bne	17c64 <close@plt+0x6c14>
   17c60:	b	17d04 <close@plt+0x6cb4>
   17c64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c68:	cmp	r0, #0
   17c6c:	bge	17cd8 <close@plt+0x6c88>
   17c70:	b	17c74 <close@plt+0x6c24>
   17c74:	b	17cbc <close@plt+0x6c6c>
   17c78:	b	17cbc <close@plt+0x6c6c>
   17c7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c80:	cmn	r0, #1
   17c84:	bne	17cbc <close@plt+0x6c6c>
   17c88:	b	17c8c <close@plt+0x6c3c>
   17c8c:	ldr	r0, [fp, #8]
   17c90:	add	r0, r0, #0
   17c94:	movw	r1, #0
   17c98:	cmp	r1, r0
   17c9c:	blt	17cf0 <close@plt+0x6ca0>
   17ca0:	b	17d04 <close@plt+0x6cb4>
   17ca4:	ldr	r0, [fp, #8]
   17ca8:	sub	r0, r0, #1
   17cac:	mvn	r1, #0
   17cb0:	cmp	r1, r0
   17cb4:	blt	17cf0 <close@plt+0x6ca0>
   17cb8:	b	17d04 <close@plt+0x6cb4>
   17cbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cc0:	movw	r1, #0
   17cc4:	sdiv	r0, r1, r0
   17cc8:	ldr	r1, [fp, #8]
   17ccc:	cmp	r0, r1
   17cd0:	blt	17cf0 <close@plt+0x6ca0>
   17cd4:	b	17d04 <close@plt+0x6cb4>
   17cd8:	ldr	r0, [fp, #8]
   17cdc:	mvn	r1, #0
   17ce0:	udiv	r0, r1, r0
   17ce4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17ce8:	cmp	r0, r1
   17cec:	bcs	17d04 <close@plt+0x6cb4>
   17cf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cf4:	ldr	r1, [fp, #8]
   17cf8:	mul	r0, r0, r1
   17cfc:	str	r0, [fp, #-28]	; 0xffffffe4
   17d00:	b	181b0 <close@plt+0x7160>
   17d04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d08:	ldr	r1, [fp, #8]
   17d0c:	mul	r0, r0, r1
   17d10:	str	r0, [fp, #-28]	; 0xffffffe4
   17d14:	b	181b4 <close@plt+0x7164>
   17d18:	b	17d1c <close@plt+0x6ccc>
   17d1c:	ldr	r0, [fp, #8]
   17d20:	cmp	r0, #0
   17d24:	bge	17e8c <close@plt+0x6e3c>
   17d28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d2c:	cmp	r0, #0
   17d30:	bge	17e08 <close@plt+0x6db8>
   17d34:	b	17d38 <close@plt+0x6ce8>
   17d38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d3c:	ldr	r1, [fp, #8]
   17d40:	asr	r3, r1, #31
   17d44:	mvn	r2, #0
   17d48:	mvn	ip, #-2147483648	; 0x80000000
   17d4c:	str	r0, [sp, #56]	; 0x38
   17d50:	mov	r0, r2
   17d54:	str	r1, [sp, #52]	; 0x34
   17d58:	mov	r1, ip
   17d5c:	ldr	r2, [sp, #52]	; 0x34
   17d60:	bl	1a948 <close@plt+0x98f8>
   17d64:	ldr	r2, [sp, #56]	; 0x38
   17d68:	subs	r0, r2, r0
   17d6c:	rscs	r1, r1, r2, asr #31
   17d70:	blt	17f54 <close@plt+0x6f04>
   17d74:	b	17f68 <close@plt+0x6f18>
   17d78:	b	17d7c <close@plt+0x6d2c>
   17d7c:	ldr	r0, [pc, #1116]	; 181e0 <close@plt+0x7190>
   17d80:	ldr	r1, [fp, #8]
   17d84:	cmp	r1, r0
   17d88:	blt	17da0 <close@plt+0x6d50>
   17d8c:	b	17db4 <close@plt+0x6d64>
   17d90:	ldr	r0, [fp, #8]
   17d94:	movw	r1, #0
   17d98:	cmp	r1, r0
   17d9c:	bge	17db4 <close@plt+0x6d64>
   17da0:	mov	r0, #0
   17da4:	mvn	r1, #0
   17da8:	str	r1, [sp, #48]	; 0x30
   17dac:	str	r0, [sp, #44]	; 0x2c
   17db0:	b	17de8 <close@plt+0x6d98>
   17db4:	ldr	r0, [fp, #8]
   17db8:	rsb	r0, r0, #0
   17dbc:	asr	r3, r0, #31
   17dc0:	mvn	r1, #0
   17dc4:	mvn	r2, #-2147483648	; 0x80000000
   17dc8:	str	r0, [sp, #40]	; 0x28
   17dcc:	mov	r0, r1
   17dd0:	mov	r1, r2
   17dd4:	ldr	r2, [sp, #40]	; 0x28
   17dd8:	bl	1a948 <close@plt+0x98f8>
   17ddc:	str	r0, [sp, #48]	; 0x30
   17de0:	str	r1, [sp, #44]	; 0x2c
   17de4:	b	17de8 <close@plt+0x6d98>
   17de8:	ldr	r0, [sp, #44]	; 0x2c
   17dec:	ldr	r1, [sp, #48]	; 0x30
   17df0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17df4:	mvn	r2, r2
   17df8:	subs	r1, r2, r1
   17dfc:	rscs	r0, r0, r2, asr #31
   17e00:	bge	17f54 <close@plt+0x6f04>
   17e04:	b	17f68 <close@plt+0x6f18>
   17e08:	ldr	r0, [fp, #8]
   17e0c:	cmn	r0, #1
   17e10:	bne	17e54 <close@plt+0x6e04>
   17e14:	b	17e18 <close@plt+0x6dc8>
   17e18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e1c:	mov	r1, #-2147483648	; 0x80000000
   17e20:	add	r1, r1, r0, asr #31
   17e24:	rsbs	r0, r0, #0
   17e28:	rscs	r1, r1, #0
   17e2c:	blt	17f54 <close@plt+0x6f04>
   17e30:	b	17f68 <close@plt+0x6f18>
   17e34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e38:	movw	r1, #0
   17e3c:	cmp	r1, r0
   17e40:	bge	17f68 <close@plt+0x6f18>
   17e44:	mov	r0, #0
   17e48:	cmp	r0, #0
   17e4c:	bne	17f54 <close@plt+0x6f04>
   17e50:	b	17f68 <close@plt+0x6f18>
   17e54:	ldr	r0, [fp, #8]
   17e58:	asr	r3, r0, #31
   17e5c:	mov	r1, #0
   17e60:	mov	r2, #-2147483648	; 0x80000000
   17e64:	str	r0, [sp, #36]	; 0x24
   17e68:	mov	r0, r1
   17e6c:	mov	r1, r2
   17e70:	ldr	r2, [sp, #36]	; 0x24
   17e74:	bl	1a948 <close@plt+0x98f8>
   17e78:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17e7c:	subs	r0, r0, r2
   17e80:	sbcs	r1, r1, r2, asr #31
   17e84:	blt	17f54 <close@plt+0x6f04>
   17e88:	b	17f68 <close@plt+0x6f18>
   17e8c:	ldr	r0, [fp, #8]
   17e90:	cmp	r0, #0
   17e94:	bne	17e9c <close@plt+0x6e4c>
   17e98:	b	17f68 <close@plt+0x6f18>
   17e9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ea0:	cmp	r0, #0
   17ea4:	bge	17f1c <close@plt+0x6ecc>
   17ea8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17eac:	cmn	r0, #1
   17eb0:	bne	17ee4 <close@plt+0x6e94>
   17eb4:	b	17eb8 <close@plt+0x6e68>
   17eb8:	ldr	r0, [fp, #8]
   17ebc:	mov	r1, #-2147483648	; 0x80000000
   17ec0:	add	r1, r1, r0, asr #31
   17ec4:	rsbs	r0, r0, #0
   17ec8:	rscs	r1, r1, #0
   17ecc:	blt	17f54 <close@plt+0x6f04>
   17ed0:	b	17f68 <close@plt+0x6f18>
   17ed4:	mov	r0, #0
   17ed8:	cmp	r0, #0
   17edc:	bne	17f54 <close@plt+0x6f04>
   17ee0:	b	17f68 <close@plt+0x6f18>
   17ee4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ee8:	asr	r3, r0, #31
   17eec:	mov	r1, #0
   17ef0:	mov	r2, #-2147483648	; 0x80000000
   17ef4:	str	r0, [sp, #32]
   17ef8:	mov	r0, r1
   17efc:	mov	r1, r2
   17f00:	ldr	r2, [sp, #32]
   17f04:	bl	1a948 <close@plt+0x98f8>
   17f08:	ldr	r2, [fp, #8]
   17f0c:	subs	r0, r0, r2
   17f10:	sbcs	r1, r1, r2, asr #31
   17f14:	blt	17f54 <close@plt+0x6f04>
   17f18:	b	17f68 <close@plt+0x6f18>
   17f1c:	ldr	r0, [fp, #8]
   17f20:	asr	r3, r0, #31
   17f24:	mvn	r1, #0
   17f28:	mvn	r2, #-2147483648	; 0x80000000
   17f2c:	str	r0, [sp, #28]
   17f30:	mov	r0, r1
   17f34:	mov	r1, r2
   17f38:	ldr	r2, [sp, #28]
   17f3c:	bl	1a948 <close@plt+0x98f8>
   17f40:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17f44:	subs	r0, r0, r2
   17f48:	sbcs	r1, r1, r2, asr #31
   17f4c:	bge	17f68 <close@plt+0x6f18>
   17f50:	b	17f54 <close@plt+0x6f04>
   17f54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f58:	ldr	r1, [fp, #8]
   17f5c:	mul	r0, r0, r1
   17f60:	str	r0, [fp, #-28]	; 0xffffffe4
   17f64:	b	181b0 <close@plt+0x7160>
   17f68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f6c:	ldr	r1, [fp, #8]
   17f70:	mul	r0, r0, r1
   17f74:	str	r0, [fp, #-28]	; 0xffffffe4
   17f78:	b	181b4 <close@plt+0x7164>
   17f7c:	ldr	r0, [fp, #8]
   17f80:	cmp	r0, #0
   17f84:	bge	180d4 <close@plt+0x7084>
   17f88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f8c:	cmp	r0, #0
   17f90:	bge	1805c <close@plt+0x700c>
   17f94:	b	17fd4 <close@plt+0x6f84>
   17f98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f9c:	ldr	r1, [fp, #8]
   17fa0:	asr	r3, r1, #31
   17fa4:	mvn	r2, #0
   17fa8:	str	r0, [sp, #24]
   17fac:	mov	r0, r2
   17fb0:	str	r1, [sp, #20]
   17fb4:	mov	r1, r2
   17fb8:	ldr	r2, [sp, #20]
   17fbc:	bl	1aa1c <close@plt+0x99cc>
   17fc0:	ldr	r2, [sp, #24]
   17fc4:	subs	r0, r2, r0
   17fc8:	rscs	r1, r1, r2, asr #31
   17fcc:	bcc	18188 <close@plt+0x7138>
   17fd0:	b	1819c <close@plt+0x714c>
   17fd4:	b	17fd8 <close@plt+0x6f88>
   17fd8:	ldr	r0, [pc, #512]	; 181e0 <close@plt+0x7190>
   17fdc:	ldr	r1, [fp, #8]
   17fe0:	cmp	r1, r0
   17fe4:	blt	17ffc <close@plt+0x6fac>
   17fe8:	b	18010 <close@plt+0x6fc0>
   17fec:	ldr	r0, [fp, #8]
   17ff0:	movw	r1, #0
   17ff4:	cmp	r1, r0
   17ff8:	bge	18010 <close@plt+0x6fc0>
   17ffc:	mov	r0, #1
   18000:	mvn	r1, #0
   18004:	str	r1, [sp, #16]
   18008:	str	r0, [sp, #12]
   1800c:	b	1803c <close@plt+0x6fec>
   18010:	ldr	r0, [fp, #8]
   18014:	rsb	r0, r0, #0
   18018:	asr	r3, r0, #31
   1801c:	mvn	r1, #0
   18020:	str	r0, [sp, #8]
   18024:	mov	r0, r1
   18028:	ldr	r2, [sp, #8]
   1802c:	bl	1aa1c <close@plt+0x99cc>
   18030:	str	r0, [sp, #16]
   18034:	str	r1, [sp, #12]
   18038:	b	1803c <close@plt+0x6fec>
   1803c:	ldr	r0, [sp, #12]
   18040:	ldr	r1, [sp, #16]
   18044:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18048:	mvn	r2, r2
   1804c:	subs	r1, r2, r1
   18050:	rscs	r0, r0, r2, asr #31
   18054:	bcs	18188 <close@plt+0x7138>
   18058:	b	1819c <close@plt+0x714c>
   1805c:	b	18060 <close@plt+0x7010>
   18060:	b	180b8 <close@plt+0x7068>
   18064:	b	180b8 <close@plt+0x7068>
   18068:	ldr	r0, [fp, #8]
   1806c:	cmn	r0, #1
   18070:	bne	180b8 <close@plt+0x7068>
   18074:	b	18078 <close@plt+0x7028>
   18078:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1807c:	add	r0, r0, #0
   18080:	movw	r1, #0
   18084:	cmp	r1, r0
   18088:	blt	18188 <close@plt+0x7138>
   1808c:	b	1819c <close@plt+0x714c>
   18090:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18094:	movw	r1, #0
   18098:	cmp	r1, r0
   1809c:	bge	1819c <close@plt+0x714c>
   180a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   180a4:	sub	r0, r0, #1
   180a8:	mvn	r1, #0
   180ac:	cmp	r1, r0
   180b0:	blt	18188 <close@plt+0x7138>
   180b4:	b	1819c <close@plt+0x714c>
   180b8:	ldr	r0, [fp, #8]
   180bc:	movw	r1, #0
   180c0:	sdiv	r0, r1, r0
   180c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   180c8:	cmp	r0, r1
   180cc:	blt	18188 <close@plt+0x7138>
   180d0:	b	1819c <close@plt+0x714c>
   180d4:	ldr	r0, [fp, #8]
   180d8:	cmp	r0, #0
   180dc:	bne	180e4 <close@plt+0x7094>
   180e0:	b	1819c <close@plt+0x714c>
   180e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   180e8:	cmp	r0, #0
   180ec:	bge	18158 <close@plt+0x7108>
   180f0:	b	180f4 <close@plt+0x70a4>
   180f4:	b	1813c <close@plt+0x70ec>
   180f8:	b	1813c <close@plt+0x70ec>
   180fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18100:	cmn	r0, #1
   18104:	bne	1813c <close@plt+0x70ec>
   18108:	b	1810c <close@plt+0x70bc>
   1810c:	ldr	r0, [fp, #8]
   18110:	add	r0, r0, #0
   18114:	movw	r1, #0
   18118:	cmp	r1, r0
   1811c:	blt	18188 <close@plt+0x7138>
   18120:	b	1819c <close@plt+0x714c>
   18124:	ldr	r0, [fp, #8]
   18128:	sub	r0, r0, #1
   1812c:	mvn	r1, #0
   18130:	cmp	r1, r0
   18134:	blt	18188 <close@plt+0x7138>
   18138:	b	1819c <close@plt+0x714c>
   1813c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18140:	movw	r1, #0
   18144:	sdiv	r0, r1, r0
   18148:	ldr	r1, [fp, #8]
   1814c:	cmp	r0, r1
   18150:	blt	18188 <close@plt+0x7138>
   18154:	b	1819c <close@plt+0x714c>
   18158:	ldr	r0, [fp, #8]
   1815c:	asr	r3, r0, #31
   18160:	mvn	r1, #0
   18164:	str	r0, [sp, #4]
   18168:	mov	r0, r1
   1816c:	ldr	r2, [sp, #4]
   18170:	bl	1aa1c <close@plt+0x99cc>
   18174:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18178:	subs	r0, r0, r2
   1817c:	sbcs	r1, r1, r2, asr #31
   18180:	bcs	1819c <close@plt+0x714c>
   18184:	b	18188 <close@plt+0x7138>
   18188:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1818c:	ldr	r1, [fp, #8]
   18190:	mul	r0, r0, r1
   18194:	str	r0, [fp, #-28]	; 0xffffffe4
   18198:	b	181b0 <close@plt+0x7160>
   1819c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181a0:	ldr	r1, [fp, #8]
   181a4:	mul	r0, r0, r1
   181a8:	str	r0, [fp, #-28]	; 0xffffffe4
   181ac:	b	181b4 <close@plt+0x7164>
   181b0:	bl	1838c <close@plt+0x733c>
   181b4:	ldr	r0, [fp, #-4]
   181b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   181bc:	bl	156ec <close@plt+0x469c>
   181c0:	str	r0, [fp, #-4]
   181c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181c8:	ldr	r1, [fp, #-8]
   181cc:	str	r0, [r1]
   181d0:	ldr	r0, [fp, #-4]
   181d4:	mov	sp, fp
   181d8:	pop	{fp, pc}
   181dc:	svcvc	0x00ffffff
   181e0:	andhi	r0, r0, r1
   181e4:	andhi	r0, r0, r0
   181e8:			; <UNDEFINED> instruction: 0xffff8000
   181ec:	push	{fp, lr}
   181f0:	mov	fp, sp
   181f4:	sub	sp, sp, #8
   181f8:	str	r0, [sp, #4]
   181fc:	ldr	r0, [sp, #4]
   18200:	movw	r1, #1
   18204:	bl	18210 <close@plt+0x71c0>
   18208:	mov	sp, fp
   1820c:	pop	{fp, pc}
   18210:	push	{fp, lr}
   18214:	mov	fp, sp
   18218:	sub	sp, sp, #8
   1821c:	str	r0, [sp, #4]
   18220:	str	r1, [sp]
   18224:	ldr	r0, [sp, #4]
   18228:	ldr	r1, [sp]
   1822c:	bl	183dc <close@plt+0x738c>
   18230:	bl	15678 <close@plt+0x4628>
   18234:	mov	sp, fp
   18238:	pop	{fp, pc}
   1823c:	push	{fp, lr}
   18240:	mov	fp, sp
   18244:	sub	sp, sp, #8
   18248:	str	r0, [sp, #4]
   1824c:	ldr	r0, [sp, #4]
   18250:	movw	r1, #1
   18254:	bl	18260 <close@plt+0x7210>
   18258:	mov	sp, fp
   1825c:	pop	{fp, pc}
   18260:	push	{fp, lr}
   18264:	mov	fp, sp
   18268:	sub	sp, sp, #8
   1826c:	str	r0, [sp, #4]
   18270:	str	r1, [sp]
   18274:	ldr	r0, [sp, #4]
   18278:	ldr	r1, [sp]
   1827c:	bl	18bb4 <close@plt+0x7b64>
   18280:	bl	15678 <close@plt+0x4628>
   18284:	mov	sp, fp
   18288:	pop	{fp, pc}
   1828c:	push	{fp, lr}
   18290:	mov	fp, sp
   18294:	sub	sp, sp, #16
   18298:	str	r0, [fp, #-4]
   1829c:	str	r1, [sp, #8]
   182a0:	ldr	r0, [sp, #8]
   182a4:	bl	15654 <close@plt+0x4604>
   182a8:	ldr	r1, [fp, #-4]
   182ac:	ldr	r2, [sp, #8]
   182b0:	str	r0, [sp, #4]
   182b4:	bl	10e4c <memcpy@plt>
   182b8:	ldr	r0, [sp, #4]
   182bc:	mov	sp, fp
   182c0:	pop	{fp, pc}
   182c4:	push	{fp, lr}
   182c8:	mov	fp, sp
   182cc:	sub	sp, sp, #16
   182d0:	str	r0, [fp, #-4]
   182d4:	str	r1, [sp, #8]
   182d8:	ldr	r0, [sp, #8]
   182dc:	bl	156a8 <close@plt+0x4658>
   182e0:	ldr	r1, [fp, #-4]
   182e4:	ldr	r2, [sp, #8]
   182e8:	str	r0, [sp, #4]
   182ec:	bl	10e4c <memcpy@plt>
   182f0:	ldr	r0, [sp, #4]
   182f4:	mov	sp, fp
   182f8:	pop	{fp, pc}
   182fc:	push	{fp, lr}
   18300:	mov	fp, sp
   18304:	sub	sp, sp, #16
   18308:	str	r0, [fp, #-4]
   1830c:	str	r1, [sp, #8]
   18310:	ldr	r0, [sp, #8]
   18314:	add	r0, r0, #1
   18318:	bl	156a8 <close@plt+0x4658>
   1831c:	str	r0, [sp, #4]
   18320:	ldr	r0, [sp, #4]
   18324:	ldr	r1, [sp, #8]
   18328:	add	r0, r0, r1
   1832c:	movw	r1, #0
   18330:	strb	r1, [r0]
   18334:	ldr	r0, [sp, #4]
   18338:	ldr	r1, [fp, #-4]
   1833c:	ldr	r2, [sp, #8]
   18340:	str	r0, [sp]
   18344:	bl	10e4c <memcpy@plt>
   18348:	ldr	r0, [sp]
   1834c:	mov	sp, fp
   18350:	pop	{fp, pc}
   18354:	push	{fp, lr}
   18358:	mov	fp, sp
   1835c:	sub	sp, sp, #8
   18360:	str	r0, [sp, #4]
   18364:	ldr	r0, [sp, #4]
   18368:	ldr	r1, [sp, #4]
   1836c:	str	r0, [sp]
   18370:	mov	r0, r1
   18374:	bl	10f78 <strlen@plt>
   18378:	add	r1, r0, #1
   1837c:	ldr	r0, [sp]
   18380:	bl	1828c <close@plt+0x723c>
   18384:	mov	sp, fp
   18388:	pop	{fp, pc}
   1838c:	push	{fp, lr}
   18390:	mov	fp, sp
   18394:	sub	sp, sp, #8
   18398:	movw	r0, #49388	; 0xc0ec
   1839c:	movt	r0, #2
   183a0:	ldr	r0, [r0]
   183a4:	movw	r1, #46620	; 0xb61c
   183a8:	movt	r1, #1
   183ac:	str	r0, [sp, #4]
   183b0:	mov	r0, r1
   183b4:	bl	10f6c <gettext@plt>
   183b8:	ldr	r1, [sp, #4]
   183bc:	str	r0, [sp]
   183c0:	mov	r0, r1
   183c4:	movw	r1, #0
   183c8:	movw	r2, #45499	; 0xb1bb
   183cc:	movt	r2, #1
   183d0:	ldr	r3, [sp]
   183d4:	bl	10ef4 <error@plt>
   183d8:	bl	11044 <abort@plt>
   183dc:	push	{fp, lr}
   183e0:	mov	fp, sp
   183e4:	sub	sp, sp, #16
   183e8:	str	r0, [sp, #8]
   183ec:	str	r1, [sp, #4]
   183f0:	ldr	r0, [sp, #8]
   183f4:	cmp	r0, #0
   183f8:	beq	18408 <close@plt+0x73b8>
   183fc:	ldr	r0, [sp, #4]
   18400:	cmp	r0, #0
   18404:	bne	18414 <close@plt+0x73c4>
   18408:	movw	r0, #1
   1840c:	str	r0, [sp, #4]
   18410:	str	r0, [sp, #8]
   18414:	ldr	r0, [sp, #4]
   18418:	cmp	r0, #0
   1841c:	beq	18450 <close@plt+0x7400>
   18420:	ldr	r0, [pc, #76]	; 18474 <close@plt+0x7424>
   18424:	ldr	r1, [sp, #4]
   18428:	udiv	r0, r0, r1
   1842c:	ldr	r1, [sp, #8]
   18430:	cmp	r0, r1
   18434:	bcs	18450 <close@plt+0x7400>
   18438:	bl	10f90 <__errno_location@plt>
   1843c:	movw	r1, #12
   18440:	str	r1, [r0]
   18444:	movw	r0, #0
   18448:	str	r0, [fp, #-4]
   1844c:	b	18468 <close@plt+0x7418>
   18450:	ldr	r0, [sp, #8]
   18454:	ldr	r1, [sp, #4]
   18458:	bl	10dec <calloc@plt>
   1845c:	str	r0, [sp]
   18460:	ldr	r0, [sp]
   18464:	str	r0, [fp, #-4]
   18468:	ldr	r0, [fp, #-4]
   1846c:	mov	sp, fp
   18470:	pop	{fp, pc}
   18474:	svcvc	0x00ffffff
   18478:	push	{fp, lr}
   1847c:	mov	fp, sp
   18480:	sub	sp, sp, #16
   18484:	str	r0, [sp, #8]
   18488:	ldr	r0, [sp, #8]
   1848c:	cmp	r0, #0
   18490:	bne	1849c <close@plt+0x744c>
   18494:	movw	r0, #1
   18498:	str	r0, [sp, #8]
   1849c:	ldr	r0, [pc, #64]	; 184e4 <close@plt+0x7494>
   184a0:	ldr	r1, [sp, #8]
   184a4:	cmp	r0, r1
   184a8:	bcs	184c4 <close@plt+0x7474>
   184ac:	bl	10f90 <__errno_location@plt>
   184b0:	movw	r1, #12
   184b4:	str	r1, [r0]
   184b8:	movw	r0, #0
   184bc:	str	r0, [fp, #-4]
   184c0:	b	184d8 <close@plt+0x7488>
   184c4:	ldr	r0, [sp, #8]
   184c8:	bl	10f18 <malloc@plt>
   184cc:	str	r0, [sp, #4]
   184d0:	ldr	r0, [sp, #4]
   184d4:	str	r0, [fp, #-4]
   184d8:	ldr	r0, [fp, #-4]
   184dc:	mov	sp, fp
   184e0:	pop	{fp, pc}
   184e4:	svcvc	0x00ffffff
   184e8:	push	{fp, lr}
   184ec:	mov	fp, sp
   184f0:	sub	sp, sp, #16
   184f4:	str	r0, [sp, #8]
   184f8:	str	r1, [sp, #4]
   184fc:	ldr	r0, [sp, #8]
   18500:	movw	r1, #0
   18504:	cmp	r0, r1
   18508:	bne	1851c <close@plt+0x74cc>
   1850c:	ldr	r0, [sp, #4]
   18510:	bl	18478 <close@plt+0x7428>
   18514:	str	r0, [fp, #-4]
   18518:	b	1857c <close@plt+0x752c>
   1851c:	ldr	r0, [sp, #4]
   18520:	cmp	r0, #0
   18524:	bne	1853c <close@plt+0x74ec>
   18528:	ldr	r0, [sp, #8]
   1852c:	bl	12344 <close@plt+0x12f4>
   18530:	movw	r0, #0
   18534:	str	r0, [fp, #-4]
   18538:	b	1857c <close@plt+0x752c>
   1853c:	ldr	r0, [pc, #68]	; 18588 <close@plt+0x7538>
   18540:	ldr	r1, [sp, #4]
   18544:	cmp	r0, r1
   18548:	bcs	18564 <close@plt+0x7514>
   1854c:	bl	10f90 <__errno_location@plt>
   18550:	movw	r1, #12
   18554:	str	r1, [r0]
   18558:	movw	r0, #0
   1855c:	str	r0, [fp, #-4]
   18560:	b	1857c <close@plt+0x752c>
   18564:	ldr	r0, [sp, #8]
   18568:	ldr	r1, [sp, #4]
   1856c:	bl	10e94 <realloc@plt>
   18570:	str	r0, [sp]
   18574:	ldr	r0, [sp]
   18578:	str	r0, [fp, #-4]
   1857c:	ldr	r0, [fp, #-4]
   18580:	mov	sp, fp
   18584:	pop	{fp, pc}
   18588:	svcvc	0x00ffffff
   1858c:	sub	sp, sp, #16
   18590:	str	r0, [sp, #12]
   18594:	ldr	r0, [sp, #12]
   18598:	str	r0, [sp, #8]
   1859c:	movw	r0, #0
   185a0:	strb	r0, [sp, #3]
   185a4:	ldr	r0, [sp, #8]
   185a8:	ldrb	r0, [r0]
   185ac:	cmp	r0, #47	; 0x2f
   185b0:	bne	185c4 <close@plt+0x7574>
   185b4:	ldr	r0, [sp, #8]
   185b8:	add	r0, r0, #1
   185bc:	str	r0, [sp, #8]
   185c0:	b	185a4 <close@plt+0x7554>
   185c4:	ldr	r0, [sp, #8]
   185c8:	str	r0, [sp, #4]
   185cc:	ldr	r0, [sp, #4]
   185d0:	ldrsb	r0, [r0]
   185d4:	cmp	r0, #0
   185d8:	beq	1862c <close@plt+0x75dc>
   185dc:	ldr	r0, [sp, #4]
   185e0:	ldrb	r0, [r0]
   185e4:	cmp	r0, #47	; 0x2f
   185e8:	bne	185f8 <close@plt+0x75a8>
   185ec:	movw	r0, #1
   185f0:	strb	r0, [sp, #3]
   185f4:	b	18618 <close@plt+0x75c8>
   185f8:	ldrb	r0, [sp, #3]
   185fc:	tst	r0, #1
   18600:	beq	18614 <close@plt+0x75c4>
   18604:	ldr	r0, [sp, #4]
   18608:	str	r0, [sp, #8]
   1860c:	movw	r0, #0
   18610:	strb	r0, [sp, #3]
   18614:	b	18618 <close@plt+0x75c8>
   18618:	b	1861c <close@plt+0x75cc>
   1861c:	ldr	r0, [sp, #4]
   18620:	add	r0, r0, #1
   18624:	str	r0, [sp, #4]
   18628:	b	185cc <close@plt+0x757c>
   1862c:	ldr	r0, [sp, #8]
   18630:	add	sp, sp, #16
   18634:	bx	lr
   18638:	push	{fp, lr}
   1863c:	mov	fp, sp
   18640:	sub	sp, sp, #16
   18644:	str	r0, [fp, #-4]
   18648:	movw	r0, #0
   1864c:	str	r0, [sp, #4]
   18650:	ldr	r0, [fp, #-4]
   18654:	bl	10f78 <strlen@plt>
   18658:	str	r0, [sp, #8]
   1865c:	ldr	r0, [sp, #8]
   18660:	movw	r1, #1
   18664:	cmp	r1, r0
   18668:	movw	r0, #0
   1866c:	str	r0, [sp]
   18670:	bcs	18698 <close@plt+0x7648>
   18674:	ldr	r0, [fp, #-4]
   18678:	ldr	r1, [sp, #8]
   1867c:	sub	r1, r1, #1
   18680:	add	r0, r0, r1
   18684:	ldrb	r0, [r0]
   18688:	cmp	r0, #47	; 0x2f
   1868c:	movw	r0, #0
   18690:	moveq	r0, #1
   18694:	str	r0, [sp]
   18698:	ldr	r0, [sp]
   1869c:	tst	r0, #1
   186a0:	beq	186bc <close@plt+0x766c>
   186a4:	b	186a8 <close@plt+0x7658>
   186a8:	ldr	r0, [sp, #8]
   186ac:	mvn	r1, #0
   186b0:	add	r0, r0, r1
   186b4:	str	r0, [sp, #8]
   186b8:	b	1865c <close@plt+0x760c>
   186bc:	ldr	r0, [sp, #8]
   186c0:	mov	sp, fp
   186c4:	pop	{fp, pc}
   186c8:	push	{fp, lr}
   186cc:	mov	fp, sp
   186d0:	sub	sp, sp, #24
   186d4:	str	r0, [fp, #-8]
   186d8:	str	r1, [sp, #12]
   186dc:	ldr	r0, [fp, #-8]
   186e0:	str	r0, [sp, #8]
   186e4:	ldr	r0, [sp, #12]
   186e8:	str	r0, [sp, #4]
   186ec:	ldr	r0, [sp, #8]
   186f0:	ldr	r1, [sp, #4]
   186f4:	cmp	r0, r1
   186f8:	bne	18708 <close@plt+0x76b8>
   186fc:	movw	r0, #0
   18700:	str	r0, [fp, #-4]
   18704:	b	18774 <close@plt+0x7724>
   18708:	b	1870c <close@plt+0x76bc>
   1870c:	ldr	r0, [sp, #8]
   18710:	ldrb	r0, [r0]
   18714:	bl	1a6c8 <close@plt+0x9678>
   18718:	strb	r0, [sp, #3]
   1871c:	ldr	r0, [sp, #4]
   18720:	ldrb	r0, [r0]
   18724:	bl	1a6c8 <close@plt+0x9678>
   18728:	strb	r0, [sp, #2]
   1872c:	ldrb	r0, [sp, #3]
   18730:	cmp	r0, #0
   18734:	bne	1873c <close@plt+0x76ec>
   18738:	b	18764 <close@plt+0x7714>
   1873c:	ldr	r0, [sp, #8]
   18740:	add	r0, r0, #1
   18744:	str	r0, [sp, #8]
   18748:	ldr	r0, [sp, #4]
   1874c:	add	r0, r0, #1
   18750:	str	r0, [sp, #4]
   18754:	ldrb	r0, [sp, #3]
   18758:	ldrb	r1, [sp, #2]
   1875c:	cmp	r0, r1
   18760:	beq	1870c <close@plt+0x76bc>
   18764:	ldrb	r0, [sp, #3]
   18768:	ldrb	r1, [sp, #2]
   1876c:	sub	r0, r0, r1
   18770:	str	r0, [fp, #-4]
   18774:	ldr	r0, [fp, #-4]
   18778:	mov	sp, fp
   1877c:	pop	{fp, pc}
   18780:	push	{fp, lr}
   18784:	mov	fp, sp
   18788:	sub	sp, sp, #16
   1878c:	str	r0, [sp, #8]
   18790:	ldr	r0, [sp, #8]
   18794:	bl	10ed0 <__fpending@plt>
   18798:	cmp	r0, #0
   1879c:	movw	r0, #0
   187a0:	movne	r0, #1
   187a4:	and	r0, r0, #1
   187a8:	strb	r0, [sp, #7]
   187ac:	ldr	r0, [sp, #8]
   187b0:	bl	10edc <ferror_unlocked@plt>
   187b4:	cmp	r0, #0
   187b8:	movw	r0, #0
   187bc:	movne	r0, #1
   187c0:	and	r0, r0, #1
   187c4:	strb	r0, [sp, #6]
   187c8:	ldr	r0, [sp, #8]
   187cc:	bl	18850 <close@plt+0x7800>
   187d0:	cmp	r0, #0
   187d4:	movw	r0, #0
   187d8:	movne	r0, #1
   187dc:	and	r0, r0, #1
   187e0:	strb	r0, [sp, #5]
   187e4:	ldrb	r0, [sp, #6]
   187e8:	tst	r0, #1
   187ec:	bne	18818 <close@plt+0x77c8>
   187f0:	ldrb	r0, [sp, #5]
   187f4:	tst	r0, #1
   187f8:	beq	1883c <close@plt+0x77ec>
   187fc:	ldrb	r0, [sp, #7]
   18800:	tst	r0, #1
   18804:	bne	18818 <close@plt+0x77c8>
   18808:	bl	10f90 <__errno_location@plt>
   1880c:	ldr	r0, [r0]
   18810:	cmp	r0, #9
   18814:	beq	1883c <close@plt+0x77ec>
   18818:	ldrb	r0, [sp, #5]
   1881c:	tst	r0, #1
   18820:	bne	18830 <close@plt+0x77e0>
   18824:	bl	10f90 <__errno_location@plt>
   18828:	movw	r1, #0
   1882c:	str	r1, [r0]
   18830:	mvn	r0, #0
   18834:	str	r0, [fp, #-4]
   18838:	b	18844 <close@plt+0x77f4>
   1883c:	movw	r0, #0
   18840:	str	r0, [fp, #-4]
   18844:	ldr	r0, [fp, #-4]
   18848:	mov	sp, fp
   1884c:	pop	{fp, pc}
   18850:	push	{fp, lr}
   18854:	mov	fp, sp
   18858:	sub	sp, sp, #32
   1885c:	str	r0, [fp, #-8]
   18860:	movw	r0, #0
   18864:	str	r0, [fp, #-12]
   18868:	str	r0, [sp, #12]
   1886c:	ldr	r0, [fp, #-8]
   18870:	bl	10fb4 <fileno@plt>
   18874:	str	r0, [sp, #16]
   18878:	ldr	r0, [sp, #16]
   1887c:	cmp	r0, #0
   18880:	bge	18894 <close@plt+0x7844>
   18884:	ldr	r0, [fp, #-8]
   18888:	bl	10fc0 <fclose@plt>
   1888c:	str	r0, [fp, #-4]
   18890:	b	18930 <close@plt+0x78e0>
   18894:	ldr	r0, [fp, #-8]
   18898:	bl	10f30 <__freading@plt>
   1889c:	cmp	r0, #0
   188a0:	beq	188d8 <close@plt+0x7888>
   188a4:	ldr	r0, [fp, #-8]
   188a8:	bl	10fb4 <fileno@plt>
   188ac:	mov	r1, sp
   188b0:	mov	r2, #1
   188b4:	str	r2, [r1]
   188b8:	mov	r1, #0
   188bc:	mov	r2, r1
   188c0:	mov	r3, r1
   188c4:	bl	10eb8 <lseek64@plt>
   188c8:	and	r0, r0, r1
   188cc:	cmn	r0, #1
   188d0:	beq	188f4 <close@plt+0x78a4>
   188d4:	b	188d8 <close@plt+0x7888>
   188d8:	ldr	r0, [fp, #-8]
   188dc:	bl	1893c <close@plt+0x78ec>
   188e0:	cmp	r0, #0
   188e4:	beq	188f4 <close@plt+0x78a4>
   188e8:	bl	10f90 <__errno_location@plt>
   188ec:	ldr	r0, [r0]
   188f0:	str	r0, [fp, #-12]
   188f4:	ldr	r0, [fp, #-8]
   188f8:	bl	10fc0 <fclose@plt>
   188fc:	str	r0, [sp, #12]
   18900:	ldr	r0, [fp, #-12]
   18904:	cmp	r0, #0
   18908:	beq	18928 <close@plt+0x78d8>
   1890c:	ldr	r0, [fp, #-12]
   18910:	str	r0, [sp, #8]
   18914:	bl	10f90 <__errno_location@plt>
   18918:	ldr	r1, [sp, #8]
   1891c:	str	r1, [r0]
   18920:	mvn	r0, #0
   18924:	str	r0, [sp, #12]
   18928:	ldr	r0, [sp, #12]
   1892c:	str	r0, [fp, #-4]
   18930:	ldr	r0, [fp, #-4]
   18934:	mov	sp, fp
   18938:	pop	{fp, pc}
   1893c:	push	{fp, lr}
   18940:	mov	fp, sp
   18944:	sub	sp, sp, #8
   18948:	str	r0, [sp]
   1894c:	ldr	r0, [sp]
   18950:	movw	r1, #0
   18954:	cmp	r0, r1
   18958:	beq	1896c <close@plt+0x791c>
   1895c:	ldr	r0, [sp]
   18960:	bl	10f30 <__freading@plt>
   18964:	cmp	r0, #0
   18968:	bne	1897c <close@plt+0x792c>
   1896c:	ldr	r0, [sp]
   18970:	bl	10e28 <fflush@plt>
   18974:	str	r0, [sp, #4]
   18978:	b	18990 <close@plt+0x7940>
   1897c:	ldr	r0, [sp]
   18980:	bl	1899c <close@plt+0x794c>
   18984:	ldr	r0, [sp]
   18988:	bl	10e28 <fflush@plt>
   1898c:	str	r0, [sp, #4]
   18990:	ldr	r0, [sp, #4]
   18994:	mov	sp, fp
   18998:	pop	{fp, pc}
   1899c:	push	{fp, lr}
   189a0:	mov	fp, sp
   189a4:	sub	sp, sp, #8
   189a8:	str	r0, [sp, #4]
   189ac:	ldr	r0, [sp, #4]
   189b0:	ldr	r0, [r0]
   189b4:	and	r0, r0, #256	; 0x100
   189b8:	cmp	r0, #0
   189bc:	beq	189e0 <close@plt+0x7990>
   189c0:	ldr	r0, [sp, #4]
   189c4:	mov	r1, sp
   189c8:	mov	r2, #1
   189cc:	str	r2, [r1]
   189d0:	mov	r1, #0
   189d4:	mov	r2, r1
   189d8:	mov	r3, r1
   189dc:	bl	189e8 <close@plt+0x7998>
   189e0:	mov	sp, fp
   189e4:	pop	{fp, pc}
   189e8:	push	{fp, lr}
   189ec:	mov	fp, sp
   189f0:	sub	sp, sp, #32
   189f4:	ldr	r1, [fp, #8]
   189f8:	str	r0, [fp, #-8]
   189fc:	str	r3, [sp, #20]
   18a00:	str	r2, [sp, #16]
   18a04:	ldr	r0, [fp, #-8]
   18a08:	ldr	r0, [r0, #8]
   18a0c:	ldr	r2, [fp, #-8]
   18a10:	ldr	r2, [r2, #4]
   18a14:	cmp	r0, r2
   18a18:	bne	18ac4 <close@plt+0x7a74>
   18a1c:	ldr	r0, [fp, #-8]
   18a20:	ldr	r0, [r0, #20]
   18a24:	ldr	r1, [fp, #-8]
   18a28:	ldr	r1, [r1, #16]
   18a2c:	cmp	r0, r1
   18a30:	bne	18ac4 <close@plt+0x7a74>
   18a34:	ldr	r0, [fp, #-8]
   18a38:	ldr	r0, [r0, #36]	; 0x24
   18a3c:	movw	r1, #0
   18a40:	cmp	r0, r1
   18a44:	bne	18ac4 <close@plt+0x7a74>
   18a48:	ldr	r0, [fp, #-8]
   18a4c:	bl	10fb4 <fileno@plt>
   18a50:	ldr	r2, [sp, #16]
   18a54:	ldr	r3, [sp, #20]
   18a58:	ldr	r1, [fp, #8]
   18a5c:	mov	ip, sp
   18a60:	str	r1, [ip]
   18a64:	bl	10eb8 <lseek64@plt>
   18a68:	str	r1, [sp, #12]
   18a6c:	str	r0, [sp, #8]
   18a70:	ldr	r0, [sp, #8]
   18a74:	ldr	r1, [sp, #12]
   18a78:	and	r0, r0, r1
   18a7c:	cmn	r0, #1
   18a80:	bne	18a94 <close@plt+0x7a44>
   18a84:	b	18a88 <close@plt+0x7a38>
   18a88:	mvn	r0, #0
   18a8c:	str	r0, [fp, #-4]
   18a90:	b	18ae4 <close@plt+0x7a94>
   18a94:	ldr	r0, [fp, #-8]
   18a98:	ldr	r1, [r0]
   18a9c:	bic	r1, r1, #16
   18aa0:	str	r1, [r0]
   18aa4:	ldr	r0, [sp, #8]
   18aa8:	ldr	r1, [sp, #12]
   18aac:	ldr	r2, [fp, #-8]
   18ab0:	str	r1, [r2, #84]	; 0x54
   18ab4:	str	r0, [r2, #80]	; 0x50
   18ab8:	movw	r0, #0
   18abc:	str	r0, [fp, #-4]
   18ac0:	b	18ae4 <close@plt+0x7a94>
   18ac4:	ldr	r0, [fp, #-8]
   18ac8:	ldr	r2, [sp, #16]
   18acc:	ldr	r3, [sp, #20]
   18ad0:	ldr	r1, [fp, #8]
   18ad4:	mov	ip, sp
   18ad8:	str	r1, [ip]
   18adc:	bl	10fcc <fseeko64@plt>
   18ae0:	str	r0, [fp, #-4]
   18ae4:	ldr	r0, [fp, #-4]
   18ae8:	mov	sp, fp
   18aec:	pop	{fp, pc}
   18af0:	push	{fp, lr}
   18af4:	mov	fp, sp
   18af8:	bl	10f90 <__errno_location@plt>
   18afc:	movw	r1, #12
   18b00:	str	r1, [r0]
   18b04:	movw	r0, #0
   18b08:	pop	{fp, pc}
   18b0c:	push	{fp, lr}
   18b10:	mov	fp, sp
   18b14:	sub	sp, sp, #8
   18b18:	str	r0, [sp, #4]
   18b1c:	ldr	r0, [sp, #4]
   18b20:	cmn	r0, #1
   18b24:	bhi	18b38 <close@plt+0x7ae8>
   18b28:	ldr	r0, [sp, #4]
   18b2c:	bl	18478 <close@plt+0x7428>
   18b30:	str	r0, [sp]
   18b34:	b	18b40 <close@plt+0x7af0>
   18b38:	bl	18af0 <close@plt+0x7aa0>
   18b3c:	str	r0, [sp]
   18b40:	ldr	r0, [sp]
   18b44:	mov	sp, fp
   18b48:	pop	{fp, pc}
   18b4c:	push	{fp, lr}
   18b50:	mov	fp, sp
   18b54:	sub	sp, sp, #16
   18b58:	str	r0, [fp, #-4]
   18b5c:	str	r1, [sp, #8]
   18b60:	ldr	r0, [sp, #8]
   18b64:	cmn	r0, #1
   18b68:	bhi	18ba0 <close@plt+0x7b50>
   18b6c:	ldr	r0, [fp, #-4]
   18b70:	ldr	r1, [sp, #8]
   18b74:	ldr	r2, [sp, #8]
   18b78:	cmp	r2, #0
   18b7c:	movw	r2, #0
   18b80:	movne	r2, #1
   18b84:	mvn	r3, #0
   18b88:	eor	r2, r2, r3
   18b8c:	and	r2, r2, #1
   18b90:	orr	r1, r1, r2
   18b94:	bl	184e8 <close@plt+0x7498>
   18b98:	str	r0, [sp, #4]
   18b9c:	b	18ba8 <close@plt+0x7b58>
   18ba0:	bl	18af0 <close@plt+0x7aa0>
   18ba4:	str	r0, [sp, #4]
   18ba8:	ldr	r0, [sp, #4]
   18bac:	mov	sp, fp
   18bb0:	pop	{fp, pc}
   18bb4:	push	{fp, lr}
   18bb8:	mov	fp, sp
   18bbc:	sub	sp, sp, #16
   18bc0:	str	r0, [sp, #8]
   18bc4:	str	r1, [sp, #4]
   18bc8:	ldr	r0, [sp, #8]
   18bcc:	mvn	r1, #0
   18bd0:	cmp	r1, r0
   18bd4:	bcs	18bf8 <close@plt+0x7ba8>
   18bd8:	ldr	r0, [sp, #4]
   18bdc:	cmp	r0, #0
   18be0:	beq	18bf0 <close@plt+0x7ba0>
   18be4:	bl	18af0 <close@plt+0x7aa0>
   18be8:	str	r0, [fp, #-4]
   18bec:	b	18c38 <close@plt+0x7be8>
   18bf0:	movw	r0, #0
   18bf4:	str	r0, [sp, #8]
   18bf8:	ldr	r0, [sp, #4]
   18bfc:	mvn	r1, #0
   18c00:	cmp	r1, r0
   18c04:	bcs	18c28 <close@plt+0x7bd8>
   18c08:	ldr	r0, [sp, #8]
   18c0c:	cmp	r0, #0
   18c10:	beq	18c20 <close@plt+0x7bd0>
   18c14:	bl	18af0 <close@plt+0x7aa0>
   18c18:	str	r0, [fp, #-4]
   18c1c:	b	18c38 <close@plt+0x7be8>
   18c20:	movw	r0, #0
   18c24:	str	r0, [sp, #4]
   18c28:	ldr	r0, [sp, #8]
   18c2c:	ldr	r1, [sp, #4]
   18c30:	bl	183dc <close@plt+0x738c>
   18c34:	str	r0, [fp, #-4]
   18c38:	ldr	r0, [fp, #-4]
   18c3c:	mov	sp, fp
   18c40:	pop	{fp, pc}
   18c44:	push	{fp, lr}
   18c48:	mov	fp, sp
   18c4c:	sub	sp, sp, #16
   18c50:	str	r0, [fp, #-4]
   18c54:	str	r1, [sp, #8]
   18c58:	str	r2, [sp, #4]
   18c5c:	ldr	r0, [sp, #8]
   18c60:	cmp	r0, #0
   18c64:	beq	18c74 <close@plt+0x7c24>
   18c68:	ldr	r0, [sp, #4]
   18c6c:	cmp	r0, #0
   18c70:	bne	18c80 <close@plt+0x7c30>
   18c74:	movw	r0, #1
   18c78:	str	r0, [sp, #4]
   18c7c:	str	r0, [sp, #8]
   18c80:	ldr	r0, [sp, #8]
   18c84:	cmn	r0, #1
   18c88:	bhi	18cb0 <close@plt+0x7c60>
   18c8c:	ldr	r0, [sp, #4]
   18c90:	cmn	r0, #1
   18c94:	bhi	18cb0 <close@plt+0x7c60>
   18c98:	ldr	r0, [fp, #-4]
   18c9c:	ldr	r1, [sp, #8]
   18ca0:	ldr	r2, [sp, #4]
   18ca4:	bl	18dd0 <close@plt+0x7d80>
   18ca8:	str	r0, [sp]
   18cac:	b	18cb8 <close@plt+0x7c68>
   18cb0:	bl	18af0 <close@plt+0x7aa0>
   18cb4:	str	r0, [sp]
   18cb8:	ldr	r0, [sp]
   18cbc:	mov	sp, fp
   18cc0:	pop	{fp, pc}
   18cc4:	push	{fp, lr}
   18cc8:	mov	fp, sp
   18ccc:	sub	sp, sp, #8
   18cd0:	movw	r0, #14
   18cd4:	bl	10ffc <nl_langinfo@plt>
   18cd8:	str	r0, [sp, #4]
   18cdc:	ldr	r0, [sp, #4]
   18ce0:	movw	r1, #0
   18ce4:	cmp	r0, r1
   18ce8:	bne	18cf8 <close@plt+0x7ca8>
   18cec:	movw	r0, #44179	; 0xac93
   18cf0:	movt	r0, #1
   18cf4:	str	r0, [sp, #4]
   18cf8:	ldr	r0, [sp, #4]
   18cfc:	ldrb	r0, [r0]
   18d00:	cmp	r0, #0
   18d04:	bne	18d14 <close@plt+0x7cc4>
   18d08:	movw	r0, #46637	; 0xb62d
   18d0c:	movt	r0, #1
   18d10:	str	r0, [sp, #4]
   18d14:	ldr	r0, [sp, #4]
   18d18:	mov	sp, fp
   18d1c:	pop	{fp, pc}
   18d20:	push	{fp, lr}
   18d24:	mov	fp, sp
   18d28:	sub	sp, sp, #32
   18d2c:	str	r0, [fp, #-8]
   18d30:	str	r1, [fp, #-12]
   18d34:	str	r2, [sp, #16]
   18d38:	str	r3, [sp, #12]
   18d3c:	ldr	r0, [fp, #-8]
   18d40:	movw	r1, #0
   18d44:	cmp	r0, r1
   18d48:	bne	18d54 <close@plt+0x7d04>
   18d4c:	add	r0, sp, #4
   18d50:	str	r0, [fp, #-8]
   18d54:	ldr	r0, [fp, #-8]
   18d58:	ldr	r1, [fp, #-12]
   18d5c:	ldr	r2, [sp, #16]
   18d60:	ldr	r3, [sp, #12]
   18d64:	bl	10ee8 <mbrtowc@plt>
   18d68:	str	r0, [sp, #8]
   18d6c:	ldr	r0, [sp, #8]
   18d70:	mvn	r1, #1
   18d74:	cmp	r1, r0
   18d78:	bhi	18dbc <close@plt+0x7d6c>
   18d7c:	ldr	r0, [sp, #16]
   18d80:	cmp	r0, #0
   18d84:	beq	18dbc <close@plt+0x7d6c>
   18d88:	movw	r0, #0
   18d8c:	bl	1a750 <close@plt+0x9700>
   18d90:	tst	r0, #1
   18d94:	bne	18dbc <close@plt+0x7d6c>
   18d98:	ldr	r0, [fp, #-12]
   18d9c:	ldrb	r0, [r0]
   18da0:	strb	r0, [sp, #3]
   18da4:	ldrb	r0, [sp, #3]
   18da8:	ldr	r1, [fp, #-8]
   18dac:	str	r0, [r1]
   18db0:	movw	r0, #1
   18db4:	str	r0, [fp, #-4]
   18db8:	b	18dc4 <close@plt+0x7d74>
   18dbc:	ldr	r0, [sp, #8]
   18dc0:	str	r0, [fp, #-4]
   18dc4:	ldr	r0, [fp, #-4]
   18dc8:	mov	sp, fp
   18dcc:	pop	{fp, pc}
   18dd0:	push	{fp, lr}
   18dd4:	mov	fp, sp
   18dd8:	sub	sp, sp, #96	; 0x60
   18ddc:	str	r0, [fp, #-8]
   18de0:	str	r1, [fp, #-12]
   18de4:	str	r2, [fp, #-16]
   18de8:	b	191a0 <close@plt+0x8150>
   18dec:	b	18fc0 <close@plt+0x7f70>
   18df0:	ldr	r0, [fp, #-16]
   18df4:	cmp	r0, #0
   18df8:	bcs	18efc <close@plt+0x7eac>
   18dfc:	ldr	r0, [fp, #-12]
   18e00:	cmp	r0, #0
   18e04:	bcs	18e8c <close@plt+0x7e3c>
   18e08:	b	18e28 <close@plt+0x7dd8>
   18e0c:	ldr	r0, [fp, #-12]
   18e10:	ldr	r1, [fp, #-16]
   18e14:	movw	r2, #127	; 0x7f
   18e18:	udiv	r1, r2, r1
   18e1c:	cmp	r0, r1
   18e20:	bcc	18f90 <close@plt+0x7f40>
   18e24:	b	18fa8 <close@plt+0x7f58>
   18e28:	b	18e3c <close@plt+0x7dec>
   18e2c:	ldr	r0, [fp, #-16]
   18e30:	cmp	r0, #1
   18e34:	bcc	18e4c <close@plt+0x7dfc>
   18e38:	b	18e58 <close@plt+0x7e08>
   18e3c:	ldr	r0, [fp, #-16]
   18e40:	movw	r1, #0
   18e44:	cmp	r1, r0
   18e48:	bcs	18e58 <close@plt+0x7e08>
   18e4c:	movw	r0, #0
   18e50:	str	r0, [fp, #-24]	; 0xffffffe8
   18e54:	b	18e70 <close@plt+0x7e20>
   18e58:	ldr	r0, [fp, #-16]
   18e5c:	movw	r1, #0
   18e60:	sub	r0, r1, r0
   18e64:	movw	r1, #127	; 0x7f
   18e68:	udiv	r0, r1, r0
   18e6c:	str	r0, [fp, #-24]	; 0xffffffe8
   18e70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e74:	ldr	r1, [fp, #-12]
   18e78:	mvn	r2, #0
   18e7c:	sub	r1, r2, r1
   18e80:	cmp	r0, r1
   18e84:	bls	18f90 <close@plt+0x7f40>
   18e88:	b	18fa8 <close@plt+0x7f58>
   18e8c:	ldr	r0, [fp, #-16]
   18e90:	cmn	r0, #1
   18e94:	bne	18ee0 <close@plt+0x7e90>
   18e98:	b	18eb8 <close@plt+0x7e68>
   18e9c:	ldr	r0, [fp, #-12]
   18ea0:	mvn	r1, #127	; 0x7f
   18ea4:	add	r0, r0, r1
   18ea8:	movw	r1, #0
   18eac:	cmp	r1, r0
   18eb0:	bcc	18f90 <close@plt+0x7f40>
   18eb4:	b	18fa8 <close@plt+0x7f58>
   18eb8:	ldr	r0, [fp, #-12]
   18ebc:	movw	r1, #0
   18ec0:	cmp	r1, r0
   18ec4:	bcs	18fa8 <close@plt+0x7f58>
   18ec8:	ldr	r0, [fp, #-12]
   18ecc:	sub	r0, r0, #1
   18ed0:	movw	r1, #127	; 0x7f
   18ed4:	cmp	r1, r0
   18ed8:	bcc	18f90 <close@plt+0x7f40>
   18edc:	b	18fa8 <close@plt+0x7f58>
   18ee0:	ldr	r0, [fp, #-16]
   18ee4:	mvn	r1, #127	; 0x7f
   18ee8:	udiv	r0, r1, r0
   18eec:	ldr	r1, [fp, #-12]
   18ef0:	cmp	r0, r1
   18ef4:	bcc	18f90 <close@plt+0x7f40>
   18ef8:	b	18fa8 <close@plt+0x7f58>
   18efc:	ldr	r0, [fp, #-16]
   18f00:	cmp	r0, #0
   18f04:	bne	18f0c <close@plt+0x7ebc>
   18f08:	b	18fa8 <close@plt+0x7f58>
   18f0c:	ldr	r0, [fp, #-12]
   18f10:	cmp	r0, #0
   18f14:	bcs	18f78 <close@plt+0x7f28>
   18f18:	ldr	r0, [fp, #-12]
   18f1c:	cmn	r0, #1
   18f20:	bne	18f5c <close@plt+0x7f0c>
   18f24:	b	18f44 <close@plt+0x7ef4>
   18f28:	ldr	r0, [fp, #-16]
   18f2c:	mvn	r1, #127	; 0x7f
   18f30:	add	r0, r0, r1
   18f34:	movw	r1, #0
   18f38:	cmp	r1, r0
   18f3c:	bcc	18f90 <close@plt+0x7f40>
   18f40:	b	18fa8 <close@plt+0x7f58>
   18f44:	ldr	r0, [fp, #-16]
   18f48:	sub	r0, r0, #1
   18f4c:	movw	r1, #127	; 0x7f
   18f50:	cmp	r1, r0
   18f54:	bcc	18f90 <close@plt+0x7f40>
   18f58:	b	18fa8 <close@plt+0x7f58>
   18f5c:	ldr	r0, [fp, #-12]
   18f60:	mvn	r1, #127	; 0x7f
   18f64:	udiv	r0, r1, r0
   18f68:	ldr	r1, [fp, #-16]
   18f6c:	cmp	r0, r1
   18f70:	bcc	18f90 <close@plt+0x7f40>
   18f74:	b	18fa8 <close@plt+0x7f58>
   18f78:	ldr	r0, [fp, #-16]
   18f7c:	movw	r1, #127	; 0x7f
   18f80:	udiv	r0, r1, r0
   18f84:	ldr	r1, [fp, #-12]
   18f88:	cmp	r0, r1
   18f8c:	bcs	18fa8 <close@plt+0x7f58>
   18f90:	ldr	r0, [fp, #-12]
   18f94:	ldr	r1, [fp, #-16]
   18f98:	mul	r0, r0, r1
   18f9c:	sxtb	r0, r0
   18fa0:	str	r0, [fp, #-20]	; 0xffffffec
   18fa4:	b	1a0d0 <close@plt+0x9080>
   18fa8:	ldr	r0, [fp, #-12]
   18fac:	ldr	r1, [fp, #-16]
   18fb0:	mul	r0, r0, r1
   18fb4:	sxtb	r0, r0
   18fb8:	str	r0, [fp, #-20]	; 0xffffffec
   18fbc:	b	1a0e8 <close@plt+0x9098>
   18fc0:	ldr	r0, [fp, #-16]
   18fc4:	cmp	r0, #0
   18fc8:	bcs	190d4 <close@plt+0x8084>
   18fcc:	ldr	r0, [fp, #-12]
   18fd0:	cmp	r0, #0
   18fd4:	bcs	1905c <close@plt+0x800c>
   18fd8:	b	18ff8 <close@plt+0x7fa8>
   18fdc:	ldr	r0, [fp, #-12]
   18fe0:	ldr	r1, [fp, #-16]
   18fe4:	movw	r2, #255	; 0xff
   18fe8:	udiv	r1, r2, r1
   18fec:	cmp	r0, r1
   18ff0:	bcc	19170 <close@plt+0x8120>
   18ff4:	b	19188 <close@plt+0x8138>
   18ff8:	b	1900c <close@plt+0x7fbc>
   18ffc:	ldr	r0, [fp, #-16]
   19000:	cmp	r0, #1
   19004:	bcc	1901c <close@plt+0x7fcc>
   19008:	b	19028 <close@plt+0x7fd8>
   1900c:	ldr	r0, [fp, #-16]
   19010:	movw	r1, #0
   19014:	cmp	r1, r0
   19018:	bcs	19028 <close@plt+0x7fd8>
   1901c:	movw	r0, #0
   19020:	str	r0, [fp, #-28]	; 0xffffffe4
   19024:	b	19040 <close@plt+0x7ff0>
   19028:	ldr	r0, [fp, #-16]
   1902c:	movw	r1, #0
   19030:	sub	r0, r1, r0
   19034:	movw	r1, #255	; 0xff
   19038:	udiv	r0, r1, r0
   1903c:	str	r0, [fp, #-28]	; 0xffffffe4
   19040:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19044:	ldr	r1, [fp, #-12]
   19048:	mvn	r2, #0
   1904c:	sub	r1, r2, r1
   19050:	cmp	r0, r1
   19054:	bls	19170 <close@plt+0x8120>
   19058:	b	19188 <close@plt+0x8138>
   1905c:	b	19064 <close@plt+0x8014>
   19060:	b	19068 <close@plt+0x8018>
   19064:	b	190b8 <close@plt+0x8068>
   19068:	ldr	r0, [fp, #-16]
   1906c:	cmn	r0, #1
   19070:	bne	190b8 <close@plt+0x8068>
   19074:	b	19090 <close@plt+0x8040>
   19078:	ldr	r0, [fp, #-12]
   1907c:	add	r0, r0, #0
   19080:	movw	r1, #0
   19084:	cmp	r1, r0
   19088:	bcc	19170 <close@plt+0x8120>
   1908c:	b	19188 <close@plt+0x8138>
   19090:	ldr	r0, [fp, #-12]
   19094:	movw	r1, #0
   19098:	cmp	r1, r0
   1909c:	bcs	19188 <close@plt+0x8138>
   190a0:	ldr	r0, [fp, #-12]
   190a4:	sub	r0, r0, #1
   190a8:	mvn	r1, #0
   190ac:	cmp	r1, r0
   190b0:	bcc	19170 <close@plt+0x8120>
   190b4:	b	19188 <close@plt+0x8138>
   190b8:	ldr	r0, [fp, #-16]
   190bc:	movw	r1, #0
   190c0:	udiv	r0, r1, r0
   190c4:	ldr	r1, [fp, #-12]
   190c8:	cmp	r0, r1
   190cc:	bcc	19170 <close@plt+0x8120>
   190d0:	b	19188 <close@plt+0x8138>
   190d4:	ldr	r0, [fp, #-16]
   190d8:	cmp	r0, #0
   190dc:	bne	190e4 <close@plt+0x8094>
   190e0:	b	19188 <close@plt+0x8138>
   190e4:	ldr	r0, [fp, #-12]
   190e8:	cmp	r0, #0
   190ec:	bcs	19158 <close@plt+0x8108>
   190f0:	b	190f8 <close@plt+0x80a8>
   190f4:	b	190fc <close@plt+0x80ac>
   190f8:	b	1913c <close@plt+0x80ec>
   190fc:	ldr	r0, [fp, #-12]
   19100:	cmn	r0, #1
   19104:	bne	1913c <close@plt+0x80ec>
   19108:	b	19124 <close@plt+0x80d4>
   1910c:	ldr	r0, [fp, #-16]
   19110:	add	r0, r0, #0
   19114:	movw	r1, #0
   19118:	cmp	r1, r0
   1911c:	bcc	19170 <close@plt+0x8120>
   19120:	b	19188 <close@plt+0x8138>
   19124:	ldr	r0, [fp, #-16]
   19128:	sub	r0, r0, #1
   1912c:	mvn	r1, #0
   19130:	cmp	r1, r0
   19134:	bcc	19170 <close@plt+0x8120>
   19138:	b	19188 <close@plt+0x8138>
   1913c:	ldr	r0, [fp, #-12]
   19140:	movw	r1, #0
   19144:	udiv	r0, r1, r0
   19148:	ldr	r1, [fp, #-16]
   1914c:	cmp	r0, r1
   19150:	bcc	19170 <close@plt+0x8120>
   19154:	b	19188 <close@plt+0x8138>
   19158:	ldr	r0, [fp, #-16]
   1915c:	movw	r1, #255	; 0xff
   19160:	udiv	r0, r1, r0
   19164:	ldr	r1, [fp, #-12]
   19168:	cmp	r0, r1
   1916c:	bcs	19188 <close@plt+0x8138>
   19170:	ldr	r0, [fp, #-12]
   19174:	ldr	r1, [fp, #-16]
   19178:	mul	r0, r0, r1
   1917c:	and	r0, r0, #255	; 0xff
   19180:	str	r0, [fp, #-20]	; 0xffffffec
   19184:	b	1a0d0 <close@plt+0x9080>
   19188:	ldr	r0, [fp, #-12]
   1918c:	ldr	r1, [fp, #-16]
   19190:	mul	r0, r0, r1
   19194:	and	r0, r0, #255	; 0xff
   19198:	str	r0, [fp, #-20]	; 0xffffffec
   1919c:	b	1a0e8 <close@plt+0x9098>
   191a0:	b	19558 <close@plt+0x8508>
   191a4:	b	19378 <close@plt+0x8328>
   191a8:	ldr	r0, [fp, #-16]
   191ac:	cmp	r0, #0
   191b0:	bcs	192b4 <close@plt+0x8264>
   191b4:	ldr	r0, [fp, #-12]
   191b8:	cmp	r0, #0
   191bc:	bcs	19244 <close@plt+0x81f4>
   191c0:	b	191e0 <close@plt+0x8190>
   191c4:	ldr	r0, [fp, #-12]
   191c8:	ldr	r1, [fp, #-16]
   191cc:	movw	r2, #32767	; 0x7fff
   191d0:	udiv	r1, r2, r1
   191d4:	cmp	r0, r1
   191d8:	bcc	19348 <close@plt+0x82f8>
   191dc:	b	19360 <close@plt+0x8310>
   191e0:	b	191f4 <close@plt+0x81a4>
   191e4:	ldr	r0, [fp, #-16]
   191e8:	cmp	r0, #1
   191ec:	bcc	19204 <close@plt+0x81b4>
   191f0:	b	19210 <close@plt+0x81c0>
   191f4:	ldr	r0, [fp, #-16]
   191f8:	movw	r1, #0
   191fc:	cmp	r1, r0
   19200:	bcs	19210 <close@plt+0x81c0>
   19204:	movw	r0, #0
   19208:	str	r0, [fp, #-32]	; 0xffffffe0
   1920c:	b	19228 <close@plt+0x81d8>
   19210:	ldr	r0, [fp, #-16]
   19214:	movw	r1, #0
   19218:	sub	r0, r1, r0
   1921c:	movw	r1, #32767	; 0x7fff
   19220:	udiv	r0, r1, r0
   19224:	str	r0, [fp, #-32]	; 0xffffffe0
   19228:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1922c:	ldr	r1, [fp, #-12]
   19230:	mvn	r2, #0
   19234:	sub	r1, r2, r1
   19238:	cmp	r0, r1
   1923c:	bls	19348 <close@plt+0x82f8>
   19240:	b	19360 <close@plt+0x8310>
   19244:	ldr	r0, [fp, #-16]
   19248:	cmn	r0, #1
   1924c:	bne	19298 <close@plt+0x8248>
   19250:	b	19270 <close@plt+0x8220>
   19254:	ldr	r0, [pc, #3760]	; 1a10c <close@plt+0x90bc>
   19258:	ldr	r1, [fp, #-12]
   1925c:	add	r0, r1, r0
   19260:	movw	r1, #0
   19264:	cmp	r1, r0
   19268:	bcc	19348 <close@plt+0x82f8>
   1926c:	b	19360 <close@plt+0x8310>
   19270:	ldr	r0, [fp, #-12]
   19274:	movw	r1, #0
   19278:	cmp	r1, r0
   1927c:	bcs	19360 <close@plt+0x8310>
   19280:	ldr	r0, [fp, #-12]
   19284:	sub	r0, r0, #1
   19288:	movw	r1, #32767	; 0x7fff
   1928c:	cmp	r1, r0
   19290:	bcc	19348 <close@plt+0x82f8>
   19294:	b	19360 <close@plt+0x8310>
   19298:	ldr	r0, [pc, #3692]	; 1a10c <close@plt+0x90bc>
   1929c:	ldr	r1, [fp, #-16]
   192a0:	udiv	r0, r0, r1
   192a4:	ldr	r1, [fp, #-12]
   192a8:	cmp	r0, r1
   192ac:	bcc	19348 <close@plt+0x82f8>
   192b0:	b	19360 <close@plt+0x8310>
   192b4:	ldr	r0, [fp, #-16]
   192b8:	cmp	r0, #0
   192bc:	bne	192c4 <close@plt+0x8274>
   192c0:	b	19360 <close@plt+0x8310>
   192c4:	ldr	r0, [fp, #-12]
   192c8:	cmp	r0, #0
   192cc:	bcs	19330 <close@plt+0x82e0>
   192d0:	ldr	r0, [fp, #-12]
   192d4:	cmn	r0, #1
   192d8:	bne	19314 <close@plt+0x82c4>
   192dc:	b	192fc <close@plt+0x82ac>
   192e0:	ldr	r0, [pc, #3620]	; 1a10c <close@plt+0x90bc>
   192e4:	ldr	r1, [fp, #-16]
   192e8:	add	r0, r1, r0
   192ec:	movw	r1, #0
   192f0:	cmp	r1, r0
   192f4:	bcc	19348 <close@plt+0x82f8>
   192f8:	b	19360 <close@plt+0x8310>
   192fc:	ldr	r0, [fp, #-16]
   19300:	sub	r0, r0, #1
   19304:	movw	r1, #32767	; 0x7fff
   19308:	cmp	r1, r0
   1930c:	bcc	19348 <close@plt+0x82f8>
   19310:	b	19360 <close@plt+0x8310>
   19314:	ldr	r0, [pc, #3568]	; 1a10c <close@plt+0x90bc>
   19318:	ldr	r1, [fp, #-12]
   1931c:	udiv	r0, r0, r1
   19320:	ldr	r1, [fp, #-16]
   19324:	cmp	r0, r1
   19328:	bcc	19348 <close@plt+0x82f8>
   1932c:	b	19360 <close@plt+0x8310>
   19330:	ldr	r0, [fp, #-16]
   19334:	movw	r1, #32767	; 0x7fff
   19338:	udiv	r0, r1, r0
   1933c:	ldr	r1, [fp, #-12]
   19340:	cmp	r0, r1
   19344:	bcs	19360 <close@plt+0x8310>
   19348:	ldr	r0, [fp, #-12]
   1934c:	ldr	r1, [fp, #-16]
   19350:	mul	r0, r0, r1
   19354:	sxth	r0, r0
   19358:	str	r0, [fp, #-20]	; 0xffffffec
   1935c:	b	1a0d0 <close@plt+0x9080>
   19360:	ldr	r0, [fp, #-12]
   19364:	ldr	r1, [fp, #-16]
   19368:	mul	r0, r0, r1
   1936c:	sxth	r0, r0
   19370:	str	r0, [fp, #-20]	; 0xffffffec
   19374:	b	1a0e8 <close@plt+0x9098>
   19378:	ldr	r0, [fp, #-16]
   1937c:	cmp	r0, #0
   19380:	bcs	1948c <close@plt+0x843c>
   19384:	ldr	r0, [fp, #-12]
   19388:	cmp	r0, #0
   1938c:	bcs	19414 <close@plt+0x83c4>
   19390:	b	193b0 <close@plt+0x8360>
   19394:	ldr	r0, [fp, #-12]
   19398:	ldr	r1, [fp, #-16]
   1939c:	movw	r2, #65535	; 0xffff
   193a0:	udiv	r1, r2, r1
   193a4:	cmp	r0, r1
   193a8:	bcc	19528 <close@plt+0x84d8>
   193ac:	b	19540 <close@plt+0x84f0>
   193b0:	b	193c4 <close@plt+0x8374>
   193b4:	ldr	r0, [fp, #-16]
   193b8:	cmp	r0, #1
   193bc:	bcc	193d4 <close@plt+0x8384>
   193c0:	b	193e0 <close@plt+0x8390>
   193c4:	ldr	r0, [fp, #-16]
   193c8:	movw	r1, #0
   193cc:	cmp	r1, r0
   193d0:	bcs	193e0 <close@plt+0x8390>
   193d4:	movw	r0, #0
   193d8:	str	r0, [fp, #-36]	; 0xffffffdc
   193dc:	b	193f8 <close@plt+0x83a8>
   193e0:	ldr	r0, [fp, #-16]
   193e4:	movw	r1, #0
   193e8:	sub	r0, r1, r0
   193ec:	movw	r1, #65535	; 0xffff
   193f0:	udiv	r0, r1, r0
   193f4:	str	r0, [fp, #-36]	; 0xffffffdc
   193f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   193fc:	ldr	r1, [fp, #-12]
   19400:	mvn	r2, #0
   19404:	sub	r1, r2, r1
   19408:	cmp	r0, r1
   1940c:	bls	19528 <close@plt+0x84d8>
   19410:	b	19540 <close@plt+0x84f0>
   19414:	b	1941c <close@plt+0x83cc>
   19418:	b	19420 <close@plt+0x83d0>
   1941c:	b	19470 <close@plt+0x8420>
   19420:	ldr	r0, [fp, #-16]
   19424:	cmn	r0, #1
   19428:	bne	19470 <close@plt+0x8420>
   1942c:	b	19448 <close@plt+0x83f8>
   19430:	ldr	r0, [fp, #-12]
   19434:	add	r0, r0, #0
   19438:	movw	r1, #0
   1943c:	cmp	r1, r0
   19440:	bcc	19528 <close@plt+0x84d8>
   19444:	b	19540 <close@plt+0x84f0>
   19448:	ldr	r0, [fp, #-12]
   1944c:	movw	r1, #0
   19450:	cmp	r1, r0
   19454:	bcs	19540 <close@plt+0x84f0>
   19458:	ldr	r0, [fp, #-12]
   1945c:	sub	r0, r0, #1
   19460:	mvn	r1, #0
   19464:	cmp	r1, r0
   19468:	bcc	19528 <close@plt+0x84d8>
   1946c:	b	19540 <close@plt+0x84f0>
   19470:	ldr	r0, [fp, #-16]
   19474:	movw	r1, #0
   19478:	udiv	r0, r1, r0
   1947c:	ldr	r1, [fp, #-12]
   19480:	cmp	r0, r1
   19484:	bcc	19528 <close@plt+0x84d8>
   19488:	b	19540 <close@plt+0x84f0>
   1948c:	ldr	r0, [fp, #-16]
   19490:	cmp	r0, #0
   19494:	bne	1949c <close@plt+0x844c>
   19498:	b	19540 <close@plt+0x84f0>
   1949c:	ldr	r0, [fp, #-12]
   194a0:	cmp	r0, #0
   194a4:	bcs	19510 <close@plt+0x84c0>
   194a8:	b	194b0 <close@plt+0x8460>
   194ac:	b	194b4 <close@plt+0x8464>
   194b0:	b	194f4 <close@plt+0x84a4>
   194b4:	ldr	r0, [fp, #-12]
   194b8:	cmn	r0, #1
   194bc:	bne	194f4 <close@plt+0x84a4>
   194c0:	b	194dc <close@plt+0x848c>
   194c4:	ldr	r0, [fp, #-16]
   194c8:	add	r0, r0, #0
   194cc:	movw	r1, #0
   194d0:	cmp	r1, r0
   194d4:	bcc	19528 <close@plt+0x84d8>
   194d8:	b	19540 <close@plt+0x84f0>
   194dc:	ldr	r0, [fp, #-16]
   194e0:	sub	r0, r0, #1
   194e4:	mvn	r1, #0
   194e8:	cmp	r1, r0
   194ec:	bcc	19528 <close@plt+0x84d8>
   194f0:	b	19540 <close@plt+0x84f0>
   194f4:	ldr	r0, [fp, #-12]
   194f8:	movw	r1, #0
   194fc:	udiv	r0, r1, r0
   19500:	ldr	r1, [fp, #-16]
   19504:	cmp	r0, r1
   19508:	bcc	19528 <close@plt+0x84d8>
   1950c:	b	19540 <close@plt+0x84f0>
   19510:	ldr	r0, [fp, #-16]
   19514:	movw	r1, #65535	; 0xffff
   19518:	udiv	r0, r1, r0
   1951c:	ldr	r1, [fp, #-12]
   19520:	cmp	r0, r1
   19524:	bcs	19540 <close@plt+0x84f0>
   19528:	ldr	r0, [fp, #-12]
   1952c:	ldr	r1, [fp, #-16]
   19530:	mul	r0, r0, r1
   19534:	uxth	r0, r0
   19538:	str	r0, [fp, #-20]	; 0xffffffec
   1953c:	b	1a0d0 <close@plt+0x9080>
   19540:	ldr	r0, [fp, #-12]
   19544:	ldr	r1, [fp, #-16]
   19548:	mul	r0, r0, r1
   1954c:	uxth	r0, r0
   19550:	str	r0, [fp, #-20]	; 0xffffffec
   19554:	b	1a0e8 <close@plt+0x9098>
   19558:	b	1955c <close@plt+0x850c>
   1955c:	b	19720 <close@plt+0x86d0>
   19560:	ldr	r0, [fp, #-16]
   19564:	cmp	r0, #0
   19568:	bcs	19668 <close@plt+0x8618>
   1956c:	ldr	r0, [fp, #-12]
   19570:	cmp	r0, #0
   19574:	bcs	195fc <close@plt+0x85ac>
   19578:	b	19598 <close@plt+0x8548>
   1957c:	ldr	r0, [pc, #2944]	; 1a104 <close@plt+0x90b4>
   19580:	ldr	r1, [fp, #-12]
   19584:	ldr	r2, [fp, #-16]
   19588:	udiv	r0, r0, r2
   1958c:	cmp	r1, r0
   19590:	bcc	196f8 <close@plt+0x86a8>
   19594:	b	1970c <close@plt+0x86bc>
   19598:	b	195ac <close@plt+0x855c>
   1959c:	ldr	r0, [fp, #-16]
   195a0:	cmp	r0, #1
   195a4:	bcc	195bc <close@plt+0x856c>
   195a8:	b	195c8 <close@plt+0x8578>
   195ac:	ldr	r0, [fp, #-16]
   195b0:	movw	r1, #0
   195b4:	cmp	r1, r0
   195b8:	bcs	195c8 <close@plt+0x8578>
   195bc:	movw	r0, #0
   195c0:	str	r0, [fp, #-40]	; 0xffffffd8
   195c4:	b	195e0 <close@plt+0x8590>
   195c8:	ldr	r0, [pc, #2868]	; 1a104 <close@plt+0x90b4>
   195cc:	ldr	r1, [fp, #-16]
   195d0:	movw	r2, #0
   195d4:	sub	r1, r2, r1
   195d8:	udiv	r0, r0, r1
   195dc:	str	r0, [fp, #-40]	; 0xffffffd8
   195e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   195e4:	ldr	r1, [fp, #-12]
   195e8:	mvn	r2, #0
   195ec:	sub	r1, r2, r1
   195f0:	cmp	r0, r1
   195f4:	bls	196f8 <close@plt+0x86a8>
   195f8:	b	1970c <close@plt+0x86bc>
   195fc:	ldr	r0, [fp, #-16]
   19600:	cmn	r0, #1
   19604:	bne	1964c <close@plt+0x85fc>
   19608:	b	19624 <close@plt+0x85d4>
   1960c:	ldr	r0, [fp, #-12]
   19610:	add	r0, r0, #-2147483648	; 0x80000000
   19614:	movw	r1, #0
   19618:	cmp	r1, r0
   1961c:	bcc	196f8 <close@plt+0x86a8>
   19620:	b	1970c <close@plt+0x86bc>
   19624:	ldr	r0, [fp, #-12]
   19628:	movw	r1, #0
   1962c:	cmp	r1, r0
   19630:	bcs	1970c <close@plt+0x86bc>
   19634:	ldr	r0, [pc, #2760]	; 1a104 <close@plt+0x90b4>
   19638:	ldr	r1, [fp, #-12]
   1963c:	sub	r1, r1, #1
   19640:	cmp	r0, r1
   19644:	bcc	196f8 <close@plt+0x86a8>
   19648:	b	1970c <close@plt+0x86bc>
   1964c:	ldr	r0, [pc, #2740]	; 1a108 <close@plt+0x90b8>
   19650:	ldr	r1, [fp, #-16]
   19654:	udiv	r0, r0, r1
   19658:	ldr	r1, [fp, #-12]
   1965c:	cmp	r0, r1
   19660:	bcc	196f8 <close@plt+0x86a8>
   19664:	b	1970c <close@plt+0x86bc>
   19668:	ldr	r0, [fp, #-16]
   1966c:	cmp	r0, #0
   19670:	bne	19678 <close@plt+0x8628>
   19674:	b	1970c <close@plt+0x86bc>
   19678:	ldr	r0, [fp, #-12]
   1967c:	cmp	r0, #0
   19680:	bcs	196e0 <close@plt+0x8690>
   19684:	ldr	r0, [fp, #-12]
   19688:	cmn	r0, #1
   1968c:	bne	196c4 <close@plt+0x8674>
   19690:	b	196ac <close@plt+0x865c>
   19694:	ldr	r0, [fp, #-16]
   19698:	add	r0, r0, #-2147483648	; 0x80000000
   1969c:	movw	r1, #0
   196a0:	cmp	r1, r0
   196a4:	bcc	196f8 <close@plt+0x86a8>
   196a8:	b	1970c <close@plt+0x86bc>
   196ac:	ldr	r0, [pc, #2640]	; 1a104 <close@plt+0x90b4>
   196b0:	ldr	r1, [fp, #-16]
   196b4:	sub	r1, r1, #1
   196b8:	cmp	r0, r1
   196bc:	bcc	196f8 <close@plt+0x86a8>
   196c0:	b	1970c <close@plt+0x86bc>
   196c4:	ldr	r0, [pc, #2620]	; 1a108 <close@plt+0x90b8>
   196c8:	ldr	r1, [fp, #-12]
   196cc:	udiv	r0, r0, r1
   196d0:	ldr	r1, [fp, #-16]
   196d4:	cmp	r0, r1
   196d8:	bcc	196f8 <close@plt+0x86a8>
   196dc:	b	1970c <close@plt+0x86bc>
   196e0:	ldr	r0, [pc, #2588]	; 1a104 <close@plt+0x90b4>
   196e4:	ldr	r1, [fp, #-16]
   196e8:	udiv	r0, r0, r1
   196ec:	ldr	r1, [fp, #-12]
   196f0:	cmp	r0, r1
   196f4:	bcs	1970c <close@plt+0x86bc>
   196f8:	ldr	r0, [fp, #-12]
   196fc:	ldr	r1, [fp, #-16]
   19700:	mul	r0, r0, r1
   19704:	str	r0, [fp, #-20]	; 0xffffffec
   19708:	b	1a0d0 <close@plt+0x9080>
   1970c:	ldr	r0, [fp, #-12]
   19710:	ldr	r1, [fp, #-16]
   19714:	mul	r0, r0, r1
   19718:	str	r0, [fp, #-20]	; 0xffffffec
   1971c:	b	1a0e8 <close@plt+0x9098>
   19720:	ldr	r0, [fp, #-16]
   19724:	cmp	r0, #0
   19728:	bcs	19834 <close@plt+0x87e4>
   1972c:	ldr	r0, [fp, #-12]
   19730:	cmp	r0, #0
   19734:	bcs	197bc <close@plt+0x876c>
   19738:	b	19758 <close@plt+0x8708>
   1973c:	ldr	r0, [fp, #-12]
   19740:	ldr	r1, [fp, #-16]
   19744:	mvn	r2, #0
   19748:	udiv	r1, r2, r1
   1974c:	cmp	r0, r1
   19750:	bcc	198d0 <close@plt+0x8880>
   19754:	b	198e4 <close@plt+0x8894>
   19758:	b	1976c <close@plt+0x871c>
   1975c:	ldr	r0, [fp, #-16]
   19760:	cmp	r0, #1
   19764:	bcc	1977c <close@plt+0x872c>
   19768:	b	19788 <close@plt+0x8738>
   1976c:	ldr	r0, [fp, #-16]
   19770:	movw	r1, #0
   19774:	cmp	r1, r0
   19778:	bcs	19788 <close@plt+0x8738>
   1977c:	movw	r0, #1
   19780:	str	r0, [fp, #-44]	; 0xffffffd4
   19784:	b	197a0 <close@plt+0x8750>
   19788:	ldr	r0, [fp, #-16]
   1978c:	movw	r1, #0
   19790:	sub	r0, r1, r0
   19794:	mvn	r1, #0
   19798:	udiv	r0, r1, r0
   1979c:	str	r0, [fp, #-44]	; 0xffffffd4
   197a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   197a4:	ldr	r1, [fp, #-12]
   197a8:	mvn	r2, #0
   197ac:	sub	r1, r2, r1
   197b0:	cmp	r0, r1
   197b4:	bls	198d0 <close@plt+0x8880>
   197b8:	b	198e4 <close@plt+0x8894>
   197bc:	b	197c4 <close@plt+0x8774>
   197c0:	b	197c8 <close@plt+0x8778>
   197c4:	b	19818 <close@plt+0x87c8>
   197c8:	ldr	r0, [fp, #-16]
   197cc:	cmn	r0, #1
   197d0:	bne	19818 <close@plt+0x87c8>
   197d4:	b	197f0 <close@plt+0x87a0>
   197d8:	ldr	r0, [fp, #-12]
   197dc:	add	r0, r0, #0
   197e0:	movw	r1, #0
   197e4:	cmp	r1, r0
   197e8:	bcc	198d0 <close@plt+0x8880>
   197ec:	b	198e4 <close@plt+0x8894>
   197f0:	ldr	r0, [fp, #-12]
   197f4:	movw	r1, #0
   197f8:	cmp	r1, r0
   197fc:	bcs	198e4 <close@plt+0x8894>
   19800:	ldr	r0, [fp, #-12]
   19804:	sub	r0, r0, #1
   19808:	mvn	r1, #0
   1980c:	cmp	r1, r0
   19810:	bcc	198d0 <close@plt+0x8880>
   19814:	b	198e4 <close@plt+0x8894>
   19818:	ldr	r0, [fp, #-16]
   1981c:	movw	r1, #0
   19820:	udiv	r0, r1, r0
   19824:	ldr	r1, [fp, #-12]
   19828:	cmp	r0, r1
   1982c:	bcc	198d0 <close@plt+0x8880>
   19830:	b	198e4 <close@plt+0x8894>
   19834:	ldr	r0, [fp, #-16]
   19838:	cmp	r0, #0
   1983c:	bne	19844 <close@plt+0x87f4>
   19840:	b	198e4 <close@plt+0x8894>
   19844:	ldr	r0, [fp, #-12]
   19848:	cmp	r0, #0
   1984c:	bcs	198b8 <close@plt+0x8868>
   19850:	b	19858 <close@plt+0x8808>
   19854:	b	1985c <close@plt+0x880c>
   19858:	b	1989c <close@plt+0x884c>
   1985c:	ldr	r0, [fp, #-12]
   19860:	cmn	r0, #1
   19864:	bne	1989c <close@plt+0x884c>
   19868:	b	19884 <close@plt+0x8834>
   1986c:	ldr	r0, [fp, #-16]
   19870:	add	r0, r0, #0
   19874:	movw	r1, #0
   19878:	cmp	r1, r0
   1987c:	bcc	198d0 <close@plt+0x8880>
   19880:	b	198e4 <close@plt+0x8894>
   19884:	ldr	r0, [fp, #-16]
   19888:	sub	r0, r0, #1
   1988c:	mvn	r1, #0
   19890:	cmp	r1, r0
   19894:	bcc	198d0 <close@plt+0x8880>
   19898:	b	198e4 <close@plt+0x8894>
   1989c:	ldr	r0, [fp, #-12]
   198a0:	movw	r1, #0
   198a4:	udiv	r0, r1, r0
   198a8:	ldr	r1, [fp, #-16]
   198ac:	cmp	r0, r1
   198b0:	bcc	198d0 <close@plt+0x8880>
   198b4:	b	198e4 <close@plt+0x8894>
   198b8:	ldr	r0, [fp, #-16]
   198bc:	mvn	r1, #0
   198c0:	udiv	r0, r1, r0
   198c4:	ldr	r1, [fp, #-12]
   198c8:	cmp	r0, r1
   198cc:	bcs	198e4 <close@plt+0x8894>
   198d0:	ldr	r0, [fp, #-12]
   198d4:	ldr	r1, [fp, #-16]
   198d8:	mul	r0, r0, r1
   198dc:	str	r0, [fp, #-20]	; 0xffffffec
   198e0:	b	1a0d0 <close@plt+0x9080>
   198e4:	ldr	r0, [fp, #-12]
   198e8:	ldr	r1, [fp, #-16]
   198ec:	mul	r0, r0, r1
   198f0:	str	r0, [fp, #-20]	; 0xffffffec
   198f4:	b	1a0e8 <close@plt+0x9098>
   198f8:	b	198fc <close@plt+0x88ac>
   198fc:	b	19ac0 <close@plt+0x8a70>
   19900:	ldr	r0, [fp, #-16]
   19904:	cmp	r0, #0
   19908:	bcs	19a08 <close@plt+0x89b8>
   1990c:	ldr	r0, [fp, #-12]
   19910:	cmp	r0, #0
   19914:	bcs	1999c <close@plt+0x894c>
   19918:	b	19938 <close@plt+0x88e8>
   1991c:	ldr	r0, [pc, #2016]	; 1a104 <close@plt+0x90b4>
   19920:	ldr	r1, [fp, #-12]
   19924:	ldr	r2, [fp, #-16]
   19928:	udiv	r0, r0, r2
   1992c:	cmp	r1, r0
   19930:	bcc	19a98 <close@plt+0x8a48>
   19934:	b	19aac <close@plt+0x8a5c>
   19938:	b	1994c <close@plt+0x88fc>
   1993c:	ldr	r0, [fp, #-16]
   19940:	cmp	r0, #1
   19944:	bcc	1995c <close@plt+0x890c>
   19948:	b	19968 <close@plt+0x8918>
   1994c:	ldr	r0, [fp, #-16]
   19950:	movw	r1, #0
   19954:	cmp	r1, r0
   19958:	bcs	19968 <close@plt+0x8918>
   1995c:	movw	r0, #0
   19960:	str	r0, [sp, #48]	; 0x30
   19964:	b	19980 <close@plt+0x8930>
   19968:	ldr	r0, [pc, #1940]	; 1a104 <close@plt+0x90b4>
   1996c:	ldr	r1, [fp, #-16]
   19970:	movw	r2, #0
   19974:	sub	r1, r2, r1
   19978:	udiv	r0, r0, r1
   1997c:	str	r0, [sp, #48]	; 0x30
   19980:	ldr	r0, [sp, #48]	; 0x30
   19984:	ldr	r1, [fp, #-12]
   19988:	mvn	r2, #0
   1998c:	sub	r1, r2, r1
   19990:	cmp	r0, r1
   19994:	bls	19a98 <close@plt+0x8a48>
   19998:	b	19aac <close@plt+0x8a5c>
   1999c:	ldr	r0, [fp, #-16]
   199a0:	cmn	r0, #1
   199a4:	bne	199ec <close@plt+0x899c>
   199a8:	b	199c4 <close@plt+0x8974>
   199ac:	ldr	r0, [fp, #-12]
   199b0:	add	r0, r0, #-2147483648	; 0x80000000
   199b4:	movw	r1, #0
   199b8:	cmp	r1, r0
   199bc:	bcc	19a98 <close@plt+0x8a48>
   199c0:	b	19aac <close@plt+0x8a5c>
   199c4:	ldr	r0, [fp, #-12]
   199c8:	movw	r1, #0
   199cc:	cmp	r1, r0
   199d0:	bcs	19aac <close@plt+0x8a5c>
   199d4:	ldr	r0, [pc, #1832]	; 1a104 <close@plt+0x90b4>
   199d8:	ldr	r1, [fp, #-12]
   199dc:	sub	r1, r1, #1
   199e0:	cmp	r0, r1
   199e4:	bcc	19a98 <close@plt+0x8a48>
   199e8:	b	19aac <close@plt+0x8a5c>
   199ec:	ldr	r0, [pc, #1812]	; 1a108 <close@plt+0x90b8>
   199f0:	ldr	r1, [fp, #-16]
   199f4:	udiv	r0, r0, r1
   199f8:	ldr	r1, [fp, #-12]
   199fc:	cmp	r0, r1
   19a00:	bcc	19a98 <close@plt+0x8a48>
   19a04:	b	19aac <close@plt+0x8a5c>
   19a08:	ldr	r0, [fp, #-16]
   19a0c:	cmp	r0, #0
   19a10:	bne	19a18 <close@plt+0x89c8>
   19a14:	b	19aac <close@plt+0x8a5c>
   19a18:	ldr	r0, [fp, #-12]
   19a1c:	cmp	r0, #0
   19a20:	bcs	19a80 <close@plt+0x8a30>
   19a24:	ldr	r0, [fp, #-12]
   19a28:	cmn	r0, #1
   19a2c:	bne	19a64 <close@plt+0x8a14>
   19a30:	b	19a4c <close@plt+0x89fc>
   19a34:	ldr	r0, [fp, #-16]
   19a38:	add	r0, r0, #-2147483648	; 0x80000000
   19a3c:	movw	r1, #0
   19a40:	cmp	r1, r0
   19a44:	bcc	19a98 <close@plt+0x8a48>
   19a48:	b	19aac <close@plt+0x8a5c>
   19a4c:	ldr	r0, [pc, #1712]	; 1a104 <close@plt+0x90b4>
   19a50:	ldr	r1, [fp, #-16]
   19a54:	sub	r1, r1, #1
   19a58:	cmp	r0, r1
   19a5c:	bcc	19a98 <close@plt+0x8a48>
   19a60:	b	19aac <close@plt+0x8a5c>
   19a64:	ldr	r0, [pc, #1692]	; 1a108 <close@plt+0x90b8>
   19a68:	ldr	r1, [fp, #-12]
   19a6c:	udiv	r0, r0, r1
   19a70:	ldr	r1, [fp, #-16]
   19a74:	cmp	r0, r1
   19a78:	bcc	19a98 <close@plt+0x8a48>
   19a7c:	b	19aac <close@plt+0x8a5c>
   19a80:	ldr	r0, [pc, #1660]	; 1a104 <close@plt+0x90b4>
   19a84:	ldr	r1, [fp, #-16]
   19a88:	udiv	r0, r0, r1
   19a8c:	ldr	r1, [fp, #-12]
   19a90:	cmp	r0, r1
   19a94:	bcs	19aac <close@plt+0x8a5c>
   19a98:	ldr	r0, [fp, #-12]
   19a9c:	ldr	r1, [fp, #-16]
   19aa0:	mul	r0, r0, r1
   19aa4:	str	r0, [fp, #-20]	; 0xffffffec
   19aa8:	b	1a0d0 <close@plt+0x9080>
   19aac:	ldr	r0, [fp, #-12]
   19ab0:	ldr	r1, [fp, #-16]
   19ab4:	mul	r0, r0, r1
   19ab8:	str	r0, [fp, #-20]	; 0xffffffec
   19abc:	b	1a0e8 <close@plt+0x9098>
   19ac0:	ldr	r0, [fp, #-16]
   19ac4:	cmp	r0, #0
   19ac8:	bcs	19bd4 <close@plt+0x8b84>
   19acc:	ldr	r0, [fp, #-12]
   19ad0:	cmp	r0, #0
   19ad4:	bcs	19b5c <close@plt+0x8b0c>
   19ad8:	b	19af8 <close@plt+0x8aa8>
   19adc:	ldr	r0, [fp, #-12]
   19ae0:	ldr	r1, [fp, #-16]
   19ae4:	mvn	r2, #0
   19ae8:	udiv	r1, r2, r1
   19aec:	cmp	r0, r1
   19af0:	bcc	19c70 <close@plt+0x8c20>
   19af4:	b	19c84 <close@plt+0x8c34>
   19af8:	b	19b0c <close@plt+0x8abc>
   19afc:	ldr	r0, [fp, #-16]
   19b00:	cmp	r0, #1
   19b04:	bcc	19b1c <close@plt+0x8acc>
   19b08:	b	19b28 <close@plt+0x8ad8>
   19b0c:	ldr	r0, [fp, #-16]
   19b10:	movw	r1, #0
   19b14:	cmp	r1, r0
   19b18:	bcs	19b28 <close@plt+0x8ad8>
   19b1c:	movw	r0, #1
   19b20:	str	r0, [sp, #44]	; 0x2c
   19b24:	b	19b40 <close@plt+0x8af0>
   19b28:	ldr	r0, [fp, #-16]
   19b2c:	movw	r1, #0
   19b30:	sub	r0, r1, r0
   19b34:	mvn	r1, #0
   19b38:	udiv	r0, r1, r0
   19b3c:	str	r0, [sp, #44]	; 0x2c
   19b40:	ldr	r0, [sp, #44]	; 0x2c
   19b44:	ldr	r1, [fp, #-12]
   19b48:	mvn	r2, #0
   19b4c:	sub	r1, r2, r1
   19b50:	cmp	r0, r1
   19b54:	bls	19c70 <close@plt+0x8c20>
   19b58:	b	19c84 <close@plt+0x8c34>
   19b5c:	b	19b64 <close@plt+0x8b14>
   19b60:	b	19b68 <close@plt+0x8b18>
   19b64:	b	19bb8 <close@plt+0x8b68>
   19b68:	ldr	r0, [fp, #-16]
   19b6c:	cmn	r0, #1
   19b70:	bne	19bb8 <close@plt+0x8b68>
   19b74:	b	19b90 <close@plt+0x8b40>
   19b78:	ldr	r0, [fp, #-12]
   19b7c:	add	r0, r0, #0
   19b80:	movw	r1, #0
   19b84:	cmp	r1, r0
   19b88:	bcc	19c70 <close@plt+0x8c20>
   19b8c:	b	19c84 <close@plt+0x8c34>
   19b90:	ldr	r0, [fp, #-12]
   19b94:	movw	r1, #0
   19b98:	cmp	r1, r0
   19b9c:	bcs	19c84 <close@plt+0x8c34>
   19ba0:	ldr	r0, [fp, #-12]
   19ba4:	sub	r0, r0, #1
   19ba8:	mvn	r1, #0
   19bac:	cmp	r1, r0
   19bb0:	bcc	19c70 <close@plt+0x8c20>
   19bb4:	b	19c84 <close@plt+0x8c34>
   19bb8:	ldr	r0, [fp, #-16]
   19bbc:	movw	r1, #0
   19bc0:	udiv	r0, r1, r0
   19bc4:	ldr	r1, [fp, #-12]
   19bc8:	cmp	r0, r1
   19bcc:	bcc	19c70 <close@plt+0x8c20>
   19bd0:	b	19c84 <close@plt+0x8c34>
   19bd4:	ldr	r0, [fp, #-16]
   19bd8:	cmp	r0, #0
   19bdc:	bne	19be4 <close@plt+0x8b94>
   19be0:	b	19c84 <close@plt+0x8c34>
   19be4:	ldr	r0, [fp, #-12]
   19be8:	cmp	r0, #0
   19bec:	bcs	19c58 <close@plt+0x8c08>
   19bf0:	b	19bf8 <close@plt+0x8ba8>
   19bf4:	b	19bfc <close@plt+0x8bac>
   19bf8:	b	19c3c <close@plt+0x8bec>
   19bfc:	ldr	r0, [fp, #-12]
   19c00:	cmn	r0, #1
   19c04:	bne	19c3c <close@plt+0x8bec>
   19c08:	b	19c24 <close@plt+0x8bd4>
   19c0c:	ldr	r0, [fp, #-16]
   19c10:	add	r0, r0, #0
   19c14:	movw	r1, #0
   19c18:	cmp	r1, r0
   19c1c:	bcc	19c70 <close@plt+0x8c20>
   19c20:	b	19c84 <close@plt+0x8c34>
   19c24:	ldr	r0, [fp, #-16]
   19c28:	sub	r0, r0, #1
   19c2c:	mvn	r1, #0
   19c30:	cmp	r1, r0
   19c34:	bcc	19c70 <close@plt+0x8c20>
   19c38:	b	19c84 <close@plt+0x8c34>
   19c3c:	ldr	r0, [fp, #-12]
   19c40:	movw	r1, #0
   19c44:	udiv	r0, r1, r0
   19c48:	ldr	r1, [fp, #-16]
   19c4c:	cmp	r0, r1
   19c50:	bcc	19c70 <close@plt+0x8c20>
   19c54:	b	19c84 <close@plt+0x8c34>
   19c58:	ldr	r0, [fp, #-16]
   19c5c:	mvn	r1, #0
   19c60:	udiv	r0, r1, r0
   19c64:	ldr	r1, [fp, #-12]
   19c68:	cmp	r0, r1
   19c6c:	bcs	19c84 <close@plt+0x8c34>
   19c70:	ldr	r0, [fp, #-12]
   19c74:	ldr	r1, [fp, #-16]
   19c78:	mul	r0, r0, r1
   19c7c:	str	r0, [fp, #-20]	; 0xffffffec
   19c80:	b	1a0d0 <close@plt+0x9080>
   19c84:	ldr	r0, [fp, #-12]
   19c88:	ldr	r1, [fp, #-16]
   19c8c:	mul	r0, r0, r1
   19c90:	str	r0, [fp, #-20]	; 0xffffffec
   19c94:	b	1a0e8 <close@plt+0x9098>
   19c98:	b	19eb4 <close@plt+0x8e64>
   19c9c:	ldr	r0, [fp, #-16]
   19ca0:	cmp	r0, #0
   19ca4:	bcs	19de4 <close@plt+0x8d94>
   19ca8:	ldr	r0, [fp, #-12]
   19cac:	cmp	r0, #0
   19cb0:	bcs	19d70 <close@plt+0x8d20>
   19cb4:	b	19cb8 <close@plt+0x8c68>
   19cb8:	ldr	r0, [fp, #-12]
   19cbc:	ldr	r2, [fp, #-16]
   19cc0:	mvn	r1, #0
   19cc4:	mvn	r3, #-2147483648	; 0x80000000
   19cc8:	mov	ip, #0
   19ccc:	str	r0, [sp, #40]	; 0x28
   19cd0:	mov	r0, r1
   19cd4:	mov	r1, r3
   19cd8:	mov	r3, ip
   19cdc:	bl	1aa1c <close@plt+0x99cc>
   19ce0:	ldr	r2, [sp, #40]	; 0x28
   19ce4:	subs	r0, r2, r0
   19ce8:	rscs	r1, r1, #0
   19cec:	blt	19e8c <close@plt+0x8e3c>
   19cf0:	b	19ea0 <close@plt+0x8e50>
   19cf4:	b	19d08 <close@plt+0x8cb8>
   19cf8:	ldr	r0, [fp, #-16]
   19cfc:	cmp	r0, #1
   19d00:	bcc	19d18 <close@plt+0x8cc8>
   19d04:	b	19d2c <close@plt+0x8cdc>
   19d08:	ldr	r0, [fp, #-16]
   19d0c:	movw	r1, #0
   19d10:	cmp	r1, r0
   19d14:	bcs	19d2c <close@plt+0x8cdc>
   19d18:	mov	r0, #0
   19d1c:	mvn	r1, #0
   19d20:	str	r1, [sp, #36]	; 0x24
   19d24:	str	r0, [sp, #32]
   19d28:	b	19d50 <close@plt+0x8d00>
   19d2c:	ldr	r0, [fp, #-16]
   19d30:	rsb	r2, r0, #0
   19d34:	mvn	r0, #0
   19d38:	mvn	r1, #-2147483648	; 0x80000000
   19d3c:	mov	r3, #0
   19d40:	bl	1aa1c <close@plt+0x99cc>
   19d44:	str	r0, [sp, #36]	; 0x24
   19d48:	str	r1, [sp, #32]
   19d4c:	b	19d50 <close@plt+0x8d00>
   19d50:	ldr	r0, [sp, #32]
   19d54:	ldr	r1, [sp, #36]	; 0x24
   19d58:	ldr	r2, [fp, #-12]
   19d5c:	mvn	r2, r2
   19d60:	subs	r1, r2, r1
   19d64:	rscs	r0, r0, #0
   19d68:	bge	19e8c <close@plt+0x8e3c>
   19d6c:	b	19ea0 <close@plt+0x8e50>
   19d70:	ldr	r0, [fp, #-16]
   19d74:	cmn	r0, #1
   19d78:	bne	19db8 <close@plt+0x8d68>
   19d7c:	b	19d98 <close@plt+0x8d48>
   19d80:	ldr	r0, [fp, #-12]
   19d84:	rsbs	r0, r0, #0
   19d88:	mov	r1, #0
   19d8c:	sbcs	r1, r1, #-2147483648	; 0x80000000
   19d90:	blt	19e8c <close@plt+0x8e3c>
   19d94:	b	19ea0 <close@plt+0x8e50>
   19d98:	ldr	r0, [fp, #-12]
   19d9c:	movw	r1, #0
   19da0:	cmp	r1, r0
   19da4:	bcs	19ea0 <close@plt+0x8e50>
   19da8:	mov	r0, #0
   19dac:	cmp	r0, #0
   19db0:	bne	19e8c <close@plt+0x8e3c>
   19db4:	b	19ea0 <close@plt+0x8e50>
   19db8:	ldr	r2, [fp, #-16]
   19dbc:	mov	r1, #-2147483648	; 0x80000000
   19dc0:	mov	r0, #0
   19dc4:	str	r0, [sp, #28]
   19dc8:	ldr	r3, [sp, #28]
   19dcc:	bl	1a948 <close@plt+0x98f8>
   19dd0:	ldr	r2, [fp, #-12]
   19dd4:	subs	r0, r0, r2
   19dd8:	sbcs	r1, r1, #0
   19ddc:	blt	19e8c <close@plt+0x8e3c>
   19de0:	b	19ea0 <close@plt+0x8e50>
   19de4:	ldr	r0, [fp, #-16]
   19de8:	cmp	r0, #0
   19dec:	bne	19df4 <close@plt+0x8da4>
   19df0:	b	19ea0 <close@plt+0x8e50>
   19df4:	ldr	r0, [fp, #-12]
   19df8:	cmp	r0, #0
   19dfc:	bcs	19e64 <close@plt+0x8e14>
   19e00:	ldr	r0, [fp, #-12]
   19e04:	cmn	r0, #1
   19e08:	bne	19e38 <close@plt+0x8de8>
   19e0c:	b	19e28 <close@plt+0x8dd8>
   19e10:	ldr	r0, [fp, #-16]
   19e14:	rsbs	r0, r0, #0
   19e18:	mov	r1, #0
   19e1c:	sbcs	r1, r1, #-2147483648	; 0x80000000
   19e20:	blt	19e8c <close@plt+0x8e3c>
   19e24:	b	19ea0 <close@plt+0x8e50>
   19e28:	mov	r0, #0
   19e2c:	cmp	r0, #0
   19e30:	bne	19e8c <close@plt+0x8e3c>
   19e34:	b	19ea0 <close@plt+0x8e50>
   19e38:	ldr	r2, [fp, #-12]
   19e3c:	mov	r1, #-2147483648	; 0x80000000
   19e40:	mov	r0, #0
   19e44:	str	r0, [sp, #24]
   19e48:	ldr	r3, [sp, #24]
   19e4c:	bl	1a948 <close@plt+0x98f8>
   19e50:	ldr	r2, [fp, #-16]
   19e54:	subs	r0, r0, r2
   19e58:	sbcs	r1, r1, #0
   19e5c:	blt	19e8c <close@plt+0x8e3c>
   19e60:	b	19ea0 <close@plt+0x8e50>
   19e64:	ldr	r2, [fp, #-16]
   19e68:	mvn	r0, #0
   19e6c:	mvn	r1, #-2147483648	; 0x80000000
   19e70:	mov	r3, #0
   19e74:	bl	1aa1c <close@plt+0x99cc>
   19e78:	ldr	r2, [fp, #-12]
   19e7c:	subs	r0, r0, r2
   19e80:	sbcs	r1, r1, #0
   19e84:	bge	19ea0 <close@plt+0x8e50>
   19e88:	b	19e8c <close@plt+0x8e3c>
   19e8c:	ldr	r0, [fp, #-12]
   19e90:	ldr	r1, [fp, #-16]
   19e94:	mul	r0, r0, r1
   19e98:	str	r0, [fp, #-20]	; 0xffffffec
   19e9c:	b	1a0d0 <close@plt+0x9080>
   19ea0:	ldr	r0, [fp, #-12]
   19ea4:	ldr	r1, [fp, #-16]
   19ea8:	mul	r0, r0, r1
   19eac:	str	r0, [fp, #-20]	; 0xffffffec
   19eb0:	b	1a0e8 <close@plt+0x9098>
   19eb4:	ldr	r0, [fp, #-16]
   19eb8:	cmp	r0, #0
   19ebc:	bcs	19ff8 <close@plt+0x8fa8>
   19ec0:	ldr	r0, [fp, #-12]
   19ec4:	cmp	r0, #0
   19ec8:	bcs	19f80 <close@plt+0x8f30>
   19ecc:	b	19f00 <close@plt+0x8eb0>
   19ed0:	ldr	r0, [fp, #-12]
   19ed4:	ldr	r2, [fp, #-16]
   19ed8:	mvn	r1, #0
   19edc:	mov	r3, #0
   19ee0:	str	r0, [sp, #20]
   19ee4:	mov	r0, r1
   19ee8:	bl	1aa1c <close@plt+0x99cc>
   19eec:	ldr	r2, [sp, #20]
   19ef0:	subs	r0, r2, r0
   19ef4:	rscs	r1, r1, #0
   19ef8:	bcc	1a0a8 <close@plt+0x9058>
   19efc:	b	1a0bc <close@plt+0x906c>
   19f00:	b	19f14 <close@plt+0x8ec4>
   19f04:	ldr	r0, [fp, #-16]
   19f08:	cmp	r0, #1
   19f0c:	bcc	19f24 <close@plt+0x8ed4>
   19f10:	b	19f38 <close@plt+0x8ee8>
   19f14:	ldr	r0, [fp, #-16]
   19f18:	movw	r1, #0
   19f1c:	cmp	r1, r0
   19f20:	bcs	19f38 <close@plt+0x8ee8>
   19f24:	mov	r0, #1
   19f28:	mvn	r1, #0
   19f2c:	str	r1, [sp, #16]
   19f30:	str	r0, [sp, #12]
   19f34:	b	19f60 <close@plt+0x8f10>
   19f38:	ldr	r0, [fp, #-16]
   19f3c:	rsb	r2, r0, #0
   19f40:	mvn	r0, #0
   19f44:	mov	r3, #0
   19f48:	str	r0, [sp, #8]
   19f4c:	ldr	r1, [sp, #8]
   19f50:	bl	1aa1c <close@plt+0x99cc>
   19f54:	str	r0, [sp, #16]
   19f58:	str	r1, [sp, #12]
   19f5c:	b	19f60 <close@plt+0x8f10>
   19f60:	ldr	r0, [sp, #12]
   19f64:	ldr	r1, [sp, #16]
   19f68:	ldr	r2, [fp, #-12]
   19f6c:	mvn	r2, r2
   19f70:	subs	r1, r2, r1
   19f74:	rscs	r0, r0, #0
   19f78:	bcs	1a0a8 <close@plt+0x9058>
   19f7c:	b	1a0bc <close@plt+0x906c>
   19f80:	b	19f88 <close@plt+0x8f38>
   19f84:	b	19f8c <close@plt+0x8f3c>
   19f88:	b	19fdc <close@plt+0x8f8c>
   19f8c:	ldr	r0, [fp, #-16]
   19f90:	cmn	r0, #1
   19f94:	bne	19fdc <close@plt+0x8f8c>
   19f98:	b	19fb4 <close@plt+0x8f64>
   19f9c:	ldr	r0, [fp, #-12]
   19fa0:	add	r0, r0, #0
   19fa4:	movw	r1, #0
   19fa8:	cmp	r1, r0
   19fac:	bcc	1a0a8 <close@plt+0x9058>
   19fb0:	b	1a0bc <close@plt+0x906c>
   19fb4:	ldr	r0, [fp, #-12]
   19fb8:	movw	r1, #0
   19fbc:	cmp	r1, r0
   19fc0:	bcs	1a0bc <close@plt+0x906c>
   19fc4:	ldr	r0, [fp, #-12]
   19fc8:	sub	r0, r0, #1
   19fcc:	mvn	r1, #0
   19fd0:	cmp	r1, r0
   19fd4:	bcc	1a0a8 <close@plt+0x9058>
   19fd8:	b	1a0bc <close@plt+0x906c>
   19fdc:	ldr	r0, [fp, #-16]
   19fe0:	movw	r1, #0
   19fe4:	udiv	r0, r1, r0
   19fe8:	ldr	r1, [fp, #-12]
   19fec:	cmp	r0, r1
   19ff0:	bcc	1a0a8 <close@plt+0x9058>
   19ff4:	b	1a0bc <close@plt+0x906c>
   19ff8:	ldr	r0, [fp, #-16]
   19ffc:	cmp	r0, #0
   1a000:	bne	1a008 <close@plt+0x8fb8>
   1a004:	b	1a0bc <close@plt+0x906c>
   1a008:	ldr	r0, [fp, #-12]
   1a00c:	cmp	r0, #0
   1a010:	bcs	1a07c <close@plt+0x902c>
   1a014:	b	1a01c <close@plt+0x8fcc>
   1a018:	b	1a020 <close@plt+0x8fd0>
   1a01c:	b	1a060 <close@plt+0x9010>
   1a020:	ldr	r0, [fp, #-12]
   1a024:	cmn	r0, #1
   1a028:	bne	1a060 <close@plt+0x9010>
   1a02c:	b	1a048 <close@plt+0x8ff8>
   1a030:	ldr	r0, [fp, #-16]
   1a034:	add	r0, r0, #0
   1a038:	movw	r1, #0
   1a03c:	cmp	r1, r0
   1a040:	bcc	1a0a8 <close@plt+0x9058>
   1a044:	b	1a0bc <close@plt+0x906c>
   1a048:	ldr	r0, [fp, #-16]
   1a04c:	sub	r0, r0, #1
   1a050:	mvn	r1, #0
   1a054:	cmp	r1, r0
   1a058:	bcc	1a0a8 <close@plt+0x9058>
   1a05c:	b	1a0bc <close@plt+0x906c>
   1a060:	ldr	r0, [fp, #-12]
   1a064:	movw	r1, #0
   1a068:	udiv	r0, r1, r0
   1a06c:	ldr	r1, [fp, #-16]
   1a070:	cmp	r0, r1
   1a074:	bcc	1a0a8 <close@plt+0x9058>
   1a078:	b	1a0bc <close@plt+0x906c>
   1a07c:	ldr	r2, [fp, #-16]
   1a080:	mvn	r0, #0
   1a084:	mov	r3, #0
   1a088:	str	r0, [sp, #4]
   1a08c:	ldr	r1, [sp, #4]
   1a090:	bl	1aa1c <close@plt+0x99cc>
   1a094:	ldr	r2, [fp, #-12]
   1a098:	subs	r0, r0, r2
   1a09c:	sbcs	r1, r1, #0
   1a0a0:	bcs	1a0bc <close@plt+0x906c>
   1a0a4:	b	1a0a8 <close@plt+0x9058>
   1a0a8:	ldr	r0, [fp, #-12]
   1a0ac:	ldr	r1, [fp, #-16]
   1a0b0:	mul	r0, r0, r1
   1a0b4:	str	r0, [fp, #-20]	; 0xffffffec
   1a0b8:	b	1a0d0 <close@plt+0x9080>
   1a0bc:	ldr	r0, [fp, #-12]
   1a0c0:	ldr	r1, [fp, #-16]
   1a0c4:	mul	r0, r0, r1
   1a0c8:	str	r0, [fp, #-20]	; 0xffffffec
   1a0cc:	b	1a0e8 <close@plt+0x9098>
   1a0d0:	bl	10f90 <__errno_location@plt>
   1a0d4:	movw	r1, #12
   1a0d8:	str	r1, [r0]
   1a0dc:	movw	r0, #0
   1a0e0:	str	r0, [fp, #-4]
   1a0e4:	b	1a0f8 <close@plt+0x90a8>
   1a0e8:	ldr	r0, [fp, #-8]
   1a0ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a0f0:	bl	184e8 <close@plt+0x7498>
   1a0f4:	str	r0, [fp, #-4]
   1a0f8:	ldr	r0, [fp, #-4]
   1a0fc:	mov	sp, fp
   1a100:	pop	{fp, pc}
   1a104:	svcvc	0x00ffffff
   1a108:	andhi	r0, r0, r0
   1a10c:			; <UNDEFINED> instruction: 0xffff8000
   1a110:	sub	sp, sp, #12
   1a114:	str	r0, [sp, #4]
   1a118:	ldr	r0, [sp, #4]
   1a11c:	sub	r1, r0, #48	; 0x30
   1a120:	cmp	r1, #10
   1a124:	str	r0, [sp]
   1a128:	bcc	1a158 <close@plt+0x9108>
   1a12c:	b	1a130 <close@plt+0x90e0>
   1a130:	ldr	r0, [sp]
   1a134:	sub	r1, r0, #65	; 0x41
   1a138:	cmp	r1, #26
   1a13c:	bcc	1a158 <close@plt+0x9108>
   1a140:	b	1a144 <close@plt+0x90f4>
   1a144:	ldr	r0, [sp]
   1a148:	sub	r1, r0, #97	; 0x61
   1a14c:	cmp	r1, #25
   1a150:	bhi	1a168 <close@plt+0x9118>
   1a154:	b	1a158 <close@plt+0x9108>
   1a158:	movw	r0, #1
   1a15c:	and	r0, r0, #1
   1a160:	strb	r0, [sp, #11]
   1a164:	b	1a174 <close@plt+0x9124>
   1a168:	movw	r0, #0
   1a16c:	and	r0, r0, #1
   1a170:	strb	r0, [sp, #11]
   1a174:	ldrb	r0, [sp, #11]
   1a178:	and	r0, r0, #1
   1a17c:	add	sp, sp, #12
   1a180:	bx	lr
   1a184:	sub	sp, sp, #12
   1a188:	str	r0, [sp, #4]
   1a18c:	ldr	r0, [sp, #4]
   1a190:	sub	r1, r0, #65	; 0x41
   1a194:	cmp	r1, #26
   1a198:	str	r0, [sp]
   1a19c:	bcc	1a1b8 <close@plt+0x9168>
   1a1a0:	b	1a1a4 <close@plt+0x9154>
   1a1a4:	ldr	r0, [sp]
   1a1a8:	sub	r1, r0, #97	; 0x61
   1a1ac:	cmp	r1, #25
   1a1b0:	bhi	1a1c8 <close@plt+0x9178>
   1a1b4:	b	1a1b8 <close@plt+0x9168>
   1a1b8:	movw	r0, #1
   1a1bc:	and	r0, r0, #1
   1a1c0:	strb	r0, [sp, #11]
   1a1c4:	b	1a1d4 <close@plt+0x9184>
   1a1c8:	movw	r0, #0
   1a1cc:	and	r0, r0, #1
   1a1d0:	strb	r0, [sp, #11]
   1a1d4:	ldrb	r0, [sp, #11]
   1a1d8:	and	r0, r0, #1
   1a1dc:	add	sp, sp, #12
   1a1e0:	bx	lr
   1a1e4:	sub	sp, sp, #8
   1a1e8:	str	r0, [sp]
   1a1ec:	ldr	r0, [sp]
   1a1f0:	cmp	r0, #127	; 0x7f
   1a1f4:	bhi	1a20c <close@plt+0x91bc>
   1a1f8:	b	1a1fc <close@plt+0x91ac>
   1a1fc:	movw	r0, #1
   1a200:	and	r0, r0, #1
   1a204:	strb	r0, [sp, #7]
   1a208:	b	1a218 <close@plt+0x91c8>
   1a20c:	movw	r0, #0
   1a210:	and	r0, r0, #1
   1a214:	strb	r0, [sp, #7]
   1a218:	ldrb	r0, [sp, #7]
   1a21c:	and	r0, r0, #1
   1a220:	add	sp, sp, #8
   1a224:	bx	lr
   1a228:	sub	sp, sp, #8
   1a22c:	str	r0, [sp, #4]
   1a230:	ldr	r0, [sp, #4]
   1a234:	cmp	r0, #32
   1a238:	movw	r0, #1
   1a23c:	str	r0, [sp]
   1a240:	beq	1a258 <close@plt+0x9208>
   1a244:	ldr	r0, [sp, #4]
   1a248:	cmp	r0, #9
   1a24c:	movw	r0, #0
   1a250:	moveq	r0, #1
   1a254:	str	r0, [sp]
   1a258:	ldr	r0, [sp]
   1a25c:	and	r0, r0, #1
   1a260:	add	sp, sp, #8
   1a264:	bx	lr
   1a268:	sub	sp, sp, #12
   1a26c:	str	r0, [sp, #4]
   1a270:	ldr	r0, [sp, #4]
   1a274:	cmp	r0, #32
   1a278:	str	r0, [sp]
   1a27c:	bcc	1a294 <close@plt+0x9244>
   1a280:	b	1a284 <close@plt+0x9234>
   1a284:	ldr	r0, [sp]
   1a288:	cmp	r0, #127	; 0x7f
   1a28c:	bne	1a2a4 <close@plt+0x9254>
   1a290:	b	1a294 <close@plt+0x9244>
   1a294:	movw	r0, #1
   1a298:	and	r0, r0, #1
   1a29c:	strb	r0, [sp, #11]
   1a2a0:	b	1a2b0 <close@plt+0x9260>
   1a2a4:	movw	r0, #0
   1a2a8:	and	r0, r0, #1
   1a2ac:	strb	r0, [sp, #11]
   1a2b0:	ldrb	r0, [sp, #11]
   1a2b4:	and	r0, r0, #1
   1a2b8:	add	sp, sp, #12
   1a2bc:	bx	lr
   1a2c0:	sub	sp, sp, #8
   1a2c4:	str	r0, [sp]
   1a2c8:	ldr	r0, [sp]
   1a2cc:	sub	r0, r0, #48	; 0x30
   1a2d0:	cmp	r0, #9
   1a2d4:	bhi	1a2ec <close@plt+0x929c>
   1a2d8:	b	1a2dc <close@plt+0x928c>
   1a2dc:	movw	r0, #1
   1a2e0:	and	r0, r0, #1
   1a2e4:	strb	r0, [sp, #7]
   1a2e8:	b	1a2f8 <close@plt+0x92a8>
   1a2ec:	movw	r0, #0
   1a2f0:	and	r0, r0, #1
   1a2f4:	strb	r0, [sp, #7]
   1a2f8:	ldrb	r0, [sp, #7]
   1a2fc:	and	r0, r0, #1
   1a300:	add	sp, sp, #8
   1a304:	bx	lr
   1a308:	sub	sp, sp, #8
   1a30c:	str	r0, [sp]
   1a310:	ldr	r0, [sp]
   1a314:	sub	r0, r0, #33	; 0x21
   1a318:	cmp	r0, #93	; 0x5d
   1a31c:	bhi	1a334 <close@plt+0x92e4>
   1a320:	b	1a324 <close@plt+0x92d4>
   1a324:	movw	r0, #1
   1a328:	and	r0, r0, #1
   1a32c:	strb	r0, [sp, #7]
   1a330:	b	1a340 <close@plt+0x92f0>
   1a334:	movw	r0, #0
   1a338:	and	r0, r0, #1
   1a33c:	strb	r0, [sp, #7]
   1a340:	ldrb	r0, [sp, #7]
   1a344:	and	r0, r0, #1
   1a348:	add	sp, sp, #8
   1a34c:	bx	lr
   1a350:	sub	sp, sp, #8
   1a354:	str	r0, [sp]
   1a358:	ldr	r0, [sp]
   1a35c:	sub	r0, r0, #97	; 0x61
   1a360:	cmp	r0, #25
   1a364:	bhi	1a37c <close@plt+0x932c>
   1a368:	b	1a36c <close@plt+0x931c>
   1a36c:	movw	r0, #1
   1a370:	and	r0, r0, #1
   1a374:	strb	r0, [sp, #7]
   1a378:	b	1a388 <close@plt+0x9338>
   1a37c:	movw	r0, #0
   1a380:	and	r0, r0, #1
   1a384:	strb	r0, [sp, #7]
   1a388:	ldrb	r0, [sp, #7]
   1a38c:	and	r0, r0, #1
   1a390:	add	sp, sp, #8
   1a394:	bx	lr
   1a398:	sub	sp, sp, #8
   1a39c:	str	r0, [sp]
   1a3a0:	ldr	r0, [sp]
   1a3a4:	sub	r0, r0, #32
   1a3a8:	cmp	r0, #94	; 0x5e
   1a3ac:	bhi	1a3c4 <close@plt+0x9374>
   1a3b0:	b	1a3b4 <close@plt+0x9364>
   1a3b4:	movw	r0, #1
   1a3b8:	and	r0, r0, #1
   1a3bc:	strb	r0, [sp, #7]
   1a3c0:	b	1a3d0 <close@plt+0x9380>
   1a3c4:	movw	r0, #0
   1a3c8:	and	r0, r0, #1
   1a3cc:	strb	r0, [sp, #7]
   1a3d0:	ldrb	r0, [sp, #7]
   1a3d4:	and	r0, r0, #1
   1a3d8:	add	sp, sp, #8
   1a3dc:	bx	lr
   1a3e0:	sub	sp, sp, #12
   1a3e4:	str	r0, [sp, #4]
   1a3e8:	ldr	r0, [sp, #4]
   1a3ec:	sub	r0, r0, #33	; 0x21
   1a3f0:	cmp	r0, #93	; 0x5d
   1a3f4:	str	r0, [sp]
   1a3f8:	bhi	1a594 <close@plt+0x9544>
   1a3fc:	add	r0, pc, #8
   1a400:	ldr	r1, [sp]
   1a404:	ldr	r0, [r0, r1, lsl #2]
   1a408:	mov	pc, r0
   1a40c:	andeq	sl, r1, r4, lsl #11
   1a410:	andeq	sl, r1, r4, lsl #11
   1a414:	andeq	sl, r1, r4, lsl #11
   1a418:	andeq	sl, r1, r4, lsl #11
   1a41c:	andeq	sl, r1, r4, lsl #11
   1a420:	andeq	sl, r1, r4, lsl #11
   1a424:	andeq	sl, r1, r4, lsl #11
   1a428:	andeq	sl, r1, r4, lsl #11
   1a42c:	andeq	sl, r1, r4, lsl #11
   1a430:	andeq	sl, r1, r4, lsl #11
   1a434:	andeq	sl, r1, r4, lsl #11
   1a438:	andeq	sl, r1, r4, lsl #11
   1a43c:	andeq	sl, r1, r4, lsl #11
   1a440:	andeq	sl, r1, r4, lsl #11
   1a444:	andeq	sl, r1, r4, lsl #11
   1a448:	muleq	r1, r4, r5
   1a44c:	muleq	r1, r4, r5
   1a450:	muleq	r1, r4, r5
   1a454:	muleq	r1, r4, r5
   1a458:	muleq	r1, r4, r5
   1a45c:	muleq	r1, r4, r5
   1a460:	muleq	r1, r4, r5
   1a464:	muleq	r1, r4, r5
   1a468:	muleq	r1, r4, r5
   1a46c:	muleq	r1, r4, r5
   1a470:	andeq	sl, r1, r4, lsl #11
   1a474:	andeq	sl, r1, r4, lsl #11
   1a478:	andeq	sl, r1, r4, lsl #11
   1a47c:	andeq	sl, r1, r4, lsl #11
   1a480:	andeq	sl, r1, r4, lsl #11
   1a484:	andeq	sl, r1, r4, lsl #11
   1a488:	andeq	sl, r1, r4, lsl #11
   1a48c:	muleq	r1, r4, r5
   1a490:	muleq	r1, r4, r5
   1a494:	muleq	r1, r4, r5
   1a498:	muleq	r1, r4, r5
   1a49c:	muleq	r1, r4, r5
   1a4a0:	muleq	r1, r4, r5
   1a4a4:	muleq	r1, r4, r5
   1a4a8:	muleq	r1, r4, r5
   1a4ac:	muleq	r1, r4, r5
   1a4b0:	muleq	r1, r4, r5
   1a4b4:	muleq	r1, r4, r5
   1a4b8:	muleq	r1, r4, r5
   1a4bc:	muleq	r1, r4, r5
   1a4c0:	muleq	r1, r4, r5
   1a4c4:	muleq	r1, r4, r5
   1a4c8:	muleq	r1, r4, r5
   1a4cc:	muleq	r1, r4, r5
   1a4d0:	muleq	r1, r4, r5
   1a4d4:	muleq	r1, r4, r5
   1a4d8:	muleq	r1, r4, r5
   1a4dc:	muleq	r1, r4, r5
   1a4e0:	muleq	r1, r4, r5
   1a4e4:	muleq	r1, r4, r5
   1a4e8:	muleq	r1, r4, r5
   1a4ec:	muleq	r1, r4, r5
   1a4f0:	muleq	r1, r4, r5
   1a4f4:	andeq	sl, r1, r4, lsl #11
   1a4f8:	andeq	sl, r1, r4, lsl #11
   1a4fc:	andeq	sl, r1, r4, lsl #11
   1a500:	andeq	sl, r1, r4, lsl #11
   1a504:	andeq	sl, r1, r4, lsl #11
   1a508:	andeq	sl, r1, r4, lsl #11
   1a50c:	muleq	r1, r4, r5
   1a510:	muleq	r1, r4, r5
   1a514:	muleq	r1, r4, r5
   1a518:	muleq	r1, r4, r5
   1a51c:	muleq	r1, r4, r5
   1a520:	muleq	r1, r4, r5
   1a524:	muleq	r1, r4, r5
   1a528:	muleq	r1, r4, r5
   1a52c:	muleq	r1, r4, r5
   1a530:	muleq	r1, r4, r5
   1a534:	muleq	r1, r4, r5
   1a538:	muleq	r1, r4, r5
   1a53c:	muleq	r1, r4, r5
   1a540:	muleq	r1, r4, r5
   1a544:	muleq	r1, r4, r5
   1a548:	muleq	r1, r4, r5
   1a54c:	muleq	r1, r4, r5
   1a550:	muleq	r1, r4, r5
   1a554:	muleq	r1, r4, r5
   1a558:	muleq	r1, r4, r5
   1a55c:	muleq	r1, r4, r5
   1a560:	muleq	r1, r4, r5
   1a564:	muleq	r1, r4, r5
   1a568:	muleq	r1, r4, r5
   1a56c:	muleq	r1, r4, r5
   1a570:	muleq	r1, r4, r5
   1a574:	andeq	sl, r1, r4, lsl #11
   1a578:	andeq	sl, r1, r4, lsl #11
   1a57c:	andeq	sl, r1, r4, lsl #11
   1a580:	andeq	sl, r1, r4, lsl #11
   1a584:	movw	r0, #1
   1a588:	and	r0, r0, #1
   1a58c:	strb	r0, [sp, #11]
   1a590:	b	1a5a0 <close@plt+0x9550>
   1a594:	movw	r0, #0
   1a598:	and	r0, r0, #1
   1a59c:	strb	r0, [sp, #11]
   1a5a0:	ldrb	r0, [sp, #11]
   1a5a4:	and	r0, r0, #1
   1a5a8:	add	sp, sp, #12
   1a5ac:	bx	lr
   1a5b0:	sub	sp, sp, #12
   1a5b4:	str	r0, [sp, #4]
   1a5b8:	ldr	r0, [sp, #4]
   1a5bc:	sub	r1, r0, #9
   1a5c0:	cmp	r1, #5
   1a5c4:	str	r0, [sp]
   1a5c8:	bcc	1a5e0 <close@plt+0x9590>
   1a5cc:	b	1a5d0 <close@plt+0x9580>
   1a5d0:	ldr	r0, [sp]
   1a5d4:	cmp	r0, #32
   1a5d8:	bne	1a5f0 <close@plt+0x95a0>
   1a5dc:	b	1a5e0 <close@plt+0x9590>
   1a5e0:	movw	r0, #1
   1a5e4:	and	r0, r0, #1
   1a5e8:	strb	r0, [sp, #11]
   1a5ec:	b	1a5fc <close@plt+0x95ac>
   1a5f0:	movw	r0, #0
   1a5f4:	and	r0, r0, #1
   1a5f8:	strb	r0, [sp, #11]
   1a5fc:	ldrb	r0, [sp, #11]
   1a600:	and	r0, r0, #1
   1a604:	add	sp, sp, #12
   1a608:	bx	lr
   1a60c:	sub	sp, sp, #8
   1a610:	str	r0, [sp]
   1a614:	ldr	r0, [sp]
   1a618:	sub	r0, r0, #65	; 0x41
   1a61c:	cmp	r0, #25
   1a620:	bhi	1a638 <close@plt+0x95e8>
   1a624:	b	1a628 <close@plt+0x95d8>
   1a628:	movw	r0, #1
   1a62c:	and	r0, r0, #1
   1a630:	strb	r0, [sp, #7]
   1a634:	b	1a644 <close@plt+0x95f4>
   1a638:	movw	r0, #0
   1a63c:	and	r0, r0, #1
   1a640:	strb	r0, [sp, #7]
   1a644:	ldrb	r0, [sp, #7]
   1a648:	and	r0, r0, #1
   1a64c:	add	sp, sp, #8
   1a650:	bx	lr
   1a654:	sub	sp, sp, #12
   1a658:	str	r0, [sp, #4]
   1a65c:	ldr	r0, [sp, #4]
   1a660:	sub	r1, r0, #48	; 0x30
   1a664:	cmp	r1, #10
   1a668:	str	r0, [sp]
   1a66c:	bcc	1a69c <close@plt+0x964c>
   1a670:	b	1a674 <close@plt+0x9624>
   1a674:	ldr	r0, [sp]
   1a678:	sub	r1, r0, #65	; 0x41
   1a67c:	cmp	r1, #6
   1a680:	bcc	1a69c <close@plt+0x964c>
   1a684:	b	1a688 <close@plt+0x9638>
   1a688:	ldr	r0, [sp]
   1a68c:	sub	r1, r0, #97	; 0x61
   1a690:	cmp	r1, #5
   1a694:	bhi	1a6ac <close@plt+0x965c>
   1a698:	b	1a69c <close@plt+0x964c>
   1a69c:	movw	r0, #1
   1a6a0:	and	r0, r0, #1
   1a6a4:	strb	r0, [sp, #11]
   1a6a8:	b	1a6b8 <close@plt+0x9668>
   1a6ac:	movw	r0, #0
   1a6b0:	and	r0, r0, #1
   1a6b4:	strb	r0, [sp, #11]
   1a6b8:	ldrb	r0, [sp, #11]
   1a6bc:	and	r0, r0, #1
   1a6c0:	add	sp, sp, #12
   1a6c4:	bx	lr
   1a6c8:	sub	sp, sp, #8
   1a6cc:	str	r0, [sp]
   1a6d0:	ldr	r0, [sp]
   1a6d4:	sub	r0, r0, #65	; 0x41
   1a6d8:	cmp	r0, #25
   1a6dc:	bhi	1a6f8 <close@plt+0x96a8>
   1a6e0:	b	1a6e4 <close@plt+0x9694>
   1a6e4:	ldr	r0, [sp]
   1a6e8:	sub	r0, r0, #65	; 0x41
   1a6ec:	add	r0, r0, #97	; 0x61
   1a6f0:	str	r0, [sp, #4]
   1a6f4:	b	1a700 <close@plt+0x96b0>
   1a6f8:	ldr	r0, [sp]
   1a6fc:	str	r0, [sp, #4]
   1a700:	ldr	r0, [sp, #4]
   1a704:	add	sp, sp, #8
   1a708:	bx	lr
   1a70c:	sub	sp, sp, #8
   1a710:	str	r0, [sp]
   1a714:	ldr	r0, [sp]
   1a718:	sub	r0, r0, #97	; 0x61
   1a71c:	cmp	r0, #25
   1a720:	bhi	1a73c <close@plt+0x96ec>
   1a724:	b	1a728 <close@plt+0x96d8>
   1a728:	ldr	r0, [sp]
   1a72c:	sub	r0, r0, #97	; 0x61
   1a730:	add	r0, r0, #65	; 0x41
   1a734:	str	r0, [sp, #4]
   1a738:	b	1a744 <close@plt+0x96f4>
   1a73c:	ldr	r0, [sp]
   1a740:	str	r0, [sp, #4]
   1a744:	ldr	r0, [sp, #4]
   1a748:	add	sp, sp, #8
   1a74c:	bx	lr
   1a750:	push	{r4, r5, fp, lr}
   1a754:	add	fp, sp, #8
   1a758:	sub	sp, sp, #272	; 0x110
   1a75c:	add	r1, sp, #7
   1a760:	str	r0, [fp, #-16]
   1a764:	ldr	r0, [fp, #-16]
   1a768:	movw	r2, #257	; 0x101
   1a76c:	bl	1a7ec <close@plt+0x979c>
   1a770:	cmp	r0, #0
   1a774:	beq	1a788 <close@plt+0x9738>
   1a778:	movw	r0, #0
   1a77c:	and	r0, r0, #1
   1a780:	strb	r0, [fp, #-9]
   1a784:	b	1a7dc <close@plt+0x978c>
   1a788:	add	r0, sp, #7
   1a78c:	movw	r1, #46643	; 0xb633
   1a790:	movt	r1, #1
   1a794:	bl	10e10 <strcmp@plt>
   1a798:	cmp	r0, #0
   1a79c:	movw	r0, #1
   1a7a0:	str	r0, [sp]
   1a7a4:	beq	1a7c8 <close@plt+0x9778>
   1a7a8:	add	r0, sp, #7
   1a7ac:	movw	r1, #46645	; 0xb635
   1a7b0:	movt	r1, #1
   1a7b4:	bl	10e10 <strcmp@plt>
   1a7b8:	cmp	r0, #0
   1a7bc:	movw	r0, #0
   1a7c0:	moveq	r0, #1
   1a7c4:	str	r0, [sp]
   1a7c8:	ldr	r0, [sp]
   1a7cc:	mvn	r1, #0
   1a7d0:	eor	r0, r0, r1
   1a7d4:	and	r0, r0, #1
   1a7d8:	strb	r0, [fp, #-9]
   1a7dc:	ldrb	r0, [fp, #-9]
   1a7e0:	and	r0, r0, #1
   1a7e4:	sub	sp, fp, #8
   1a7e8:	pop	{r4, r5, fp, pc}
   1a7ec:	push	{fp, lr}
   1a7f0:	mov	fp, sp
   1a7f4:	sub	sp, sp, #16
   1a7f8:	str	r0, [fp, #-4]
   1a7fc:	str	r1, [sp, #8]
   1a800:	str	r2, [sp, #4]
   1a804:	ldr	r0, [fp, #-4]
   1a808:	ldr	r1, [sp, #8]
   1a80c:	ldr	r2, [sp, #4]
   1a810:	bl	1a81c <close@plt+0x97cc>
   1a814:	mov	sp, fp
   1a818:	pop	{fp, pc}
   1a81c:	push	{fp, lr}
   1a820:	mov	fp, sp
   1a824:	sub	sp, sp, #24
   1a828:	str	r0, [fp, #-8]
   1a82c:	str	r1, [sp, #12]
   1a830:	str	r2, [sp, #8]
   1a834:	ldr	r0, [fp, #-8]
   1a838:	bl	1a91c <close@plt+0x98cc>
   1a83c:	str	r0, [sp, #4]
   1a840:	ldr	r0, [sp, #4]
   1a844:	movw	r1, #0
   1a848:	cmp	r0, r1
   1a84c:	bne	1a874 <close@plt+0x9824>
   1a850:	ldr	r0, [sp, #8]
   1a854:	cmp	r0, #0
   1a858:	bls	1a868 <close@plt+0x9818>
   1a85c:	ldr	r0, [sp, #12]
   1a860:	movw	r1, #0
   1a864:	strb	r1, [r0]
   1a868:	movw	r0, #22
   1a86c:	str	r0, [fp, #-4]
   1a870:	b	1a8f0 <close@plt+0x98a0>
   1a874:	ldr	r0, [sp, #4]
   1a878:	bl	10f78 <strlen@plt>
   1a87c:	str	r0, [sp]
   1a880:	ldr	r0, [sp]
   1a884:	ldr	r1, [sp, #8]
   1a888:	cmp	r0, r1
   1a88c:	bcs	1a8b0 <close@plt+0x9860>
   1a890:	ldr	r0, [sp, #12]
   1a894:	ldr	r1, [sp, #4]
   1a898:	ldr	r2, [sp]
   1a89c:	add	r2, r2, #1
   1a8a0:	bl	10e4c <memcpy@plt>
   1a8a4:	movw	r0, #0
   1a8a8:	str	r0, [fp, #-4]
   1a8ac:	b	1a8f0 <close@plt+0x98a0>
   1a8b0:	ldr	r0, [sp, #8]
   1a8b4:	cmp	r0, #0
   1a8b8:	bls	1a8e8 <close@plt+0x9898>
   1a8bc:	ldr	r0, [sp, #12]
   1a8c0:	ldr	r1, [sp, #4]
   1a8c4:	ldr	r2, [sp, #8]
   1a8c8:	sub	r2, r2, #1
   1a8cc:	bl	10e4c <memcpy@plt>
   1a8d0:	ldr	r0, [sp, #12]
   1a8d4:	ldr	r1, [sp, #8]
   1a8d8:	sub	r1, r1, #1
   1a8dc:	add	r0, r0, r1
   1a8e0:	movw	r1, #0
   1a8e4:	strb	r1, [r0]
   1a8e8:	movw	r0, #34	; 0x22
   1a8ec:	str	r0, [fp, #-4]
   1a8f0:	ldr	r0, [fp, #-4]
   1a8f4:	mov	sp, fp
   1a8f8:	pop	{fp, pc}
   1a8fc:	push	{fp, lr}
   1a900:	mov	fp, sp
   1a904:	sub	sp, sp, #8
   1a908:	str	r0, [sp, #4]
   1a90c:	ldr	r0, [sp, #4]
   1a910:	bl	1a91c <close@plt+0x98cc>
   1a914:	mov	sp, fp
   1a918:	pop	{fp, pc}
   1a91c:	push	{fp, lr}
   1a920:	mov	fp, sp
   1a924:	sub	sp, sp, #8
   1a928:	str	r0, [sp, #4]
   1a92c:	ldr	r0, [sp, #4]
   1a930:	movw	r1, #0
   1a934:	bl	10fe4 <setlocale@plt>
   1a938:	str	r0, [sp]
   1a93c:	ldr	r0, [sp]
   1a940:	mov	sp, fp
   1a944:	pop	{fp, pc}
   1a948:	cmp	r3, #0
   1a94c:	cmpeq	r2, #0
   1a950:	bne	1a974 <close@plt+0x9924>
   1a954:	cmp	r1, #0
   1a958:	movlt	r1, #-2147483648	; 0x80000000
   1a95c:	movlt	r0, #0
   1a960:	blt	1a970 <close@plt+0x9920>
   1a964:	cmpeq	r0, #0
   1a968:	mvnne	r1, #-2147483648	; 0x80000000
   1a96c:	mvnne	r0, #0
   1a970:	b	1aa58 <close@plt+0x9a08>
   1a974:	sub	sp, sp, #8
   1a978:	push	{sp, lr}
   1a97c:	cmp	r1, #0
   1a980:	blt	1a9a0 <close@plt+0x9950>
   1a984:	cmp	r3, #0
   1a988:	blt	1a9d4 <close@plt+0x9984>
   1a98c:	bl	1aa68 <close@plt+0x9a18>
   1a990:	ldr	lr, [sp, #4]
   1a994:	add	sp, sp, #8
   1a998:	pop	{r2, r3}
   1a99c:	bx	lr
   1a9a0:	rsbs	r0, r0, #0
   1a9a4:	sbc	r1, r1, r1, lsl #1
   1a9a8:	cmp	r3, #0
   1a9ac:	blt	1a9f8 <close@plt+0x99a8>
   1a9b0:	bl	1aa68 <close@plt+0x9a18>
   1a9b4:	ldr	lr, [sp, #4]
   1a9b8:	add	sp, sp, #8
   1a9bc:	pop	{r2, r3}
   1a9c0:	rsbs	r0, r0, #0
   1a9c4:	sbc	r1, r1, r1, lsl #1
   1a9c8:	rsbs	r2, r2, #0
   1a9cc:	sbc	r3, r3, r3, lsl #1
   1a9d0:	bx	lr
   1a9d4:	rsbs	r2, r2, #0
   1a9d8:	sbc	r3, r3, r3, lsl #1
   1a9dc:	bl	1aa68 <close@plt+0x9a18>
   1a9e0:	ldr	lr, [sp, #4]
   1a9e4:	add	sp, sp, #8
   1a9e8:	pop	{r2, r3}
   1a9ec:	rsbs	r0, r0, #0
   1a9f0:	sbc	r1, r1, r1, lsl #1
   1a9f4:	bx	lr
   1a9f8:	rsbs	r2, r2, #0
   1a9fc:	sbc	r3, r3, r3, lsl #1
   1aa00:	bl	1aa68 <close@plt+0x9a18>
   1aa04:	ldr	lr, [sp, #4]
   1aa08:	add	sp, sp, #8
   1aa0c:	pop	{r2, r3}
   1aa10:	rsbs	r2, r2, #0
   1aa14:	sbc	r3, r3, r3, lsl #1
   1aa18:	bx	lr
   1aa1c:	cmp	r3, #0
   1aa20:	cmpeq	r2, #0
   1aa24:	bne	1aa3c <close@plt+0x99ec>
   1aa28:	cmp	r1, #0
   1aa2c:	cmpeq	r0, #0
   1aa30:	mvnne	r1, #0
   1aa34:	mvnne	r0, #0
   1aa38:	b	1aa58 <close@plt+0x9a08>
   1aa3c:	sub	sp, sp, #8
   1aa40:	push	{sp, lr}
   1aa44:	bl	1aa68 <close@plt+0x9a18>
   1aa48:	ldr	lr, [sp, #4]
   1aa4c:	add	sp, sp, #8
   1aa50:	pop	{r2, r3}
   1aa54:	bx	lr
   1aa58:	push	{r1, lr}
   1aa5c:	mov	r0, #8
   1aa60:	bl	10e04 <raise@plt>
   1aa64:	pop	{r1, pc}
   1aa68:	cmp	r1, r3
   1aa6c:	cmpeq	r0, r2
   1aa70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa74:	mov	r4, r0
   1aa78:	movcc	r0, #0
   1aa7c:	mov	r5, r1
   1aa80:	ldr	lr, [sp, #36]	; 0x24
   1aa84:	movcc	r1, r0
   1aa88:	bcc	1ab84 <close@plt+0x9b34>
   1aa8c:	cmp	r3, #0
   1aa90:	clzeq	ip, r2
   1aa94:	clzne	ip, r3
   1aa98:	addeq	ip, ip, #32
   1aa9c:	cmp	r5, #0
   1aaa0:	clzeq	r1, r4
   1aaa4:	addeq	r1, r1, #32
   1aaa8:	clzne	r1, r5
   1aaac:	sub	ip, ip, r1
   1aab0:	sub	sl, ip, #32
   1aab4:	lsl	r9, r3, ip
   1aab8:	rsb	fp, ip, #32
   1aabc:	orr	r9, r9, r2, lsl sl
   1aac0:	orr	r9, r9, r2, lsr fp
   1aac4:	lsl	r8, r2, ip
   1aac8:	cmp	r5, r9
   1aacc:	cmpeq	r4, r8
   1aad0:	movcc	r0, #0
   1aad4:	movcc	r1, r0
   1aad8:	bcc	1aaf4 <close@plt+0x9aa4>
   1aadc:	mov	r0, #1
   1aae0:	subs	r4, r4, r8
   1aae4:	lsl	r1, r0, sl
   1aae8:	orr	r1, r1, r0, lsr fp
   1aaec:	lsl	r0, r0, ip
   1aaf0:	sbc	r5, r5, r9
   1aaf4:	cmp	ip, #0
   1aaf8:	beq	1ab84 <close@plt+0x9b34>
   1aafc:	lsr	r6, r8, #1
   1ab00:	orr	r6, r6, r9, lsl #31
   1ab04:	lsr	r7, r9, #1
   1ab08:	mov	r2, ip
   1ab0c:	b	1ab30 <close@plt+0x9ae0>
   1ab10:	subs	r3, r4, r6
   1ab14:	sbc	r8, r5, r7
   1ab18:	adds	r3, r3, r3
   1ab1c:	adc	r8, r8, r8
   1ab20:	adds	r4, r3, #1
   1ab24:	adc	r5, r8, #0
   1ab28:	subs	r2, r2, #1
   1ab2c:	beq	1ab4c <close@plt+0x9afc>
   1ab30:	cmp	r5, r7
   1ab34:	cmpeq	r4, r6
   1ab38:	bcs	1ab10 <close@plt+0x9ac0>
   1ab3c:	adds	r4, r4, r4
   1ab40:	adc	r5, r5, r5
   1ab44:	subs	r2, r2, #1
   1ab48:	bne	1ab30 <close@plt+0x9ae0>
   1ab4c:	lsr	r3, r4, ip
   1ab50:	orr	r3, r3, r5, lsl fp
   1ab54:	lsr	r2, r5, ip
   1ab58:	orr	r3, r3, r5, lsr sl
   1ab5c:	adds	r0, r0, r4
   1ab60:	mov	r4, r3
   1ab64:	lsl	r3, r2, ip
   1ab68:	orr	r3, r3, r4, lsl sl
   1ab6c:	lsl	ip, r4, ip
   1ab70:	orr	r3, r3, r4, lsr fp
   1ab74:	adc	r1, r1, r5
   1ab78:	subs	r0, r0, ip
   1ab7c:	mov	r5, r2
   1ab80:	sbc	r1, r1, r3
   1ab84:	cmp	lr, #0
   1ab88:	strdne	r4, [lr]
   1ab8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ab94:	mov	r7, r0
   1ab98:	ldr	r6, [pc, #72]	; 1abe8 <close@plt+0x9b98>
   1ab9c:	ldr	r5, [pc, #72]	; 1abec <close@plt+0x9b9c>
   1aba0:	add	r6, pc, r6
   1aba4:	add	r5, pc, r5
   1aba8:	sub	r6, r6, r5
   1abac:	mov	r8, r1
   1abb0:	mov	r9, r2
   1abb4:	bl	10dcc <calloc@plt-0x20>
   1abb8:	asrs	r6, r6, #2
   1abbc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1abc0:	mov	r4, #0
   1abc4:	add	r4, r4, #1
   1abc8:	ldr	r3, [r5], #4
   1abcc:	mov	r2, r9
   1abd0:	mov	r1, r8
   1abd4:	mov	r0, r7
   1abd8:	blx	r3
   1abdc:	cmp	r6, r4
   1abe0:	bne	1abc4 <close@plt+0x9b74>
   1abe4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1abe8:	andeq	r1, r1, r4, ror #6
   1abec:	andeq	r1, r1, ip, asr r3
   1abf0:	bx	lr
   1abf4:	ldr	r3, [pc, #12]	; 1ac08 <close@plt+0x9bb8>
   1abf8:	mov	r1, #0
   1abfc:	add	r3, pc, r3
   1ac00:	ldr	r2, [r3]
   1ac04:	b	10f9c <__cxa_atexit@plt>
   1ac08:	andeq	r1, r1, r0, ror #9

Disassembly of section .fini:

0001ac0c <.fini>:
   1ac0c:	push	{r3, lr}
   1ac10:	pop	{r3, pc}
