Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,301
design__instance__area,2971.99
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00013957814371678978
power__switching__total,0.000023075846911524422
power__leakage__total,4.632629213574546E-8
power__total,0.00016270032210741192
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.15088415666179908
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.15065910057055473
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.14304970113350443
timing__setup__ws__corner:nom_fast_1p32V_m40C,1.6562442996984967
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.143050
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,3.693790
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.15174725794334065
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.15154057604367352
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5452147776461916
timing__setup__ws__corner:nom_slow_1p08V_125C,0.023544278304498435
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.545215
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.118883
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.15121558599959878
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.15100046640470582
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2897478450292927
timing__setup__ws__corner:nom_typ_1p20V_25C,1.0658995099364408
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.289748
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,3.115985
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.15088415666179908
clock__skew__worst_setup,0.15065910057055473
timing__hold__ws,0.14304970113350443
timing__setup__ws,0.023544278304498435
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.143050
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.118883
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 68.11 86.83
design__core__bbox,5.76 15.12 61.92 68.04
design__io,39
design__die__area,5913.99
design__core__area,2971.99
design__instance__count__stdcell,245
design__instance__area__stdcell,2832.28
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.952991
design__instance__utilization__stdcell,0.952991
design__rows,14
design__rows:CoreSite,14
design__sites,1638
design__sites:CoreSite,1638
design__instance__count__class:inverter,15
design__instance__area__class:inverter,87.0912
design__instance__count__class:sequential_cell,9
design__instance__area__class:sequential_cell,442.714
design__instance__count__class:multi_input_combinational_cell,153
design__instance__area__class:multi_input_combinational_cell,1426.12
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,64
design__instance__area__class:timing_repair_buffer,800.15
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7014.69
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2
global_route__vias,1809
global_route__wirelength,11088
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,246
route__net__special,2
route__drc_errors__iter:0,118
route__wirelength__iter:0,7796
route__drc_errors__iter:1,87
route__wirelength__iter:1,7793
route__drc_errors__iter:2,86
route__wirelength__iter:2,7764
route__drc_errors__iter:3,23
route__wirelength__iter:3,7753
route__drc_errors__iter:4,0
route__wirelength__iter:4,7739
route__drc_errors,0
route__wirelength,7739
route__vias,1730
route__vias__singlecut,1730
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,137.215
design__instance__count__class:fill_cell,56
design__instance__area__class:fill_cell,139.709
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,1
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,1
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,1
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19921
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19978
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000788644
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000880017
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000202346
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000880017
design_powergrid__voltage__worst,0.000880017
design_powergrid__voltage__worst__net:VPWR,1.19921
design_powergrid__drop__worst,0.000880017
design_powergrid__drop__worst__net:VPWR,0.000788644
design_powergrid__voltage__worst__net:VGND,0.000880017
design_powergrid__drop__worst__net:VGND,0.000880017
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00022000000000000000783227649403528403126983903348445892333984375
ir__drop__worst,0.00078899999999999998780142451693109251209534704685211181640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
