

================================================================
== Vitis HLS Report for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4'
================================================================
* Date:           Fri Mar 21 12:04:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.147 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       62|       62|  0.620 us|  0.620 us|   61|   61|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_4  |       60|       60|         7|          6|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    221|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    247|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln180_fu_270_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln180_fu_264_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1         |   9|          2|    4|          8|
    |k_fu_70                      |   9|          2|    4|          8|
    |transposed_0_address0_local  |  37|          7|    4|         28|
    |transposed_0_address1_local  |  31|          6|    4|         24|
    |transposed_0_d0_local        |  31|          6|   64|        384|
    |transposed_0_d1_local        |  31|          6|   64|        384|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 221|         44|  149|        851|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  6|   0|    6|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln180_reg_342           |  1|   0|    1|          0|
    |k_1_reg_337                  |  4|   0|    4|          0|
    |k_fu_70                      |  4|   0|    4|          0|
    |zext_ln180_reg_346           |  4|   0|   64|         60|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 22|   0|   82|         60|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|transposed_0_address0   |  out|    4|   ap_memory|                                         transposed_0|         array|
|transposed_0_ce0        |  out|    1|   ap_memory|                                         transposed_0|         array|
|transposed_0_we0        |  out|    1|   ap_memory|                                         transposed_0|         array|
|transposed_0_d0         |  out|   64|   ap_memory|                                         transposed_0|         array|
|transposed_0_q0         |   in|   64|   ap_memory|                                         transposed_0|         array|
|transposed_0_address1   |  out|    4|   ap_memory|                                         transposed_0|         array|
|transposed_0_ce1        |  out|    1|   ap_memory|                                         transposed_0|         array|
|transposed_0_we1        |  out|    1|   ap_memory|                                         transposed_0|         array|
|transposed_0_d1         |  out|   64|   ap_memory|                                         transposed_0|         array|
|net_0_load              |   in|   64|     ap_none|                                           net_0_load|        scalar|
|net_0_load_1            |   in|   64|     ap_none|                                         net_0_load_1|        scalar|
|net_0_load_2            |   in|   64|     ap_none|                                         net_0_load_2|        scalar|
|net_0_load_3            |   in|   64|     ap_none|                                         net_0_load_3|        scalar|
|net_0_load_4            |   in|   64|     ap_none|                                         net_0_load_4|        scalar|
|net_0_load_5            |   in|   64|     ap_none|                                         net_0_load_5|        scalar|
|net_0_load_6            |   in|   64|     ap_none|                                         net_0_load_6|        scalar|
|net_0_load_7            |   in|   64|     ap_none|                                         net_0_load_7|        scalar|
|net_0_load_8            |   in|   64|     ap_none|                                         net_0_load_8|        scalar|
|net_0_load_9            |   in|   64|     ap_none|                                         net_0_load_9|        scalar|
|softmax_input_address0  |  out|    4|   ap_memory|                                        softmax_input|         array|
|softmax_input_ce0       |  out|    1|   ap_memory|                                        softmax_input|         array|
|softmax_input_we0       |  out|    1|   ap_memory|                                        softmax_input|         array|
|softmax_input_d0        |  out|   64|   ap_memory|                                        softmax_input|         array|
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:181]   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%net_0_load_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_9"   --->   Operation 11 'read' 'net_0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%net_0_load_8_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_8"   --->   Operation 12 'read' 'net_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%net_0_load_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_7"   --->   Operation 13 'read' 'net_0_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%net_0_load_6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_6"   --->   Operation 14 'read' 'net_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%net_0_load_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_5"   --->   Operation 15 'read' 'net_0_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%net_0_load_4_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_4"   --->   Operation 16 'read' 'net_0_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%net_0_load_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_3"   --->   Operation 17 'read' 'net_0_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%net_0_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_2"   --->   Operation 18 'read' 'net_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%net_0_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load_1"   --->   Operation 19 'read' 'net_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%net_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_0_load"   --->   Operation 20 'read' 'net_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %k" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:181]   --->   Operation 21 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [../layer.h:180]   --->   Operation 23 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln180 = icmp_eq  i4 %k_1, i4 10" [../layer.h:180]   --->   Operation 24 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.86ns)   --->   "%add_ln180 = add i4 %k_1, i4 1" [../layer.h:180]   --->   Operation 25 'add' 'add_ln180' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.inc33.split, void %for.inc42.exitStub" [../layer.h:180]   --->   Operation 26 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%transposed_0_addr_1 = getelementptr i64 %transposed_0, i64 0, i64 0"   --->   Operation 27 'getelementptr' 'transposed_0_addr_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%transposed_0_addr_2 = getelementptr i64 %transposed_0, i64 0, i64 1"   --->   Operation 28 'getelementptr' 'transposed_0_addr_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_read, i4 %transposed_0_addr_1" [../layer.h:42->../layer.h:181]   --->   Operation 29 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_1_read, i4 %transposed_0_addr_2" [../layer.h:42->../layer.h:181]   --->   Operation 30 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %add_ln180, i4 %k" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:181]   --->   Operation 31 'store' 'store_ln55' <Predicate = (!icmp_ln180)> <Delay = 0.48>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%transposed_0_addr_3 = getelementptr i64 %transposed_0, i64 0, i64 2"   --->   Operation 32 'getelementptr' 'transposed_0_addr_3' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%transposed_0_addr_4 = getelementptr i64 %transposed_0, i64 0, i64 3"   --->   Operation 33 'getelementptr' 'transposed_0_addr_4' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_2_read, i4 %transposed_0_addr_3" [../layer.h:42->../layer.h:181]   --->   Operation 34 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_3_read, i4 %transposed_0_addr_4" [../layer.h:42->../layer.h:181]   --->   Operation 35 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%transposed_0_addr_5 = getelementptr i64 %transposed_0, i64 0, i64 4"   --->   Operation 36 'getelementptr' 'transposed_0_addr_5' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%transposed_0_addr_6 = getelementptr i64 %transposed_0, i64 0, i64 5"   --->   Operation 37 'getelementptr' 'transposed_0_addr_6' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_4_read, i4 %transposed_0_addr_5" [../layer.h:42->../layer.h:181]   --->   Operation 38 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_5_read, i4 %transposed_0_addr_6" [../layer.h:42->../layer.h:181]   --->   Operation 39 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%transposed_0_addr_7 = getelementptr i64 %transposed_0, i64 0, i64 6"   --->   Operation 40 'getelementptr' 'transposed_0_addr_7' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%transposed_0_addr_8 = getelementptr i64 %transposed_0, i64 0, i64 7"   --->   Operation 41 'getelementptr' 'transposed_0_addr_8' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_6_read, i4 %transposed_0_addr_7" [../layer.h:42->../layer.h:181]   --->   Operation 42 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 43 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_7_read, i4 %transposed_0_addr_8" [../layer.h:42->../layer.h:181]   --->   Operation 43 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%transposed_0_addr_9 = getelementptr i64 %transposed_0, i64 0, i64 8"   --->   Operation 44 'getelementptr' 'transposed_0_addr_9' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%transposed_0_addr_10 = getelementptr i64 %transposed_0, i64 0, i64 9"   --->   Operation 45 'getelementptr' 'transposed_0_addr_10' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_8_read, i4 %transposed_0_addr_9" [../layer.h:42->../layer.h:181]   --->   Operation 46 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_5 : Operation 47 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %net_0_load_9_read, i4 %transposed_0_addr_10" [../layer.h:42->../layer.h:181]   --->   Operation 47 'store' 'store_ln42' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i4 %k_1" [../layer.h:180]   --->   Operation 48 'zext' 'zext_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%transposed_0_addr = getelementptr i64 %transposed_0, i64 0, i64 %zext_ln180" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:181]   --->   Operation 49 'getelementptr' 'transposed_0_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (0.79ns)   --->   "%transposed_0_load = load i4 %transposed_0_addr" [../layer.h:181]   --->   Operation 50 'load' 'transposed_0_load' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln180 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:180]   --->   Operation 51 'specpipeline' 'specpipeline_ln180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln180 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:180]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../layer.h:180]   --->   Operation 53 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/2] (0.79ns)   --->   "%transposed_0_load = load i4 %transposed_0_addr" [../layer.h:181]   --->   Operation 54 'load' 'transposed_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln181 = bitcast i64 %transposed_0_load" [../layer.h:181]   --->   Operation 55 'bitcast' 'bitcast_ln181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%softmax_input_addr = getelementptr i64 %softmax_input, i64 0, i64 %zext_ln180" [../layer.h:181]   --->   Operation 56 'getelementptr' 'softmax_input_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.79ns)   --->   "%store_ln181 = store i64 %bitcast_ln181, i4 %softmax_input_addr" [../layer.h:181]   --->   Operation 57 'store' 'store_ln181' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.inc33" [../layer.h:180]   --->   Operation 58 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ transposed_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ net_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ softmax_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 01000000]
net_0_load_9_read       (read             ) [ 00111100]
net_0_load_8_read       (read             ) [ 00111100]
net_0_load_7_read       (read             ) [ 00111000]
net_0_load_6_read       (read             ) [ 00111000]
net_0_load_5_read       (read             ) [ 00110000]
net_0_load_4_read       (read             ) [ 00110000]
net_0_load_3_read       (read             ) [ 00100000]
net_0_load_2_read       (read             ) [ 00100000]
net_0_load_1_read       (read             ) [ 00000000]
net_0_load_read         (read             ) [ 00000000]
store_ln55              (store            ) [ 00000000]
br_ln0                  (br               ) [ 00000000]
k_1                     (load             ) [ 00111110]
icmp_ln180              (icmp             ) [ 01111110]
add_ln180               (add              ) [ 00000000]
br_ln180                (br               ) [ 00000000]
transposed_0_addr_1     (getelementptr    ) [ 00000000]
transposed_0_addr_2     (getelementptr    ) [ 00000000]
store_ln42              (store            ) [ 00000000]
store_ln42              (store            ) [ 00000000]
store_ln55              (store            ) [ 00000000]
transposed_0_addr_3     (getelementptr    ) [ 00000000]
transposed_0_addr_4     (getelementptr    ) [ 00000000]
store_ln42              (store            ) [ 00000000]
store_ln42              (store            ) [ 00000000]
transposed_0_addr_5     (getelementptr    ) [ 00000000]
transposed_0_addr_6     (getelementptr    ) [ 00000000]
store_ln42              (store            ) [ 00000000]
store_ln42              (store            ) [ 00000000]
transposed_0_addr_7     (getelementptr    ) [ 00000000]
transposed_0_addr_8     (getelementptr    ) [ 00000000]
store_ln42              (store            ) [ 00000000]
store_ln42              (store            ) [ 00000000]
transposed_0_addr_9     (getelementptr    ) [ 00000000]
transposed_0_addr_10    (getelementptr    ) [ 00000000]
store_ln42              (store            ) [ 00000000]
store_ln42              (store            ) [ 00000000]
zext_ln180              (zext             ) [ 01000001]
transposed_0_addr       (getelementptr    ) [ 01000001]
specpipeline_ln180      (specpipeline     ) [ 00000000]
speclooptripcount_ln180 (speclooptripcount) [ 00000000]
specloopname_ln180      (specloopname     ) [ 00000000]
transposed_0_load       (load             ) [ 00000000]
bitcast_ln181           (bitcast          ) [ 00000000]
softmax_input_addr      (getelementptr    ) [ 00000000]
store_ln181             (store            ) [ 00000000]
br_ln180                (br               ) [ 00000000]
ret_ln0                 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="transposed_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="net_0_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="net_0_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="net_0_load_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="net_0_load_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="net_0_load_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="net_0_load_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="net_0_load_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="net_0_load_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="net_0_load_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="net_0_load_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0_load_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="softmax_input">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="k_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="net_0_load_9_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_9_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="net_0_load_8_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_8_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="net_0_load_7_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_7_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="net_0_load_6_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_6_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="net_0_load_5_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_5_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="net_0_load_4_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_4_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="net_0_load_3_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_3_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="net_0_load_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_2_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="net_0_load_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_1_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="net_0_load_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_0_load_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="transposed_0_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="transposed_0_addr_2_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="4" slack="0"/>
<pin id="156" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="64" slack="0"/>
<pin id="158" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln42/1 store_ln42/1 store_ln42/2 store_ln42/2 store_ln42/3 store_ln42/3 store_ln42/4 store_ln42/4 store_ln42/5 store_ln42/5 transposed_0_load/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="transposed_0_addr_3_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_3/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="transposed_0_addr_4_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_4/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="transposed_0_addr_5_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_5/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="transposed_0_addr_6_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_6/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="transposed_0_addr_7_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_7/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="transposed_0_addr_8_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_8/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="transposed_0_addr_9_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_9/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="transposed_0_addr_10_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr_10/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="transposed_0_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transposed_0_addr/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="softmax_input_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="1"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_input_addr/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln181_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln55_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="k_1_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln180_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln180_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln55_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln180_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="5"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="bitcast_ln181_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln181/7 "/>
</bind>
</comp>

<comp id="290" class="1005" name="k_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="297" class="1005" name="net_0_load_9_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="4"/>
<pin id="299" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="net_0_load_9_read "/>
</bind>
</comp>

<comp id="302" class="1005" name="net_0_load_8_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="4"/>
<pin id="304" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="net_0_load_8_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="net_0_load_7_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="3"/>
<pin id="309" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="net_0_load_7_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="net_0_load_6_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="3"/>
<pin id="314" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="net_0_load_6_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="net_0_load_5_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="2"/>
<pin id="319" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="net_0_load_5_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="net_0_load_4_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="2"/>
<pin id="324" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="net_0_load_4_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="net_0_load_3_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_0_load_3_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="net_0_load_2_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_0_load_2_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="k_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="5"/>
<pin id="339" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln180_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln180 "/>
</bind>
</comp>

<comp id="346" class="1005" name="zext_ln180_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln180 "/>
</bind>
</comp>

<comp id="351" class="1005" name="transposed_0_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="transposed_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="159"><net_src comp="128" pin="2"/><net_sink comp="150" pin=4"/></net>

<net id="160"><net_src comp="134" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="122" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="163" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="180"><net_src comp="171" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="181" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="198"><net_src comp="189" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="215"><net_src comp="199" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="216"><net_src comp="207" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="217" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="234"><net_src comp="225" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="288"><net_src comp="150" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="293"><net_src comp="70" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="300"><net_src comp="74" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="305"><net_src comp="80" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="310"><net_src comp="86" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="315"><net_src comp="92" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="320"><net_src comp="98" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="325"><net_src comp="104" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="330"><net_src comp="110" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="335"><net_src comp="116" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="340"><net_src comp="261" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="345"><net_src comp="264" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="281" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="354"><net_src comp="235" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: transposed_0 | {1 2 3 4 5 }
	Port: softmax_input | {7 }
 - Input state : 
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : transposed_0 | {6 7 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_1 | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_2 | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_3 | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_4 | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_5 | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_6 | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_7 | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_8 | {1 }
	Port: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 : net_0_load_9 | {1 }
  - Chain level:
	State 1
		store_ln55 : 1
		k_1 : 1
		icmp_ln180 : 2
		add_ln180 : 2
		br_ln180 : 3
		store_ln42 : 1
		store_ln42 : 1
		store_ln55 : 3
	State 2
		store_ln42 : 1
		store_ln42 : 1
	State 3
		store_ln42 : 1
		store_ln42 : 1
	State 4
		store_ln42 : 1
		store_ln42 : 1
	State 5
		store_ln42 : 1
		store_ln42 : 1
	State 6
		transposed_0_addr : 1
		transposed_0_load : 2
	State 7
		bitcast_ln181 : 1
		store_ln181 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln180_fu_264       |    0    |    12   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln180_fu_270       |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |  net_0_load_9_read_read_fu_74 |    0    |    0    |
|          |  net_0_load_8_read_read_fu_80 |    0    |    0    |
|          |  net_0_load_7_read_read_fu_86 |    0    |    0    |
|          |  net_0_load_6_read_read_fu_92 |    0    |    0    |
|   read   |  net_0_load_5_read_read_fu_98 |    0    |    0    |
|          | net_0_load_4_read_read_fu_104 |    0    |    0    |
|          | net_0_load_3_read_read_fu_110 |    0    |    0    |
|          | net_0_load_2_read_read_fu_116 |    0    |    0    |
|          | net_0_load_1_read_read_fu_122 |    0    |    0    |
|          |  net_0_load_read_read_fu_128  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln180_fu_281       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    24   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    icmp_ln180_reg_342   |    1   |
|       k_1_reg_337       |    4   |
|        k_reg_290        |    4   |
|net_0_load_2_read_reg_332|   64   |
|net_0_load_3_read_reg_327|   64   |
|net_0_load_4_read_reg_322|   64   |
|net_0_load_5_read_reg_317|   64   |
|net_0_load_6_read_reg_312|   64   |
|net_0_load_7_read_reg_307|   64   |
|net_0_load_8_read_reg_302|   64   |
|net_0_load_9_read_reg_297|   64   |
|transposed_0_addr_reg_351|    4   |
|    zext_ln180_reg_346   |   64   |
+-------------------------+--------+
|          Total          |   589  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_150 |  p0  |   7  |   4  |   28   ||    0    ||    37   |
| grp_access_fu_150 |  p1  |   5  |  64  |   320  ||    0    ||    26   |
| grp_access_fu_150 |  p2  |   5  |   0  |    0   ||    0    ||    26   |
| grp_access_fu_150 |  p4  |   5  |   4  |   20   ||    0    ||    26   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   368  ||  2.768  ||    0    ||   115   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   115  |
|  Register |    -   |   589  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   589  |   139  |
+-----------+--------+--------+--------+
