
*** Running vivado
    with args -log sevenseg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sevenseg.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sevenseg.tcl -notrace
Command: synth_design -top sevenseg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15209 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.445 ; gain = 126.078 ; free physical = 59910 ; free virtual = 83963
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sevenseg' [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd' [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/imports/Lab3_CDJ2326/bcd.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcd' (1#1) [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/imports/Lab3_CDJ2326/bcd.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (2#1) [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'sevenseg' (3#1) [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.930 ; gain = 166.562 ; free physical = 59871 ; free virtual = 83923
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.930 ; gain = 166.562 ; free physical = 59871 ; free virtual = 83924
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/constrs_1/new/sevenseg_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sevenseg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sevenseg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1534.500 ; gain = 0.000 ; free physical = 59694 ; free virtual = 83746
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59679 ; free virtual = 83732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59680 ; free virtual = 83733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59684 ; free virtual = 83737
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59688 ; free virtual = 83741
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sevenseg 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'current_state_reg[1]' (FD) to 'current_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_state_reg[0] )
WARNING: [Synth 8-3332] Sequential element (next_state_reg[1]) is unused and will be removed from module sevenseg.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'next_state_reg[1]/Q' [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:75]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:75]
WARNING: [Synth 8-3332] Sequential element (next_state_reg[0]) is unused and will be removed from module sevenseg.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'next_state_reg[0]/Q' [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:75]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v:75]
WARNING: [Synth 8-3332] Sequential element (next_state_reg[1]__0) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[0]__0) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (c1/count2_reg[2]) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (c1/count2_reg[1]) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (c1/count2_reg[0]) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (c1/count1_reg[2]) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (c1/count1_reg[1]) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (c1/count1_reg[0]) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[0]) is unused and will be removed from module sevenseg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59675 ; free virtual = 83727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59631 ; free virtual = 83684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59630 ; free virtual = 83683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59632 ; free virtual = 83685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59629 ; free virtual = 83682
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59629 ; free virtual = 83682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59629 ; free virtual = 83682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59628 ; free virtual = 83681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59624 ; free virtual = 83676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59624 ; free virtual = 83676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     7|
|2     |IBUF |     4|
|3     |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
|2     |  bcd1   |bcd    |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59623 ; free virtual = 83676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1534.500 ; gain = 86.477 ; free physical = 59625 ; free virtual = 83678
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.500 ; gain = 515.133 ; free physical = 59627 ; free virtual = 83680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 16 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1534.504 ; gain = 447.633 ; free physical = 59628 ; free virtual = 83681
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.runs/synth_1/sevenseg.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1564.520 ; gain = 0.000 ; free physical = 59628 ; free virtual = 83681
INFO: [Common 17-206] Exiting Vivado at Mon Apr  6 16:28:40 2020...
