#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 17 12:43:00 2020
# Process ID: 11745
# Current directory: /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter
# Command line: vivado
# Log file: /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/vivado.log
# Journal file: /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:01:02 ; elapsed = 00:00:18 . Memory (MB): peak = 7298.684 ; gain = 45.051 ; free physical = 7125 ; free virtual = 14102
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 17 12:50:18 2020] Launched synth_1...
Run output will be captured here: /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_with_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_with_file_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/imports/new/fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/dpram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dpram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sim_1/imports/fir.srcs/tb_with_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_with_file'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.sim/sim_1/behav/xsim'
xelab -wto 5ced04818baf4750abb32e19d517f6df --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_with_file_behav xil_defaultlib.tb_with_file -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 5ced04818baf4750abb32e19d517f6df --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_with_file_behav xil_defaultlib.tb_with_file -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.FF [ff_default]
Compiling architecture rtl of entity xil_defaultlib.dpram [\dpram(addr_width=10)\]
Compiling architecture rtl of entity xil_defaultlib.fir [fir_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_with_file
Built simulation snapshot tb_with_file_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.sim/sim_1/behav/xsim/xsim.dir/tb_with_file_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.sim/sim_1/behav/xsim/xsim.dir/tb_with_file_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 17 12:51:43 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 17 12:51:43 2020...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7425.711 ; gain = 0.000 ; free physical = 6990 ; free virtual = 14102
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_with_file_behav -key {Behavioral:sim_1:Functional:tb_with_file} -tclbatch {tb_with_file.tcl} -view {/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/tb_with_file_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/tb_with_file_behav.wcfg
source tb_with_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.5ms
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7550.449 ; gain = 115.871 ; free physical = 6820 ; free virtual = 14067
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_with_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.5ms
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 7550.449 ; gain = 124.738 ; free physical = 6820 ; free virtual = 14067
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7550.449 ; gain = 0.000 ; free physical = 7081 ; free virtual = 14095
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 12:52:13 2020...
