{
  "name": "core_arch::x86_64::amx::_tile_loadconfig",
  "safe": false,
  "callees": {
    "core_arch::x86_64::amx::ldtilecfg": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86_64::amx::_tile_loadconfig"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/amx.rs:17:1: 19:2",
  "src": "pub unsafe fn _tile_loadconfig(mem_addr: *const u8) {\n    ldtilecfg(mem_addr);\n}",
  "mir": "fn core_arch::x86_64::amx::_tile_loadconfig(_1: *const u8) -> () {\n    let mut _0: ();\n    let  _2: ();\n    debug mem_addr => _1;\n    bb0: {\n        _2 = core_arch::x86_64::amx::ldtilecfg(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Load tile configuration from a 64-byte memory location specified by mem_addr.\n The tile configuration format is specified below, and includes the tile type pallette,\n the number of bytes per row, and the number of rows. If the specified pallette_id is zero,\n that signifies the init state for both the tile config and the tile data, and the tiles are zeroed.\n Any invalid configurations will result in #GP fault.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_tile_loadconfig&ig_expand=6875)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}