C:/Users/phamh/source/CPEN-311/Lab1/rtl/Binary_Counter.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/Lab1/rtl/Binary_Counter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Binary_Counter

Top level modules:
	Binary_Counter

} {} {}} C:/Users/phamh/source/CPEN-311/Lab1/sim/Clk_Freq_Divider_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/Lab1/sim/Clk_Freq_Divider_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Clk_Freq_Divider_tb

Top level modules:
	Clk_Freq_Divider_tb

} {} {}} C:/Users/phamh/source/CPEN-311/Lab1/rtl/Clk_Freq_Divider.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/Lab1/rtl/Clk_Freq_Divider.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Clk_Freq_Divider

Top level modules:
	Clk_Freq_Divider

} {} {}} C:/Users/phamh/source/CPEN-311/Lab1/rtl/vTFFER.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/Lab1/rtl/vTFFER.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module vTFFER

Top level modules:
	vTFFER

} {} {}} C:/Users/phamh/source/CPEN-311/Lab1/rtl/vDFFER.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/Lab1/rtl/vDFFER.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module vDFFER

Top level modules:
	vDFFER

} {} {}}
