// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2 (
        ap_start,
        start_full_n,
        start_out,
        start_write,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        y,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        dSlackPos,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        dSlackNeg,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        aty,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RFIFONUM,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        colScale0,
        dPrimalInfeasRes_din,
        dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write,
        p_read,
        p_read1,
        ifScaled,
        inverse_dScale,
        ap_clk,
        ap_rst,
        inverse_dScale_ap_vld,
        y_ap_vld,
        p_read_ap_vld,
        dSlackPos_ap_vld,
        p_read1_ap_vld,
        dSlackNeg_ap_vld,
        aty_ap_vld,
        ap_done,
        colScale0_ap_vld,
        ifScaled_ap_vld,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   start_out;
output   start_write;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [511:0] m_axi_gmem0_WDATA;
output  [63:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [511:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [12:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [63:0] y;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [511:0] m_axi_gmem1_WDATA;
output  [63:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [511:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [12:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] dSlackPos;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [511:0] m_axi_gmem2_WDATA;
output  [63:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [511:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [12:0] m_axi_gmem2_RFIFONUM;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] dSlackNeg;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [511:0] m_axi_gmem3_WDATA;
output  [63:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [511:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [12:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] aty;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [63:0] m_axi_gmem4_AWADDR;
output  [0:0] m_axi_gmem4_AWID;
output  [31:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [0:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [511:0] m_axi_gmem4_WDATA;
output  [63:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [0:0] m_axi_gmem4_WID;
output  [0:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [63:0] m_axi_gmem4_ARADDR;
output  [0:0] m_axi_gmem4_ARID;
output  [31:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [0:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [511:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [0:0] m_axi_gmem4_RID;
input  [12:0] m_axi_gmem4_RFIFONUM;
input  [0:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [0:0] m_axi_gmem4_BID;
input  [0:0] m_axi_gmem4_BUSER;
input  [63:0] colScale0;
output  [63:0] dPrimalInfeasRes_din;
input   dPrimalInfeasRes_full_n;
output   dPrimalInfeasRes_write;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] ifScaled;
input  [63:0] inverse_dScale;
input   ap_clk;
input   ap_rst;
input   inverse_dScale_ap_vld;
input   y_ap_vld;
input   p_read_ap_vld;
input   dSlackPos_ap_vld;
input   p_read1_ap_vld;
input   dSlackNeg_ap_vld;
input   aty_ap_vld;
output   ap_done;
input   colScale0_ap_vld;
input   ifScaled_ap_vld;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg start_write;

reg    real_start;
reg    start_once_reg;
wire    internal_ap_ready;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_start_full_n;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [63:0] entry_proc_U0_inverse_dScale_c_din;
wire    entry_proc_U0_inverse_dScale_c_write;
wire   [63:0] entry_proc_U0_inverse_dScale_c5_din;
wire    entry_proc_U0_inverse_dScale_c5_write;
wire   [63:0] entry_proc_U0_inverse_dScale_c6_din;
wire    entry_proc_U0_inverse_dScale_c6_write;
wire   [63:0] entry_proc_U0_inverse_dScale_c7_din;
wire    entry_proc_U0_inverse_dScale_c7_write;
wire    loadDDR_data_U0_ap_start;
wire    loadDDR_data_U0_ap_done;
wire    loadDDR_data_U0_ap_continue;
wire    loadDDR_data_U0_ap_idle;
wire    loadDDR_data_U0_ap_ready;
wire    loadDDR_data_U0_m_axi_gmem0_AWVALID;
wire   [63:0] loadDDR_data_U0_m_axi_gmem0_AWADDR;
wire   [0:0] loadDDR_data_U0_m_axi_gmem0_AWID;
wire   [31:0] loadDDR_data_U0_m_axi_gmem0_AWLEN;
wire   [2:0] loadDDR_data_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] loadDDR_data_U0_m_axi_gmem0_AWBURST;
wire   [1:0] loadDDR_data_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] loadDDR_data_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] loadDDR_data_U0_m_axi_gmem0_AWPROT;
wire   [3:0] loadDDR_data_U0_m_axi_gmem0_AWQOS;
wire   [3:0] loadDDR_data_U0_m_axi_gmem0_AWREGION;
wire   [0:0] loadDDR_data_U0_m_axi_gmem0_AWUSER;
wire    loadDDR_data_U0_m_axi_gmem0_WVALID;
wire   [511:0] loadDDR_data_U0_m_axi_gmem0_WDATA;
wire   [63:0] loadDDR_data_U0_m_axi_gmem0_WSTRB;
wire    loadDDR_data_U0_m_axi_gmem0_WLAST;
wire   [0:0] loadDDR_data_U0_m_axi_gmem0_WID;
wire   [0:0] loadDDR_data_U0_m_axi_gmem0_WUSER;
wire    loadDDR_data_U0_m_axi_gmem0_ARVALID;
wire   [63:0] loadDDR_data_U0_m_axi_gmem0_ARADDR;
wire   [0:0] loadDDR_data_U0_m_axi_gmem0_ARID;
wire   [31:0] loadDDR_data_U0_m_axi_gmem0_ARLEN;
wire   [2:0] loadDDR_data_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] loadDDR_data_U0_m_axi_gmem0_ARBURST;
wire   [1:0] loadDDR_data_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] loadDDR_data_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] loadDDR_data_U0_m_axi_gmem0_ARPROT;
wire   [3:0] loadDDR_data_U0_m_axi_gmem0_ARQOS;
wire   [3:0] loadDDR_data_U0_m_axi_gmem0_ARREGION;
wire   [0:0] loadDDR_data_U0_m_axi_gmem0_ARUSER;
wire    loadDDR_data_U0_m_axi_gmem0_RREADY;
wire    loadDDR_data_U0_m_axi_gmem0_BREADY;
wire   [511:0] loadDDR_data_U0_dualInfeasRay_fifo_i_din;
wire    loadDDR_data_U0_dualInfeasRay_fifo_i_write;
wire   [31:0] loadDDR_data_U0_nRows_assign_c1_din;
wire    loadDDR_data_U0_nRows_assign_c1_write;
wire    loadDDR_data_15_U0_ap_start;
wire    loadDDR_data_15_U0_ap_done;
wire    loadDDR_data_15_U0_ap_continue;
wire    loadDDR_data_15_U0_ap_idle;
wire    loadDDR_data_15_U0_ap_ready;
wire    loadDDR_data_15_U0_m_axi_gmem1_AWVALID;
wire   [63:0] loadDDR_data_15_U0_m_axi_gmem1_AWADDR;
wire   [0:0] loadDDR_data_15_U0_m_axi_gmem1_AWID;
wire   [31:0] loadDDR_data_15_U0_m_axi_gmem1_AWLEN;
wire   [2:0] loadDDR_data_15_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] loadDDR_data_15_U0_m_axi_gmem1_AWBURST;
wire   [1:0] loadDDR_data_15_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] loadDDR_data_15_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] loadDDR_data_15_U0_m_axi_gmem1_AWPROT;
wire   [3:0] loadDDR_data_15_U0_m_axi_gmem1_AWQOS;
wire   [3:0] loadDDR_data_15_U0_m_axi_gmem1_AWREGION;
wire   [0:0] loadDDR_data_15_U0_m_axi_gmem1_AWUSER;
wire    loadDDR_data_15_U0_m_axi_gmem1_WVALID;
wire   [511:0] loadDDR_data_15_U0_m_axi_gmem1_WDATA;
wire   [63:0] loadDDR_data_15_U0_m_axi_gmem1_WSTRB;
wire    loadDDR_data_15_U0_m_axi_gmem1_WLAST;
wire   [0:0] loadDDR_data_15_U0_m_axi_gmem1_WID;
wire   [0:0] loadDDR_data_15_U0_m_axi_gmem1_WUSER;
wire    loadDDR_data_15_U0_m_axi_gmem1_ARVALID;
wire   [63:0] loadDDR_data_15_U0_m_axi_gmem1_ARADDR;
wire   [0:0] loadDDR_data_15_U0_m_axi_gmem1_ARID;
wire   [31:0] loadDDR_data_15_U0_m_axi_gmem1_ARLEN;
wire   [2:0] loadDDR_data_15_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] loadDDR_data_15_U0_m_axi_gmem1_ARBURST;
wire   [1:0] loadDDR_data_15_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] loadDDR_data_15_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] loadDDR_data_15_U0_m_axi_gmem1_ARPROT;
wire   [3:0] loadDDR_data_15_U0_m_axi_gmem1_ARQOS;
wire   [3:0] loadDDR_data_15_U0_m_axi_gmem1_ARREGION;
wire   [0:0] loadDDR_data_15_U0_m_axi_gmem1_ARUSER;
wire    loadDDR_data_15_U0_m_axi_gmem1_RREADY;
wire    loadDDR_data_15_U0_m_axi_gmem1_BREADY;
wire   [511:0] loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_din;
wire    loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_write;
wire   [31:0] loadDDR_data_15_U0_nCols_assign_c4_din;
wire    loadDDR_data_15_U0_nCols_assign_c4_write;
wire    loadDDR_data_16_U0_ap_start;
wire    loadDDR_data_16_U0_ap_done;
wire    loadDDR_data_16_U0_ap_continue;
wire    loadDDR_data_16_U0_ap_idle;
wire    loadDDR_data_16_U0_ap_ready;
wire    loadDDR_data_16_U0_m_axi_gmem2_AWVALID;
wire   [63:0] loadDDR_data_16_U0_m_axi_gmem2_AWADDR;
wire   [0:0] loadDDR_data_16_U0_m_axi_gmem2_AWID;
wire   [31:0] loadDDR_data_16_U0_m_axi_gmem2_AWLEN;
wire   [2:0] loadDDR_data_16_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] loadDDR_data_16_U0_m_axi_gmem2_AWBURST;
wire   [1:0] loadDDR_data_16_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] loadDDR_data_16_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] loadDDR_data_16_U0_m_axi_gmem2_AWPROT;
wire   [3:0] loadDDR_data_16_U0_m_axi_gmem2_AWQOS;
wire   [3:0] loadDDR_data_16_U0_m_axi_gmem2_AWREGION;
wire   [0:0] loadDDR_data_16_U0_m_axi_gmem2_AWUSER;
wire    loadDDR_data_16_U0_m_axi_gmem2_WVALID;
wire   [511:0] loadDDR_data_16_U0_m_axi_gmem2_WDATA;
wire   [63:0] loadDDR_data_16_U0_m_axi_gmem2_WSTRB;
wire    loadDDR_data_16_U0_m_axi_gmem2_WLAST;
wire   [0:0] loadDDR_data_16_U0_m_axi_gmem2_WID;
wire   [0:0] loadDDR_data_16_U0_m_axi_gmem2_WUSER;
wire    loadDDR_data_16_U0_m_axi_gmem2_ARVALID;
wire   [63:0] loadDDR_data_16_U0_m_axi_gmem2_ARADDR;
wire   [0:0] loadDDR_data_16_U0_m_axi_gmem2_ARID;
wire   [31:0] loadDDR_data_16_U0_m_axi_gmem2_ARLEN;
wire   [2:0] loadDDR_data_16_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] loadDDR_data_16_U0_m_axi_gmem2_ARBURST;
wire   [1:0] loadDDR_data_16_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] loadDDR_data_16_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] loadDDR_data_16_U0_m_axi_gmem2_ARPROT;
wire   [3:0] loadDDR_data_16_U0_m_axi_gmem2_ARQOS;
wire   [3:0] loadDDR_data_16_U0_m_axi_gmem2_ARREGION;
wire   [0:0] loadDDR_data_16_U0_m_axi_gmem2_ARUSER;
wire    loadDDR_data_16_U0_m_axi_gmem2_RREADY;
wire    loadDDR_data_16_U0_m_axi_gmem2_BREADY;
wire   [511:0] loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_din;
wire    loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_write;
wire   [31:0] loadDDR_data_16_U0_nCols_assign_c3_din;
wire    loadDDR_data_16_U0_nCols_assign_c3_write;
wire    loadDDR_data_17_U0_ap_start;
wire    loadDDR_data_17_U0_ap_done;
wire    loadDDR_data_17_U0_ap_continue;
wire    loadDDR_data_17_U0_ap_idle;
wire    loadDDR_data_17_U0_ap_ready;
wire    loadDDR_data_17_U0_m_axi_gmem3_AWVALID;
wire   [63:0] loadDDR_data_17_U0_m_axi_gmem3_AWADDR;
wire   [0:0] loadDDR_data_17_U0_m_axi_gmem3_AWID;
wire   [31:0] loadDDR_data_17_U0_m_axi_gmem3_AWLEN;
wire   [2:0] loadDDR_data_17_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] loadDDR_data_17_U0_m_axi_gmem3_AWBURST;
wire   [1:0] loadDDR_data_17_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] loadDDR_data_17_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] loadDDR_data_17_U0_m_axi_gmem3_AWPROT;
wire   [3:0] loadDDR_data_17_U0_m_axi_gmem3_AWQOS;
wire   [3:0] loadDDR_data_17_U0_m_axi_gmem3_AWREGION;
wire   [0:0] loadDDR_data_17_U0_m_axi_gmem3_AWUSER;
wire    loadDDR_data_17_U0_m_axi_gmem3_WVALID;
wire   [511:0] loadDDR_data_17_U0_m_axi_gmem3_WDATA;
wire   [63:0] loadDDR_data_17_U0_m_axi_gmem3_WSTRB;
wire    loadDDR_data_17_U0_m_axi_gmem3_WLAST;
wire   [0:0] loadDDR_data_17_U0_m_axi_gmem3_WID;
wire   [0:0] loadDDR_data_17_U0_m_axi_gmem3_WUSER;
wire    loadDDR_data_17_U0_m_axi_gmem3_ARVALID;
wire   [63:0] loadDDR_data_17_U0_m_axi_gmem3_ARADDR;
wire   [0:0] loadDDR_data_17_U0_m_axi_gmem3_ARID;
wire   [31:0] loadDDR_data_17_U0_m_axi_gmem3_ARLEN;
wire   [2:0] loadDDR_data_17_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] loadDDR_data_17_U0_m_axi_gmem3_ARBURST;
wire   [1:0] loadDDR_data_17_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] loadDDR_data_17_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] loadDDR_data_17_U0_m_axi_gmem3_ARPROT;
wire   [3:0] loadDDR_data_17_U0_m_axi_gmem3_ARQOS;
wire   [3:0] loadDDR_data_17_U0_m_axi_gmem3_ARREGION;
wire   [0:0] loadDDR_data_17_U0_m_axi_gmem3_ARUSER;
wire    loadDDR_data_17_U0_m_axi_gmem3_RREADY;
wire    loadDDR_data_17_U0_m_axi_gmem3_BREADY;
wire   [511:0] loadDDR_data_17_U0_dualInfeasConstr_fifo_i_din;
wire    loadDDR_data_17_U0_dualInfeasConstr_fifo_i_write;
wire   [31:0] loadDDR_data_17_U0_nCols_assign_c2_din;
wire    loadDDR_data_17_U0_nCols_assign_c2_write;
wire    scaleVector_12_U0_ap_start;
wire    scaleVector_12_U0_ap_done;
wire    scaleVector_12_U0_ap_continue;
wire    scaleVector_12_U0_ap_idle;
wire    scaleVector_12_U0_ap_ready;
wire    scaleVector_12_U0_start_out;
wire    scaleVector_12_U0_start_write;
wire    scaleVector_12_U0_inverse_dScale_read;
wire    scaleVector_12_U0_dualInfeasRay_fifo_i_read;
wire   [511:0] scaleVector_12_U0_dualInfeasRay_SVfifo_i_din;
wire    scaleVector_12_U0_dualInfeasRay_SVfifo_i_write;
wire    scaleVector_12_U0_nRows_assign_read;
wire   [31:0] scaleVector_12_U0_nRows_assign_c_din;
wire    scaleVector_12_U0_nRows_assign_c_write;
wire    scaleVector_13_U0_ap_start;
wire    scaleVector_13_U0_ap_done;
wire    scaleVector_13_U0_ap_continue;
wire    scaleVector_13_U0_ap_idle;
wire    scaleVector_13_U0_ap_ready;
wire    scaleVector_13_U0_start_out;
wire    scaleVector_13_U0_start_write;
wire    scaleVector_13_U0_inverse_dScale_read;
wire    scaleVector_13_U0_dualInfeasLbRay_fifo_i_read;
wire   [511:0] scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_din;
wire    scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_write;
wire    scaleVector_13_U0_nCols_assign_read;
wire    scaleVector_14_U0_ap_start;
wire    scaleVector_14_U0_ap_done;
wire    scaleVector_14_U0_ap_continue;
wire    scaleVector_14_U0_ap_idle;
wire    scaleVector_14_U0_ap_ready;
wire    scaleVector_14_U0_inverse_dScale_read;
wire    scaleVector_14_U0_dualInfeasUbRay_fifo_i_read;
wire   [511:0] scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_din;
wire    scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_write;
wire    scaleVector_14_U0_nCols_assign_read;
wire    scaleVector_U0_ap_start;
wire    scaleVector_U0_ap_done;
wire    scaleVector_U0_ap_continue;
wire    scaleVector_U0_ap_idle;
wire    scaleVector_U0_ap_ready;
wire    scaleVector_U0_inverse_dScale_read;
wire    scaleVector_U0_dualInfeasConstr_fifo_i_read;
wire   [511:0] scaleVector_U0_dualInfeasConstr_SVfifo_i_din;
wire    scaleVector_U0_dualInfeasConstr_SVfifo_i_write;
wire    scaleVector_U0_nCols_assign_read;
wire   [31:0] scaleVector_U0_nCols_assign_c_din;
wire    scaleVector_U0_nCols_assign_c_write;
wire    consumer_U0_ap_start;
wire    consumer_U0_ap_done;
wire    consumer_U0_ap_continue;
wire    consumer_U0_ap_idle;
wire    consumer_U0_ap_ready;
wire    consumer_U0_dualInfeasRay_SVfifo_i_read;
wire    consumer_U0_nRows_assign_read;
wire    ap_sync_continue;
wire    axpy_2fused_U0_ap_start;
wire    axpy_2fused_U0_ap_done;
wire    axpy_2fused_U0_ap_continue;
wire    axpy_2fused_U0_ap_idle;
wire    axpy_2fused_U0_ap_ready;
wire    axpy_2fused_U0_dualInfeasConstr_SVfifo_i_read;
wire    axpy_2fused_U0_dualInfeasLbRay_SVfifo_i_read;
wire    axpy_2fused_U0_dualInfeasUbRay_SVfifo_i_read;
wire   [511:0] axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_din;
wire    axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_write;
wire    axpy_2fused_U0_nCols_assign_read;
wire    scale_and_twoNorm_U0_ap_start;
wire    scale_and_twoNorm_U0_ap_done;
wire    scale_and_twoNorm_U0_ap_continue;
wire    scale_and_twoNorm_U0_ap_idle;
wire    scale_and_twoNorm_U0_ap_ready;
wire    scale_and_twoNorm_U0_m_axi_gmem4_AWVALID;
wire   [63:0] scale_and_twoNorm_U0_m_axi_gmem4_AWADDR;
wire   [0:0] scale_and_twoNorm_U0_m_axi_gmem4_AWID;
wire   [31:0] scale_and_twoNorm_U0_m_axi_gmem4_AWLEN;
wire   [2:0] scale_and_twoNorm_U0_m_axi_gmem4_AWSIZE;
wire   [1:0] scale_and_twoNorm_U0_m_axi_gmem4_AWBURST;
wire   [1:0] scale_and_twoNorm_U0_m_axi_gmem4_AWLOCK;
wire   [3:0] scale_and_twoNorm_U0_m_axi_gmem4_AWCACHE;
wire   [2:0] scale_and_twoNorm_U0_m_axi_gmem4_AWPROT;
wire   [3:0] scale_and_twoNorm_U0_m_axi_gmem4_AWQOS;
wire   [3:0] scale_and_twoNorm_U0_m_axi_gmem4_AWREGION;
wire   [0:0] scale_and_twoNorm_U0_m_axi_gmem4_AWUSER;
wire    scale_and_twoNorm_U0_m_axi_gmem4_WVALID;
wire   [511:0] scale_and_twoNorm_U0_m_axi_gmem4_WDATA;
wire   [63:0] scale_and_twoNorm_U0_m_axi_gmem4_WSTRB;
wire    scale_and_twoNorm_U0_m_axi_gmem4_WLAST;
wire   [0:0] scale_and_twoNorm_U0_m_axi_gmem4_WID;
wire   [0:0] scale_and_twoNorm_U0_m_axi_gmem4_WUSER;
wire    scale_and_twoNorm_U0_m_axi_gmem4_ARVALID;
wire   [63:0] scale_and_twoNorm_U0_m_axi_gmem4_ARADDR;
wire   [0:0] scale_and_twoNorm_U0_m_axi_gmem4_ARID;
wire   [31:0] scale_and_twoNorm_U0_m_axi_gmem4_ARLEN;
wire   [2:0] scale_and_twoNorm_U0_m_axi_gmem4_ARSIZE;
wire   [1:0] scale_and_twoNorm_U0_m_axi_gmem4_ARBURST;
wire   [1:0] scale_and_twoNorm_U0_m_axi_gmem4_ARLOCK;
wire   [3:0] scale_and_twoNorm_U0_m_axi_gmem4_ARCACHE;
wire   [2:0] scale_and_twoNorm_U0_m_axi_gmem4_ARPROT;
wire   [3:0] scale_and_twoNorm_U0_m_axi_gmem4_ARQOS;
wire   [3:0] scale_and_twoNorm_U0_m_axi_gmem4_ARREGION;
wire   [0:0] scale_and_twoNorm_U0_m_axi_gmem4_ARUSER;
wire    scale_and_twoNorm_U0_m_axi_gmem4_RREADY;
wire    scale_and_twoNorm_U0_m_axi_gmem4_BREADY;
wire    scale_and_twoNorm_U0_dualInfeasConstr_axpyfifo_i_read;
wire   [63:0] scale_and_twoNorm_U0_dPrimalInfeasRes_din;
wire    scale_and_twoNorm_U0_dPrimalInfeasRes_write;
wire    inverse_dScale_c_full_n;
wire   [63:0] inverse_dScale_c_dout;
wire   [2:0] inverse_dScale_c_num_data_valid;
wire   [2:0] inverse_dScale_c_fifo_cap;
wire    inverse_dScale_c_empty_n;
wire    inverse_dScale_c5_full_n;
wire   [63:0] inverse_dScale_c5_dout;
wire   [2:0] inverse_dScale_c5_num_data_valid;
wire   [2:0] inverse_dScale_c5_fifo_cap;
wire    inverse_dScale_c5_empty_n;
wire    inverse_dScale_c6_full_n;
wire   [63:0] inverse_dScale_c6_dout;
wire   [2:0] inverse_dScale_c6_num_data_valid;
wire   [2:0] inverse_dScale_c6_fifo_cap;
wire    inverse_dScale_c6_empty_n;
wire    inverse_dScale_c7_full_n;
wire   [63:0] inverse_dScale_c7_dout;
wire   [2:0] inverse_dScale_c7_num_data_valid;
wire   [2:0] inverse_dScale_c7_fifo_cap;
wire    inverse_dScale_c7_empty_n;
wire    dualInfeasRay_fifo_i_full_n;
wire   [511:0] dualInfeasRay_fifo_i_dout;
wire   [2:0] dualInfeasRay_fifo_i_num_data_valid;
wire   [2:0] dualInfeasRay_fifo_i_fifo_cap;
wire    dualInfeasRay_fifo_i_empty_n;
wire    nRows_assign_c1_full_n;
wire   [31:0] nRows_assign_c1_dout;
wire   [2:0] nRows_assign_c1_num_data_valid;
wire   [2:0] nRows_assign_c1_fifo_cap;
wire    nRows_assign_c1_empty_n;
wire    dualInfeasLbRay_fifo_i_full_n;
wire   [511:0] dualInfeasLbRay_fifo_i_dout;
wire   [2:0] dualInfeasLbRay_fifo_i_num_data_valid;
wire   [2:0] dualInfeasLbRay_fifo_i_fifo_cap;
wire    dualInfeasLbRay_fifo_i_empty_n;
wire    nCols_assign_c4_full_n;
wire   [31:0] nCols_assign_c4_dout;
wire   [2:0] nCols_assign_c4_num_data_valid;
wire   [2:0] nCols_assign_c4_fifo_cap;
wire    nCols_assign_c4_empty_n;
wire    dualInfeasUbRay_fifo_i_full_n;
wire   [511:0] dualInfeasUbRay_fifo_i_dout;
wire   [2:0] dualInfeasUbRay_fifo_i_num_data_valid;
wire   [2:0] dualInfeasUbRay_fifo_i_fifo_cap;
wire    dualInfeasUbRay_fifo_i_empty_n;
wire    nCols_assign_c3_full_n;
wire   [31:0] nCols_assign_c3_dout;
wire   [2:0] nCols_assign_c3_num_data_valid;
wire   [2:0] nCols_assign_c3_fifo_cap;
wire    nCols_assign_c3_empty_n;
wire    dualInfeasConstr_fifo_i_full_n;
wire   [511:0] dualInfeasConstr_fifo_i_dout;
wire   [2:0] dualInfeasConstr_fifo_i_num_data_valid;
wire   [2:0] dualInfeasConstr_fifo_i_fifo_cap;
wire    dualInfeasConstr_fifo_i_empty_n;
wire    nCols_assign_c2_full_n;
wire   [31:0] nCols_assign_c2_dout;
wire   [2:0] nCols_assign_c2_num_data_valid;
wire   [2:0] nCols_assign_c2_fifo_cap;
wire    nCols_assign_c2_empty_n;
wire    dualInfeasRay_SVfifo_i_full_n;
wire   [511:0] dualInfeasRay_SVfifo_i_dout;
wire   [2:0] dualInfeasRay_SVfifo_i_num_data_valid;
wire   [2:0] dualInfeasRay_SVfifo_i_fifo_cap;
wire    dualInfeasRay_SVfifo_i_empty_n;
wire    nRows_assign_c_full_n;
wire   [31:0] nRows_assign_c_dout;
wire   [2:0] nRows_assign_c_num_data_valid;
wire   [2:0] nRows_assign_c_fifo_cap;
wire    nRows_assign_c_empty_n;
wire    dualInfeasLbRay_SVfifo_i_full_n;
wire   [511:0] dualInfeasLbRay_SVfifo_i_dout;
wire   [2:0] dualInfeasLbRay_SVfifo_i_num_data_valid;
wire   [2:0] dualInfeasLbRay_SVfifo_i_fifo_cap;
wire    dualInfeasLbRay_SVfifo_i_empty_n;
wire    dualInfeasUbRay_SVfifo_i_full_n;
wire   [511:0] dualInfeasUbRay_SVfifo_i_dout;
wire   [2:0] dualInfeasUbRay_SVfifo_i_num_data_valid;
wire   [2:0] dualInfeasUbRay_SVfifo_i_fifo_cap;
wire    dualInfeasUbRay_SVfifo_i_empty_n;
wire    dualInfeasConstr_SVfifo_i_full_n;
wire   [511:0] dualInfeasConstr_SVfifo_i_dout;
wire   [2:0] dualInfeasConstr_SVfifo_i_num_data_valid;
wire   [2:0] dualInfeasConstr_SVfifo_i_fifo_cap;
wire    dualInfeasConstr_SVfifo_i_empty_n;
wire    nCols_assign_c_full_n;
wire   [31:0] nCols_assign_c_dout;
wire   [2:0] nCols_assign_c_num_data_valid;
wire   [2:0] nCols_assign_c_fifo_cap;
wire    nCols_assign_c_empty_n;
wire    dualInfeasConstr_axpyfifo_i_full_n;
wire   [511:0] dualInfeasConstr_axpyfifo_i_dout;
wire   [2:0] dualInfeasConstr_axpyfifo_i_num_data_valid;
wire   [2:0] dualInfeasConstr_axpyfifo_i_fifo_cap;
wire    dualInfeasConstr_axpyfifo_i_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_loadDDR_data_U0_ap_ready;
wire    ap_sync_loadDDR_data_U0_ap_ready;
reg    ap_sync_reg_loadDDR_data_15_U0_ap_ready;
wire    ap_sync_loadDDR_data_15_U0_ap_ready;
reg    ap_sync_reg_loadDDR_data_16_U0_ap_ready;
wire    ap_sync_loadDDR_data_16_U0_ap_ready;
reg    ap_sync_reg_loadDDR_data_17_U0_ap_ready;
wire    ap_sync_loadDDR_data_17_U0_ap_ready;
reg    ap_sync_reg_scale_and_twoNorm_U0_ap_ready;
wire    ap_sync_scale_and_twoNorm_U0_ap_ready;
wire   [0:0] start_for_scaleVector_12_U0_din;
wire    start_for_scaleVector_12_U0_full_n;
wire   [0:0] start_for_scaleVector_12_U0_dout;
wire    start_for_scaleVector_12_U0_empty_n;
wire   [0:0] start_for_scaleVector_13_U0_din;
wire    start_for_scaleVector_13_U0_full_n;
wire   [0:0] start_for_scaleVector_13_U0_dout;
wire    start_for_scaleVector_13_U0_empty_n;
wire   [0:0] start_for_scaleVector_14_U0_din;
wire    start_for_scaleVector_14_U0_full_n;
wire   [0:0] start_for_scaleVector_14_U0_dout;
wire    start_for_scaleVector_14_U0_empty_n;
wire   [0:0] start_for_scaleVector_U0_din;
wire    start_for_scaleVector_U0_full_n;
wire   [0:0] start_for_scaleVector_U0_dout;
wire    start_for_scaleVector_U0_empty_n;
wire   [0:0] start_for_consumer_U0_din;
wire    start_for_consumer_U0_full_n;
wire   [0:0] start_for_consumer_U0_dout;
wire    start_for_consumer_U0_empty_n;
wire   [0:0] start_for_axpy_2fused_U0_din;
wire    start_for_axpy_2fused_U0_full_n;
wire   [0:0] start_for_axpy_2fused_U0_dout;
wire    start_for_axpy_2fused_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_loadDDR_data_U0_ap_ready = 1'b0;
#0 ap_sync_reg_loadDDR_data_15_U0_ap_ready = 1'b0;
#0 ap_sync_reg_loadDDR_data_16_U0_ap_ready = 1'b0;
#0 ap_sync_reg_loadDDR_data_17_U0_ap_ready = 1'b0;
#0 ap_sync_reg_scale_and_twoNorm_U0_ap_ready = 1'b0;
end

Infeasi_Res_S2_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(entry_proc_U0_start_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .inverse_dScale(inverse_dScale),
    .inverse_dScale_c_din(entry_proc_U0_inverse_dScale_c_din),
    .inverse_dScale_c_num_data_valid(inverse_dScale_c_num_data_valid),
    .inverse_dScale_c_fifo_cap(inverse_dScale_c_fifo_cap),
    .inverse_dScale_c_full_n(inverse_dScale_c_full_n),
    .inverse_dScale_c_write(entry_proc_U0_inverse_dScale_c_write),
    .inverse_dScale_c5_din(entry_proc_U0_inverse_dScale_c5_din),
    .inverse_dScale_c5_num_data_valid(inverse_dScale_c5_num_data_valid),
    .inverse_dScale_c5_fifo_cap(inverse_dScale_c5_fifo_cap),
    .inverse_dScale_c5_full_n(inverse_dScale_c5_full_n),
    .inverse_dScale_c5_write(entry_proc_U0_inverse_dScale_c5_write),
    .inverse_dScale_c6_din(entry_proc_U0_inverse_dScale_c6_din),
    .inverse_dScale_c6_num_data_valid(inverse_dScale_c6_num_data_valid),
    .inverse_dScale_c6_fifo_cap(inverse_dScale_c6_fifo_cap),
    .inverse_dScale_c6_full_n(inverse_dScale_c6_full_n),
    .inverse_dScale_c6_write(entry_proc_U0_inverse_dScale_c6_write),
    .inverse_dScale_c7_din(entry_proc_U0_inverse_dScale_c7_din),
    .inverse_dScale_c7_num_data_valid(inverse_dScale_c7_num_data_valid),
    .inverse_dScale_c7_fifo_cap(inverse_dScale_c7_fifo_cap),
    .inverse_dScale_c7_full_n(inverse_dScale_c7_full_n),
    .inverse_dScale_c7_write(entry_proc_U0_inverse_dScale_c7_write)
);

Infeasi_Res_S2_loadDDR_data loadDDR_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_U0_ap_start),
    .ap_done(loadDDR_data_U0_ap_done),
    .ap_continue(loadDDR_data_U0_ap_continue),
    .ap_idle(loadDDR_data_U0_ap_idle),
    .ap_ready(loadDDR_data_U0_ap_ready),
    .m_axi_gmem0_AWVALID(loadDDR_data_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(loadDDR_data_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(loadDDR_data_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(loadDDR_data_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(loadDDR_data_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(loadDDR_data_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(loadDDR_data_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(loadDDR_data_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(loadDDR_data_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(loadDDR_data_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(loadDDR_data_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(loadDDR_data_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(loadDDR_data_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(loadDDR_data_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(loadDDR_data_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(loadDDR_data_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(loadDDR_data_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(loadDDR_data_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(loadDDR_data_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(loadDDR_data_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(loadDDR_data_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(loadDDR_data_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(loadDDR_data_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(loadDDR_data_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(loadDDR_data_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(loadDDR_data_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(loadDDR_data_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(loadDDR_data_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(loadDDR_data_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(loadDDR_data_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(loadDDR_data_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(loadDDR_data_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .y(y),
    .dualInfeasRay_fifo_i_din(loadDDR_data_U0_dualInfeasRay_fifo_i_din),
    .dualInfeasRay_fifo_i_num_data_valid(dualInfeasRay_fifo_i_num_data_valid),
    .dualInfeasRay_fifo_i_fifo_cap(dualInfeasRay_fifo_i_fifo_cap),
    .dualInfeasRay_fifo_i_full_n(dualInfeasRay_fifo_i_full_n),
    .dualInfeasRay_fifo_i_write(loadDDR_data_U0_dualInfeasRay_fifo_i_write),
    .p_read(p_read),
    .nRows_assign_c1_din(loadDDR_data_U0_nRows_assign_c1_din),
    .nRows_assign_c1_num_data_valid(nRows_assign_c1_num_data_valid),
    .nRows_assign_c1_fifo_cap(nRows_assign_c1_fifo_cap),
    .nRows_assign_c1_full_n(nRows_assign_c1_full_n),
    .nRows_assign_c1_write(loadDDR_data_U0_nRows_assign_c1_write)
);

Infeasi_Res_S2_loadDDR_data_15 loadDDR_data_15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_15_U0_ap_start),
    .ap_done(loadDDR_data_15_U0_ap_done),
    .ap_continue(loadDDR_data_15_U0_ap_continue),
    .ap_idle(loadDDR_data_15_U0_ap_idle),
    .ap_ready(loadDDR_data_15_U0_ap_ready),
    .m_axi_gmem1_AWVALID(loadDDR_data_15_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(loadDDR_data_15_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(loadDDR_data_15_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(loadDDR_data_15_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(loadDDR_data_15_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(loadDDR_data_15_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(loadDDR_data_15_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(loadDDR_data_15_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(loadDDR_data_15_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(loadDDR_data_15_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(loadDDR_data_15_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(loadDDR_data_15_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(loadDDR_data_15_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(loadDDR_data_15_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(loadDDR_data_15_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(loadDDR_data_15_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(loadDDR_data_15_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(loadDDR_data_15_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(loadDDR_data_15_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(loadDDR_data_15_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(loadDDR_data_15_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(loadDDR_data_15_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(loadDDR_data_15_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(loadDDR_data_15_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(loadDDR_data_15_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(loadDDR_data_15_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(loadDDR_data_15_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(loadDDR_data_15_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(loadDDR_data_15_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(loadDDR_data_15_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(loadDDR_data_15_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RFIFONUM(m_axi_gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(loadDDR_data_15_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .dSlackPos(dSlackPos),
    .dualInfeasLbRay_fifo_i_din(loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_din),
    .dualInfeasLbRay_fifo_i_num_data_valid(dualInfeasLbRay_fifo_i_num_data_valid),
    .dualInfeasLbRay_fifo_i_fifo_cap(dualInfeasLbRay_fifo_i_fifo_cap),
    .dualInfeasLbRay_fifo_i_full_n(dualInfeasLbRay_fifo_i_full_n),
    .dualInfeasLbRay_fifo_i_write(loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_write),
    .p_read(p_read1),
    .nCols_assign_c4_din(loadDDR_data_15_U0_nCols_assign_c4_din),
    .nCols_assign_c4_num_data_valid(nCols_assign_c4_num_data_valid),
    .nCols_assign_c4_fifo_cap(nCols_assign_c4_fifo_cap),
    .nCols_assign_c4_full_n(nCols_assign_c4_full_n),
    .nCols_assign_c4_write(loadDDR_data_15_U0_nCols_assign_c4_write)
);

Infeasi_Res_S2_loadDDR_data_16 loadDDR_data_16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_16_U0_ap_start),
    .ap_done(loadDDR_data_16_U0_ap_done),
    .ap_continue(loadDDR_data_16_U0_ap_continue),
    .ap_idle(loadDDR_data_16_U0_ap_idle),
    .ap_ready(loadDDR_data_16_U0_ap_ready),
    .m_axi_gmem2_AWVALID(loadDDR_data_16_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(loadDDR_data_16_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(loadDDR_data_16_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(loadDDR_data_16_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(loadDDR_data_16_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(loadDDR_data_16_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(loadDDR_data_16_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(loadDDR_data_16_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(loadDDR_data_16_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(loadDDR_data_16_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(loadDDR_data_16_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(loadDDR_data_16_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(loadDDR_data_16_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(loadDDR_data_16_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(loadDDR_data_16_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(loadDDR_data_16_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(loadDDR_data_16_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(loadDDR_data_16_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(loadDDR_data_16_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(loadDDR_data_16_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(loadDDR_data_16_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(loadDDR_data_16_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(loadDDR_data_16_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(loadDDR_data_16_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(loadDDR_data_16_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(loadDDR_data_16_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(loadDDR_data_16_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(loadDDR_data_16_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(loadDDR_data_16_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(loadDDR_data_16_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
    .m_axi_gmem2_RREADY(loadDDR_data_16_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
    .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
    .m_axi_gmem2_RID(m_axi_gmem2_RID),
    .m_axi_gmem2_RFIFONUM(m_axi_gmem2_RFIFONUM),
    .m_axi_gmem2_RUSER(m_axi_gmem2_RUSER),
    .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(loadDDR_data_16_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .dSlackNeg(dSlackNeg),
    .dualInfeasUbRay_fifo_i_din(loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_din),
    .dualInfeasUbRay_fifo_i_num_data_valid(dualInfeasUbRay_fifo_i_num_data_valid),
    .dualInfeasUbRay_fifo_i_fifo_cap(dualInfeasUbRay_fifo_i_fifo_cap),
    .dualInfeasUbRay_fifo_i_full_n(dualInfeasUbRay_fifo_i_full_n),
    .dualInfeasUbRay_fifo_i_write(loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_write),
    .p_read(p_read1),
    .nCols_assign_c3_din(loadDDR_data_16_U0_nCols_assign_c3_din),
    .nCols_assign_c3_num_data_valid(nCols_assign_c3_num_data_valid),
    .nCols_assign_c3_fifo_cap(nCols_assign_c3_fifo_cap),
    .nCols_assign_c3_full_n(nCols_assign_c3_full_n),
    .nCols_assign_c3_write(loadDDR_data_16_U0_nCols_assign_c3_write)
);

Infeasi_Res_S2_loadDDR_data_17 loadDDR_data_17_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_17_U0_ap_start),
    .ap_done(loadDDR_data_17_U0_ap_done),
    .ap_continue(loadDDR_data_17_U0_ap_continue),
    .ap_idle(loadDDR_data_17_U0_ap_idle),
    .ap_ready(loadDDR_data_17_U0_ap_ready),
    .m_axi_gmem3_AWVALID(loadDDR_data_17_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(loadDDR_data_17_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(loadDDR_data_17_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(loadDDR_data_17_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(loadDDR_data_17_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(loadDDR_data_17_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(loadDDR_data_17_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(loadDDR_data_17_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(loadDDR_data_17_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(loadDDR_data_17_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(loadDDR_data_17_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(loadDDR_data_17_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(loadDDR_data_17_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(loadDDR_data_17_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(loadDDR_data_17_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(loadDDR_data_17_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(loadDDR_data_17_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(loadDDR_data_17_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(loadDDR_data_17_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(loadDDR_data_17_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(loadDDR_data_17_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(loadDDR_data_17_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(loadDDR_data_17_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(loadDDR_data_17_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(loadDDR_data_17_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(loadDDR_data_17_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(loadDDR_data_17_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(loadDDR_data_17_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(loadDDR_data_17_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(loadDDR_data_17_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(loadDDR_data_17_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RFIFONUM(m_axi_gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(loadDDR_data_17_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .aty(aty),
    .dualInfeasConstr_fifo_i_din(loadDDR_data_17_U0_dualInfeasConstr_fifo_i_din),
    .dualInfeasConstr_fifo_i_num_data_valid(dualInfeasConstr_fifo_i_num_data_valid),
    .dualInfeasConstr_fifo_i_fifo_cap(dualInfeasConstr_fifo_i_fifo_cap),
    .dualInfeasConstr_fifo_i_full_n(dualInfeasConstr_fifo_i_full_n),
    .dualInfeasConstr_fifo_i_write(loadDDR_data_17_U0_dualInfeasConstr_fifo_i_write),
    .p_read(p_read1),
    .nCols_assign_c2_din(loadDDR_data_17_U0_nCols_assign_c2_din),
    .nCols_assign_c2_num_data_valid(nCols_assign_c2_num_data_valid),
    .nCols_assign_c2_fifo_cap(nCols_assign_c2_fifo_cap),
    .nCols_assign_c2_full_n(nCols_assign_c2_full_n),
    .nCols_assign_c2_write(loadDDR_data_17_U0_nCols_assign_c2_write)
);

Infeasi_Res_S2_scaleVector_12 scaleVector_12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scaleVector_12_U0_ap_start),
    .start_full_n(start_for_consumer_U0_full_n),
    .ap_done(scaleVector_12_U0_ap_done),
    .ap_continue(scaleVector_12_U0_ap_continue),
    .ap_idle(scaleVector_12_U0_ap_idle),
    .ap_ready(scaleVector_12_U0_ap_ready),
    .start_out(scaleVector_12_U0_start_out),
    .start_write(scaleVector_12_U0_start_write),
    .inverse_dScale_dout(inverse_dScale_c7_dout),
    .inverse_dScale_num_data_valid(inverse_dScale_c7_num_data_valid),
    .inverse_dScale_fifo_cap(inverse_dScale_c7_fifo_cap),
    .inverse_dScale_empty_n(inverse_dScale_c7_empty_n),
    .inverse_dScale_read(scaleVector_12_U0_inverse_dScale_read),
    .dualInfeasRay_fifo_i_dout(dualInfeasRay_fifo_i_dout),
    .dualInfeasRay_fifo_i_num_data_valid(dualInfeasRay_fifo_i_num_data_valid),
    .dualInfeasRay_fifo_i_fifo_cap(dualInfeasRay_fifo_i_fifo_cap),
    .dualInfeasRay_fifo_i_empty_n(dualInfeasRay_fifo_i_empty_n),
    .dualInfeasRay_fifo_i_read(scaleVector_12_U0_dualInfeasRay_fifo_i_read),
    .dualInfeasRay_SVfifo_i_din(scaleVector_12_U0_dualInfeasRay_SVfifo_i_din),
    .dualInfeasRay_SVfifo_i_num_data_valid(dualInfeasRay_SVfifo_i_num_data_valid),
    .dualInfeasRay_SVfifo_i_fifo_cap(dualInfeasRay_SVfifo_i_fifo_cap),
    .dualInfeasRay_SVfifo_i_full_n(dualInfeasRay_SVfifo_i_full_n),
    .dualInfeasRay_SVfifo_i_write(scaleVector_12_U0_dualInfeasRay_SVfifo_i_write),
    .nRows_assign_dout(nRows_assign_c1_dout),
    .nRows_assign_num_data_valid(nRows_assign_c1_num_data_valid),
    .nRows_assign_fifo_cap(nRows_assign_c1_fifo_cap),
    .nRows_assign_empty_n(nRows_assign_c1_empty_n),
    .nRows_assign_read(scaleVector_12_U0_nRows_assign_read),
    .nRows_assign_c_din(scaleVector_12_U0_nRows_assign_c_din),
    .nRows_assign_c_num_data_valid(nRows_assign_c_num_data_valid),
    .nRows_assign_c_fifo_cap(nRows_assign_c_fifo_cap),
    .nRows_assign_c_full_n(nRows_assign_c_full_n),
    .nRows_assign_c_write(scaleVector_12_U0_nRows_assign_c_write)
);

Infeasi_Res_S2_scaleVector_13 scaleVector_13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scaleVector_13_U0_ap_start),
    .start_full_n(start_for_axpy_2fused_U0_full_n),
    .ap_done(scaleVector_13_U0_ap_done),
    .ap_continue(scaleVector_13_U0_ap_continue),
    .ap_idle(scaleVector_13_U0_ap_idle),
    .ap_ready(scaleVector_13_U0_ap_ready),
    .start_out(scaleVector_13_U0_start_out),
    .start_write(scaleVector_13_U0_start_write),
    .inverse_dScale_dout(inverse_dScale_c6_dout),
    .inverse_dScale_num_data_valid(inverse_dScale_c6_num_data_valid),
    .inverse_dScale_fifo_cap(inverse_dScale_c6_fifo_cap),
    .inverse_dScale_empty_n(inverse_dScale_c6_empty_n),
    .inverse_dScale_read(scaleVector_13_U0_inverse_dScale_read),
    .dualInfeasLbRay_fifo_i_dout(dualInfeasLbRay_fifo_i_dout),
    .dualInfeasLbRay_fifo_i_num_data_valid(dualInfeasLbRay_fifo_i_num_data_valid),
    .dualInfeasLbRay_fifo_i_fifo_cap(dualInfeasLbRay_fifo_i_fifo_cap),
    .dualInfeasLbRay_fifo_i_empty_n(dualInfeasLbRay_fifo_i_empty_n),
    .dualInfeasLbRay_fifo_i_read(scaleVector_13_U0_dualInfeasLbRay_fifo_i_read),
    .dualInfeasLbRay_SVfifo_i_din(scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_din),
    .dualInfeasLbRay_SVfifo_i_num_data_valid(dualInfeasLbRay_SVfifo_i_num_data_valid),
    .dualInfeasLbRay_SVfifo_i_fifo_cap(dualInfeasLbRay_SVfifo_i_fifo_cap),
    .dualInfeasLbRay_SVfifo_i_full_n(dualInfeasLbRay_SVfifo_i_full_n),
    .dualInfeasLbRay_SVfifo_i_write(scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_write),
    .nCols_assign_dout(nCols_assign_c4_dout),
    .nCols_assign_num_data_valid(nCols_assign_c4_num_data_valid),
    .nCols_assign_fifo_cap(nCols_assign_c4_fifo_cap),
    .nCols_assign_empty_n(nCols_assign_c4_empty_n),
    .nCols_assign_read(scaleVector_13_U0_nCols_assign_read)
);

Infeasi_Res_S2_scaleVector_14 scaleVector_14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scaleVector_14_U0_ap_start),
    .ap_done(scaleVector_14_U0_ap_done),
    .ap_continue(scaleVector_14_U0_ap_continue),
    .ap_idle(scaleVector_14_U0_ap_idle),
    .ap_ready(scaleVector_14_U0_ap_ready),
    .inverse_dScale_dout(inverse_dScale_c5_dout),
    .inverse_dScale_num_data_valid(inverse_dScale_c5_num_data_valid),
    .inverse_dScale_fifo_cap(inverse_dScale_c5_fifo_cap),
    .inverse_dScale_empty_n(inverse_dScale_c5_empty_n),
    .inverse_dScale_read(scaleVector_14_U0_inverse_dScale_read),
    .dualInfeasUbRay_fifo_i_dout(dualInfeasUbRay_fifo_i_dout),
    .dualInfeasUbRay_fifo_i_num_data_valid(dualInfeasUbRay_fifo_i_num_data_valid),
    .dualInfeasUbRay_fifo_i_fifo_cap(dualInfeasUbRay_fifo_i_fifo_cap),
    .dualInfeasUbRay_fifo_i_empty_n(dualInfeasUbRay_fifo_i_empty_n),
    .dualInfeasUbRay_fifo_i_read(scaleVector_14_U0_dualInfeasUbRay_fifo_i_read),
    .dualInfeasUbRay_SVfifo_i_din(scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_din),
    .dualInfeasUbRay_SVfifo_i_num_data_valid(dualInfeasUbRay_SVfifo_i_num_data_valid),
    .dualInfeasUbRay_SVfifo_i_fifo_cap(dualInfeasUbRay_SVfifo_i_fifo_cap),
    .dualInfeasUbRay_SVfifo_i_full_n(dualInfeasUbRay_SVfifo_i_full_n),
    .dualInfeasUbRay_SVfifo_i_write(scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_write),
    .nCols_assign_dout(nCols_assign_c3_dout),
    .nCols_assign_num_data_valid(nCols_assign_c3_num_data_valid),
    .nCols_assign_fifo_cap(nCols_assign_c3_fifo_cap),
    .nCols_assign_empty_n(nCols_assign_c3_empty_n),
    .nCols_assign_read(scaleVector_14_U0_nCols_assign_read)
);

Infeasi_Res_S2_scaleVector scaleVector_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scaleVector_U0_ap_start),
    .ap_done(scaleVector_U0_ap_done),
    .ap_continue(scaleVector_U0_ap_continue),
    .ap_idle(scaleVector_U0_ap_idle),
    .ap_ready(scaleVector_U0_ap_ready),
    .inverse_dScale_dout(inverse_dScale_c_dout),
    .inverse_dScale_num_data_valid(inverse_dScale_c_num_data_valid),
    .inverse_dScale_fifo_cap(inverse_dScale_c_fifo_cap),
    .inverse_dScale_empty_n(inverse_dScale_c_empty_n),
    .inverse_dScale_read(scaleVector_U0_inverse_dScale_read),
    .dualInfeasConstr_fifo_i_dout(dualInfeasConstr_fifo_i_dout),
    .dualInfeasConstr_fifo_i_num_data_valid(dualInfeasConstr_fifo_i_num_data_valid),
    .dualInfeasConstr_fifo_i_fifo_cap(dualInfeasConstr_fifo_i_fifo_cap),
    .dualInfeasConstr_fifo_i_empty_n(dualInfeasConstr_fifo_i_empty_n),
    .dualInfeasConstr_fifo_i_read(scaleVector_U0_dualInfeasConstr_fifo_i_read),
    .dualInfeasConstr_SVfifo_i_din(scaleVector_U0_dualInfeasConstr_SVfifo_i_din),
    .dualInfeasConstr_SVfifo_i_num_data_valid(dualInfeasConstr_SVfifo_i_num_data_valid),
    .dualInfeasConstr_SVfifo_i_fifo_cap(dualInfeasConstr_SVfifo_i_fifo_cap),
    .dualInfeasConstr_SVfifo_i_full_n(dualInfeasConstr_SVfifo_i_full_n),
    .dualInfeasConstr_SVfifo_i_write(scaleVector_U0_dualInfeasConstr_SVfifo_i_write),
    .nCols_assign_dout(nCols_assign_c2_dout),
    .nCols_assign_num_data_valid(nCols_assign_c2_num_data_valid),
    .nCols_assign_fifo_cap(nCols_assign_c2_fifo_cap),
    .nCols_assign_empty_n(nCols_assign_c2_empty_n),
    .nCols_assign_read(scaleVector_U0_nCols_assign_read),
    .nCols_assign_c_din(scaleVector_U0_nCols_assign_c_din),
    .nCols_assign_c_num_data_valid(nCols_assign_c_num_data_valid),
    .nCols_assign_c_fifo_cap(nCols_assign_c_fifo_cap),
    .nCols_assign_c_full_n(nCols_assign_c_full_n),
    .nCols_assign_c_write(scaleVector_U0_nCols_assign_c_write)
);

Infeasi_Res_S2_consumer consumer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(consumer_U0_ap_start),
    .ap_done(consumer_U0_ap_done),
    .ap_continue(consumer_U0_ap_continue),
    .ap_idle(consumer_U0_ap_idle),
    .ap_ready(consumer_U0_ap_ready),
    .dualInfeasRay_SVfifo_i_dout(dualInfeasRay_SVfifo_i_dout),
    .dualInfeasRay_SVfifo_i_num_data_valid(dualInfeasRay_SVfifo_i_num_data_valid),
    .dualInfeasRay_SVfifo_i_fifo_cap(dualInfeasRay_SVfifo_i_fifo_cap),
    .dualInfeasRay_SVfifo_i_empty_n(dualInfeasRay_SVfifo_i_empty_n),
    .dualInfeasRay_SVfifo_i_read(consumer_U0_dualInfeasRay_SVfifo_i_read),
    .nRows_assign_dout(nRows_assign_c_dout),
    .nRows_assign_num_data_valid(nRows_assign_c_num_data_valid),
    .nRows_assign_fifo_cap(nRows_assign_c_fifo_cap),
    .nRows_assign_empty_n(nRows_assign_c_empty_n),
    .nRows_assign_read(consumer_U0_nRows_assign_read)
);

Infeasi_Res_S2_axpy_2fused axpy_2fused_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(axpy_2fused_U0_ap_start),
    .ap_done(axpy_2fused_U0_ap_done),
    .ap_continue(axpy_2fused_U0_ap_continue),
    .ap_idle(axpy_2fused_U0_ap_idle),
    .ap_ready(axpy_2fused_U0_ap_ready),
    .dualInfeasConstr_SVfifo_i_dout(dualInfeasConstr_SVfifo_i_dout),
    .dualInfeasConstr_SVfifo_i_num_data_valid(dualInfeasConstr_SVfifo_i_num_data_valid),
    .dualInfeasConstr_SVfifo_i_fifo_cap(dualInfeasConstr_SVfifo_i_fifo_cap),
    .dualInfeasConstr_SVfifo_i_empty_n(dualInfeasConstr_SVfifo_i_empty_n),
    .dualInfeasConstr_SVfifo_i_read(axpy_2fused_U0_dualInfeasConstr_SVfifo_i_read),
    .dualInfeasLbRay_SVfifo_i_dout(dualInfeasLbRay_SVfifo_i_dout),
    .dualInfeasLbRay_SVfifo_i_num_data_valid(dualInfeasLbRay_SVfifo_i_num_data_valid),
    .dualInfeasLbRay_SVfifo_i_fifo_cap(dualInfeasLbRay_SVfifo_i_fifo_cap),
    .dualInfeasLbRay_SVfifo_i_empty_n(dualInfeasLbRay_SVfifo_i_empty_n),
    .dualInfeasLbRay_SVfifo_i_read(axpy_2fused_U0_dualInfeasLbRay_SVfifo_i_read),
    .dualInfeasUbRay_SVfifo_i_dout(dualInfeasUbRay_SVfifo_i_dout),
    .dualInfeasUbRay_SVfifo_i_num_data_valid(dualInfeasUbRay_SVfifo_i_num_data_valid),
    .dualInfeasUbRay_SVfifo_i_fifo_cap(dualInfeasUbRay_SVfifo_i_fifo_cap),
    .dualInfeasUbRay_SVfifo_i_empty_n(dualInfeasUbRay_SVfifo_i_empty_n),
    .dualInfeasUbRay_SVfifo_i_read(axpy_2fused_U0_dualInfeasUbRay_SVfifo_i_read),
    .dualInfeasConstr_axpyfifo_i_din(axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_din),
    .dualInfeasConstr_axpyfifo_i_num_data_valid(dualInfeasConstr_axpyfifo_i_num_data_valid),
    .dualInfeasConstr_axpyfifo_i_fifo_cap(dualInfeasConstr_axpyfifo_i_fifo_cap),
    .dualInfeasConstr_axpyfifo_i_full_n(dualInfeasConstr_axpyfifo_i_full_n),
    .dualInfeasConstr_axpyfifo_i_write(axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_write),
    .nCols_assign_dout(nCols_assign_c_dout),
    .nCols_assign_num_data_valid(nCols_assign_c_num_data_valid),
    .nCols_assign_fifo_cap(nCols_assign_c_fifo_cap),
    .nCols_assign_empty_n(nCols_assign_c_empty_n),
    .nCols_assign_read(axpy_2fused_U0_nCols_assign_read)
);

Infeasi_Res_S2_scale_and_twoNorm scale_and_twoNorm_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scale_and_twoNorm_U0_ap_start),
    .ap_done(scale_and_twoNorm_U0_ap_done),
    .ap_continue(scale_and_twoNorm_U0_ap_continue),
    .ap_idle(scale_and_twoNorm_U0_ap_idle),
    .ap_ready(scale_and_twoNorm_U0_ap_ready),
    .m_axi_gmem4_AWVALID(scale_and_twoNorm_U0_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(scale_and_twoNorm_U0_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(scale_and_twoNorm_U0_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(scale_and_twoNorm_U0_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(scale_and_twoNorm_U0_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(scale_and_twoNorm_U0_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(scale_and_twoNorm_U0_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(scale_and_twoNorm_U0_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(scale_and_twoNorm_U0_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(scale_and_twoNorm_U0_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(scale_and_twoNorm_U0_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(scale_and_twoNorm_U0_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(scale_and_twoNorm_U0_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(scale_and_twoNorm_U0_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(scale_and_twoNorm_U0_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(scale_and_twoNorm_U0_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(scale_and_twoNorm_U0_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(scale_and_twoNorm_U0_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(scale_and_twoNorm_U0_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(m_axi_gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(scale_and_twoNorm_U0_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(scale_and_twoNorm_U0_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(scale_and_twoNorm_U0_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(scale_and_twoNorm_U0_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(scale_and_twoNorm_U0_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(scale_and_twoNorm_U0_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(scale_and_twoNorm_U0_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(scale_and_twoNorm_U0_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(scale_and_twoNorm_U0_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(scale_and_twoNorm_U0_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(scale_and_twoNorm_U0_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
    .m_axi_gmem4_RREADY(scale_and_twoNorm_U0_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(m_axi_gmem4_RDATA),
    .m_axi_gmem4_RLAST(m_axi_gmem4_RLAST),
    .m_axi_gmem4_RID(m_axi_gmem4_RID),
    .m_axi_gmem4_RFIFONUM(m_axi_gmem4_RFIFONUM),
    .m_axi_gmem4_RUSER(m_axi_gmem4_RUSER),
    .m_axi_gmem4_RRESP(m_axi_gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(scale_and_twoNorm_U0_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .colScale0(colScale0),
    .dualInfeasConstr_axpyfifo_i_dout(dualInfeasConstr_axpyfifo_i_dout),
    .dualInfeasConstr_axpyfifo_i_num_data_valid(dualInfeasConstr_axpyfifo_i_num_data_valid),
    .dualInfeasConstr_axpyfifo_i_fifo_cap(dualInfeasConstr_axpyfifo_i_fifo_cap),
    .dualInfeasConstr_axpyfifo_i_empty_n(dualInfeasConstr_axpyfifo_i_empty_n),
    .dualInfeasConstr_axpyfifo_i_read(scale_and_twoNorm_U0_dualInfeasConstr_axpyfifo_i_read),
    .dPrimalInfeasRes_din(scale_and_twoNorm_U0_dPrimalInfeasRes_din),
    .dPrimalInfeasRes_num_data_valid(3'd0),
    .dPrimalInfeasRes_fifo_cap(3'd0),
    .dPrimalInfeasRes_full_n(dPrimalInfeasRes_full_n),
    .dPrimalInfeasRes_write(scale_and_twoNorm_U0_dPrimalInfeasRes_write),
    .p_read(p_read1),
    .ifScaled(ifScaled)
);

Infeasi_Res_S2_fifo_w64_d3_S inverse_dScale_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_inverse_dScale_c_din),
    .if_full_n(inverse_dScale_c_full_n),
    .if_write(entry_proc_U0_inverse_dScale_c_write),
    .if_dout(inverse_dScale_c_dout),
    .if_num_data_valid(inverse_dScale_c_num_data_valid),
    .if_fifo_cap(inverse_dScale_c_fifo_cap),
    .if_empty_n(inverse_dScale_c_empty_n),
    .if_read(scaleVector_U0_inverse_dScale_read)
);

Infeasi_Res_S2_fifo_w64_d3_S inverse_dScale_c5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_inverse_dScale_c5_din),
    .if_full_n(inverse_dScale_c5_full_n),
    .if_write(entry_proc_U0_inverse_dScale_c5_write),
    .if_dout(inverse_dScale_c5_dout),
    .if_num_data_valid(inverse_dScale_c5_num_data_valid),
    .if_fifo_cap(inverse_dScale_c5_fifo_cap),
    .if_empty_n(inverse_dScale_c5_empty_n),
    .if_read(scaleVector_14_U0_inverse_dScale_read)
);

Infeasi_Res_S2_fifo_w64_d3_S inverse_dScale_c6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_inverse_dScale_c6_din),
    .if_full_n(inverse_dScale_c6_full_n),
    .if_write(entry_proc_U0_inverse_dScale_c6_write),
    .if_dout(inverse_dScale_c6_dout),
    .if_num_data_valid(inverse_dScale_c6_num_data_valid),
    .if_fifo_cap(inverse_dScale_c6_fifo_cap),
    .if_empty_n(inverse_dScale_c6_empty_n),
    .if_read(scaleVector_13_U0_inverse_dScale_read)
);

Infeasi_Res_S2_fifo_w64_d3_S inverse_dScale_c7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_inverse_dScale_c7_din),
    .if_full_n(inverse_dScale_c7_full_n),
    .if_write(entry_proc_U0_inverse_dScale_c7_write),
    .if_dout(inverse_dScale_c7_dout),
    .if_num_data_valid(inverse_dScale_c7_num_data_valid),
    .if_fifo_cap(inverse_dScale_c7_fifo_cap),
    .if_empty_n(inverse_dScale_c7_empty_n),
    .if_read(scaleVector_12_U0_inverse_dScale_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x dualInfeasRay_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_U0_dualInfeasRay_fifo_i_din),
    .if_full_n(dualInfeasRay_fifo_i_full_n),
    .if_write(loadDDR_data_U0_dualInfeasRay_fifo_i_write),
    .if_dout(dualInfeasRay_fifo_i_dout),
    .if_num_data_valid(dualInfeasRay_fifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasRay_fifo_i_fifo_cap),
    .if_empty_n(dualInfeasRay_fifo_i_empty_n),
    .if_read(scaleVector_12_U0_dualInfeasRay_fifo_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x nRows_assign_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_U0_nRows_assign_c1_din),
    .if_full_n(nRows_assign_c1_full_n),
    .if_write(loadDDR_data_U0_nRows_assign_c1_write),
    .if_dout(nRows_assign_c1_dout),
    .if_num_data_valid(nRows_assign_c1_num_data_valid),
    .if_fifo_cap(nRows_assign_c1_fifo_cap),
    .if_empty_n(nRows_assign_c1_empty_n),
    .if_read(scaleVector_12_U0_nRows_assign_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x dualInfeasLbRay_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_din),
    .if_full_n(dualInfeasLbRay_fifo_i_full_n),
    .if_write(loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_write),
    .if_dout(dualInfeasLbRay_fifo_i_dout),
    .if_num_data_valid(dualInfeasLbRay_fifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasLbRay_fifo_i_fifo_cap),
    .if_empty_n(dualInfeasLbRay_fifo_i_empty_n),
    .if_read(scaleVector_13_U0_dualInfeasLbRay_fifo_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x nCols_assign_c4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_15_U0_nCols_assign_c4_din),
    .if_full_n(nCols_assign_c4_full_n),
    .if_write(loadDDR_data_15_U0_nCols_assign_c4_write),
    .if_dout(nCols_assign_c4_dout),
    .if_num_data_valid(nCols_assign_c4_num_data_valid),
    .if_fifo_cap(nCols_assign_c4_fifo_cap),
    .if_empty_n(nCols_assign_c4_empty_n),
    .if_read(scaleVector_13_U0_nCols_assign_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x dualInfeasUbRay_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_din),
    .if_full_n(dualInfeasUbRay_fifo_i_full_n),
    .if_write(loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_write),
    .if_dout(dualInfeasUbRay_fifo_i_dout),
    .if_num_data_valid(dualInfeasUbRay_fifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasUbRay_fifo_i_fifo_cap),
    .if_empty_n(dualInfeasUbRay_fifo_i_empty_n),
    .if_read(scaleVector_14_U0_dualInfeasUbRay_fifo_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x nCols_assign_c3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_16_U0_nCols_assign_c3_din),
    .if_full_n(nCols_assign_c3_full_n),
    .if_write(loadDDR_data_16_U0_nCols_assign_c3_write),
    .if_dout(nCols_assign_c3_dout),
    .if_num_data_valid(nCols_assign_c3_num_data_valid),
    .if_fifo_cap(nCols_assign_c3_fifo_cap),
    .if_empty_n(nCols_assign_c3_empty_n),
    .if_read(scaleVector_14_U0_nCols_assign_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x dualInfeasConstr_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_17_U0_dualInfeasConstr_fifo_i_din),
    .if_full_n(dualInfeasConstr_fifo_i_full_n),
    .if_write(loadDDR_data_17_U0_dualInfeasConstr_fifo_i_write),
    .if_dout(dualInfeasConstr_fifo_i_dout),
    .if_num_data_valid(dualInfeasConstr_fifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasConstr_fifo_i_fifo_cap),
    .if_empty_n(dualInfeasConstr_fifo_i_empty_n),
    .if_read(scaleVector_U0_dualInfeasConstr_fifo_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x nCols_assign_c2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_17_U0_nCols_assign_c2_din),
    .if_full_n(nCols_assign_c2_full_n),
    .if_write(loadDDR_data_17_U0_nCols_assign_c2_write),
    .if_dout(nCols_assign_c2_dout),
    .if_num_data_valid(nCols_assign_c2_num_data_valid),
    .if_fifo_cap(nCols_assign_c2_fifo_cap),
    .if_empty_n(nCols_assign_c2_empty_n),
    .if_read(scaleVector_U0_nCols_assign_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x dualInfeasRay_SVfifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_12_U0_dualInfeasRay_SVfifo_i_din),
    .if_full_n(dualInfeasRay_SVfifo_i_full_n),
    .if_write(scaleVector_12_U0_dualInfeasRay_SVfifo_i_write),
    .if_dout(dualInfeasRay_SVfifo_i_dout),
    .if_num_data_valid(dualInfeasRay_SVfifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasRay_SVfifo_i_fifo_cap),
    .if_empty_n(dualInfeasRay_SVfifo_i_empty_n),
    .if_read(consumer_U0_dualInfeasRay_SVfifo_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x nRows_assign_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_12_U0_nRows_assign_c_din),
    .if_full_n(nRows_assign_c_full_n),
    .if_write(scaleVector_12_U0_nRows_assign_c_write),
    .if_dout(nRows_assign_c_dout),
    .if_num_data_valid(nRows_assign_c_num_data_valid),
    .if_fifo_cap(nRows_assign_c_fifo_cap),
    .if_empty_n(nRows_assign_c_empty_n),
    .if_read(consumer_U0_nRows_assign_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x dualInfeasLbRay_SVfifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_din),
    .if_full_n(dualInfeasLbRay_SVfifo_i_full_n),
    .if_write(scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_write),
    .if_dout(dualInfeasLbRay_SVfifo_i_dout),
    .if_num_data_valid(dualInfeasLbRay_SVfifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasLbRay_SVfifo_i_fifo_cap),
    .if_empty_n(dualInfeasLbRay_SVfifo_i_empty_n),
    .if_read(axpy_2fused_U0_dualInfeasLbRay_SVfifo_i_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x dualInfeasUbRay_SVfifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_din),
    .if_full_n(dualInfeasUbRay_SVfifo_i_full_n),
    .if_write(scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_write),
    .if_dout(dualInfeasUbRay_SVfifo_i_dout),
    .if_num_data_valid(dualInfeasUbRay_SVfifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasUbRay_SVfifo_i_fifo_cap),
    .if_empty_n(dualInfeasUbRay_SVfifo_i_empty_n),
    .if_read(axpy_2fused_U0_dualInfeasUbRay_SVfifo_i_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x dualInfeasConstr_SVfifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_U0_dualInfeasConstr_SVfifo_i_din),
    .if_full_n(dualInfeasConstr_SVfifo_i_full_n),
    .if_write(scaleVector_U0_dualInfeasConstr_SVfifo_i_write),
    .if_dout(dualInfeasConstr_SVfifo_i_dout),
    .if_num_data_valid(dualInfeasConstr_SVfifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasConstr_SVfifo_i_fifo_cap),
    .if_empty_n(dualInfeasConstr_SVfifo_i_empty_n),
    .if_read(axpy_2fused_U0_dualInfeasConstr_SVfifo_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x nCols_assign_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_U0_nCols_assign_c_din),
    .if_full_n(nCols_assign_c_full_n),
    .if_write(scaleVector_U0_nCols_assign_c_write),
    .if_dout(nCols_assign_c_dout),
    .if_num_data_valid(nCols_assign_c_num_data_valid),
    .if_fifo_cap(nCols_assign_c_fifo_cap),
    .if_empty_n(nCols_assign_c_empty_n),
    .if_read(axpy_2fused_U0_nCols_assign_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x dualInfeasConstr_axpyfifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_din),
    .if_full_n(dualInfeasConstr_axpyfifo_i_full_n),
    .if_write(axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_write),
    .if_dout(dualInfeasConstr_axpyfifo_i_dout),
    .if_num_data_valid(dualInfeasConstr_axpyfifo_i_num_data_valid),
    .if_fifo_cap(dualInfeasConstr_axpyfifo_i_fifo_cap),
    .if_empty_n(dualInfeasConstr_axpyfifo_i_empty_n),
    .if_read(scale_and_twoNorm_U0_dualInfeasConstr_axpyfifo_i_read)
);

Infeasi_Res_S2_start_for_scaleVector_12_U0 start_for_scaleVector_12_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_scaleVector_12_U0_din),
    .if_full_n(start_for_scaleVector_12_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_scaleVector_12_U0_dout),
    .if_empty_n(start_for_scaleVector_12_U0_empty_n),
    .if_read(scaleVector_12_U0_ap_ready)
);

Infeasi_Res_S2_start_for_scaleVector_13_U0 start_for_scaleVector_13_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_scaleVector_13_U0_din),
    .if_full_n(start_for_scaleVector_13_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_scaleVector_13_U0_dout),
    .if_empty_n(start_for_scaleVector_13_U0_empty_n),
    .if_read(scaleVector_13_U0_ap_ready)
);

Infeasi_Res_S2_start_for_scaleVector_14_U0 start_for_scaleVector_14_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_scaleVector_14_U0_din),
    .if_full_n(start_for_scaleVector_14_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_scaleVector_14_U0_dout),
    .if_empty_n(start_for_scaleVector_14_U0_empty_n),
    .if_read(scaleVector_14_U0_ap_ready)
);

Infeasi_Res_S2_start_for_scaleVector_U0 start_for_scaleVector_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_scaleVector_U0_din),
    .if_full_n(start_for_scaleVector_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_scaleVector_U0_dout),
    .if_empty_n(start_for_scaleVector_U0_empty_n),
    .if_read(scaleVector_U0_ap_ready)
);

Infeasi_Res_S2_start_for_consumer_U0 start_for_consumer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_consumer_U0_din),
    .if_full_n(start_for_consumer_U0_full_n),
    .if_write(scaleVector_12_U0_start_write),
    .if_dout(start_for_consumer_U0_dout),
    .if_empty_n(start_for_consumer_U0_empty_n),
    .if_read(consumer_U0_ap_ready)
);

Infeasi_Res_S2_start_for_axpy_2fused_U0 start_for_axpy_2fused_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_axpy_2fused_U0_din),
    .if_full_n(start_for_axpy_2fused_U0_full_n),
    .if_write(scaleVector_13_U0_start_write),
    .if_dout(start_for_axpy_2fused_U0_dout),
    .if_empty_n(start_for_axpy_2fused_U0_empty_n),
    .if_read(axpy_2fused_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_loadDDR_data_15_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_loadDDR_data_15_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_loadDDR_data_15_U0_ap_ready <= ap_sync_loadDDR_data_15_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_loadDDR_data_16_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_loadDDR_data_16_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_loadDDR_data_16_U0_ap_ready <= ap_sync_loadDDR_data_16_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_loadDDR_data_17_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_loadDDR_data_17_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_loadDDR_data_17_U0_ap_ready <= ap_sync_loadDDR_data_17_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_loadDDR_data_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_loadDDR_data_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_loadDDR_data_U0_ap_ready <= ap_sync_loadDDR_data_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_scale_and_twoNorm_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_scale_and_twoNorm_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_scale_and_twoNorm_U0_ap_ready <= ap_sync_scale_and_twoNorm_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

assign ap_done = ap_sync_done;

assign ap_idle = (scale_and_twoNorm_U0_ap_idle & scaleVector_U0_ap_idle & scaleVector_14_U0_ap_idle & scaleVector_13_U0_ap_idle & scaleVector_12_U0_ap_idle & loadDDR_data_U0_ap_idle & loadDDR_data_17_U0_ap_idle & loadDDR_data_16_U0_ap_idle & loadDDR_data_15_U0_ap_idle & entry_proc_U0_ap_idle & consumer_U0_ap_idle & axpy_2fused_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (scale_and_twoNorm_U0_ap_done & consumer_U0_ap_done);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_loadDDR_data_15_U0_ap_ready = (loadDDR_data_15_U0_ap_ready | ap_sync_reg_loadDDR_data_15_U0_ap_ready);

assign ap_sync_loadDDR_data_16_U0_ap_ready = (loadDDR_data_16_U0_ap_ready | ap_sync_reg_loadDDR_data_16_U0_ap_ready);

assign ap_sync_loadDDR_data_17_U0_ap_ready = (loadDDR_data_17_U0_ap_ready | ap_sync_reg_loadDDR_data_17_U0_ap_ready);

assign ap_sync_loadDDR_data_U0_ap_ready = (loadDDR_data_U0_ap_ready | ap_sync_reg_loadDDR_data_U0_ap_ready);

assign ap_sync_ready = (ap_sync_scale_and_twoNorm_U0_ap_ready & ap_sync_loadDDR_data_U0_ap_ready & ap_sync_loadDDR_data_17_U0_ap_ready & ap_sync_loadDDR_data_16_U0_ap_ready & ap_sync_loadDDR_data_15_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign ap_sync_scale_and_twoNorm_U0_ap_ready = (scale_and_twoNorm_U0_ap_ready | ap_sync_reg_scale_and_twoNorm_U0_ap_ready);

assign axpy_2fused_U0_ap_continue = 1'b1;

assign axpy_2fused_U0_ap_start = start_for_axpy_2fused_U0_empty_n;

assign consumer_U0_ap_continue = ap_sync_continue;

assign consumer_U0_ap_start = start_for_consumer_U0_empty_n;

assign dPrimalInfeasRes_din = scale_and_twoNorm_U0_dPrimalInfeasRes_din;

assign dPrimalInfeasRes_write = scale_and_twoNorm_U0_dPrimalInfeasRes_write;

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = (real_start & (ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1));

assign entry_proc_U0_start_full_n = (start_for_scaleVector_U0_full_n & start_for_scaleVector_14_U0_full_n & start_for_scaleVector_13_U0_full_n & start_for_scaleVector_12_U0_full_n);

assign internal_ap_ready = ap_sync_ready;

assign loadDDR_data_15_U0_ap_continue = 1'b1;

assign loadDDR_data_15_U0_ap_start = (real_start & (ap_sync_reg_loadDDR_data_15_U0_ap_ready ^ 1'b1));

assign loadDDR_data_16_U0_ap_continue = 1'b1;

assign loadDDR_data_16_U0_ap_start = (real_start & (ap_sync_reg_loadDDR_data_16_U0_ap_ready ^ 1'b1));

assign loadDDR_data_17_U0_ap_continue = 1'b1;

assign loadDDR_data_17_U0_ap_start = (real_start & (ap_sync_reg_loadDDR_data_17_U0_ap_ready ^ 1'b1));

assign loadDDR_data_U0_ap_continue = 1'b1;

assign loadDDR_data_U0_ap_start = (real_start & (ap_sync_reg_loadDDR_data_U0_ap_ready ^ 1'b1));

assign m_axi_gmem0_ARADDR = loadDDR_data_U0_m_axi_gmem0_ARADDR;

assign m_axi_gmem0_ARBURST = loadDDR_data_U0_m_axi_gmem0_ARBURST;

assign m_axi_gmem0_ARCACHE = loadDDR_data_U0_m_axi_gmem0_ARCACHE;

assign m_axi_gmem0_ARID = loadDDR_data_U0_m_axi_gmem0_ARID;

assign m_axi_gmem0_ARLEN = loadDDR_data_U0_m_axi_gmem0_ARLEN;

assign m_axi_gmem0_ARLOCK = loadDDR_data_U0_m_axi_gmem0_ARLOCK;

assign m_axi_gmem0_ARPROT = loadDDR_data_U0_m_axi_gmem0_ARPROT;

assign m_axi_gmem0_ARQOS = loadDDR_data_U0_m_axi_gmem0_ARQOS;

assign m_axi_gmem0_ARREGION = loadDDR_data_U0_m_axi_gmem0_ARREGION;

assign m_axi_gmem0_ARSIZE = loadDDR_data_U0_m_axi_gmem0_ARSIZE;

assign m_axi_gmem0_ARUSER = loadDDR_data_U0_m_axi_gmem0_ARUSER;

assign m_axi_gmem0_ARVALID = loadDDR_data_U0_m_axi_gmem0_ARVALID;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_RREADY = loadDDR_data_U0_m_axi_gmem0_RREADY;

assign m_axi_gmem0_WDATA = 512'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 64'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign m_axi_gmem1_ARADDR = loadDDR_data_15_U0_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = loadDDR_data_15_U0_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = loadDDR_data_15_U0_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = loadDDR_data_15_U0_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = loadDDR_data_15_U0_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = loadDDR_data_15_U0_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = loadDDR_data_15_U0_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = loadDDR_data_15_U0_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = loadDDR_data_15_U0_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = loadDDR_data_15_U0_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = loadDDR_data_15_U0_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_ARVALID = loadDDR_data_15_U0_m_axi_gmem1_ARVALID;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = loadDDR_data_15_U0_m_axi_gmem1_RREADY;

assign m_axi_gmem1_WDATA = 512'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 64'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = loadDDR_data_16_U0_m_axi_gmem2_ARADDR;

assign m_axi_gmem2_ARBURST = loadDDR_data_16_U0_m_axi_gmem2_ARBURST;

assign m_axi_gmem2_ARCACHE = loadDDR_data_16_U0_m_axi_gmem2_ARCACHE;

assign m_axi_gmem2_ARID = loadDDR_data_16_U0_m_axi_gmem2_ARID;

assign m_axi_gmem2_ARLEN = loadDDR_data_16_U0_m_axi_gmem2_ARLEN;

assign m_axi_gmem2_ARLOCK = loadDDR_data_16_U0_m_axi_gmem2_ARLOCK;

assign m_axi_gmem2_ARPROT = loadDDR_data_16_U0_m_axi_gmem2_ARPROT;

assign m_axi_gmem2_ARQOS = loadDDR_data_16_U0_m_axi_gmem2_ARQOS;

assign m_axi_gmem2_ARREGION = loadDDR_data_16_U0_m_axi_gmem2_ARREGION;

assign m_axi_gmem2_ARSIZE = loadDDR_data_16_U0_m_axi_gmem2_ARSIZE;

assign m_axi_gmem2_ARUSER = loadDDR_data_16_U0_m_axi_gmem2_ARUSER;

assign m_axi_gmem2_ARVALID = loadDDR_data_16_U0_m_axi_gmem2_ARVALID;

assign m_axi_gmem2_AWADDR = 64'd0;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 32'd0;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_AWVALID = 1'b0;

assign m_axi_gmem2_BREADY = 1'b0;

assign m_axi_gmem2_RREADY = loadDDR_data_16_U0_m_axi_gmem2_RREADY;

assign m_axi_gmem2_WDATA = 512'd0;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 64'd0;

assign m_axi_gmem2_WUSER = 1'd0;

assign m_axi_gmem2_WVALID = 1'b0;

assign m_axi_gmem3_ARADDR = loadDDR_data_17_U0_m_axi_gmem3_ARADDR;

assign m_axi_gmem3_ARBURST = loadDDR_data_17_U0_m_axi_gmem3_ARBURST;

assign m_axi_gmem3_ARCACHE = loadDDR_data_17_U0_m_axi_gmem3_ARCACHE;

assign m_axi_gmem3_ARID = loadDDR_data_17_U0_m_axi_gmem3_ARID;

assign m_axi_gmem3_ARLEN = loadDDR_data_17_U0_m_axi_gmem3_ARLEN;

assign m_axi_gmem3_ARLOCK = loadDDR_data_17_U0_m_axi_gmem3_ARLOCK;

assign m_axi_gmem3_ARPROT = loadDDR_data_17_U0_m_axi_gmem3_ARPROT;

assign m_axi_gmem3_ARQOS = loadDDR_data_17_U0_m_axi_gmem3_ARQOS;

assign m_axi_gmem3_ARREGION = loadDDR_data_17_U0_m_axi_gmem3_ARREGION;

assign m_axi_gmem3_ARSIZE = loadDDR_data_17_U0_m_axi_gmem3_ARSIZE;

assign m_axi_gmem3_ARUSER = loadDDR_data_17_U0_m_axi_gmem3_ARUSER;

assign m_axi_gmem3_ARVALID = loadDDR_data_17_U0_m_axi_gmem3_ARVALID;

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_RREADY = loadDDR_data_17_U0_m_axi_gmem3_RREADY;

assign m_axi_gmem3_WDATA = 512'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 64'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

assign m_axi_gmem4_ARADDR = scale_and_twoNorm_U0_m_axi_gmem4_ARADDR;

assign m_axi_gmem4_ARBURST = scale_and_twoNorm_U0_m_axi_gmem4_ARBURST;

assign m_axi_gmem4_ARCACHE = scale_and_twoNorm_U0_m_axi_gmem4_ARCACHE;

assign m_axi_gmem4_ARID = scale_and_twoNorm_U0_m_axi_gmem4_ARID;

assign m_axi_gmem4_ARLEN = scale_and_twoNorm_U0_m_axi_gmem4_ARLEN;

assign m_axi_gmem4_ARLOCK = scale_and_twoNorm_U0_m_axi_gmem4_ARLOCK;

assign m_axi_gmem4_ARPROT = scale_and_twoNorm_U0_m_axi_gmem4_ARPROT;

assign m_axi_gmem4_ARQOS = scale_and_twoNorm_U0_m_axi_gmem4_ARQOS;

assign m_axi_gmem4_ARREGION = scale_and_twoNorm_U0_m_axi_gmem4_ARREGION;

assign m_axi_gmem4_ARSIZE = scale_and_twoNorm_U0_m_axi_gmem4_ARSIZE;

assign m_axi_gmem4_ARUSER = scale_and_twoNorm_U0_m_axi_gmem4_ARUSER;

assign m_axi_gmem4_ARVALID = scale_and_twoNorm_U0_m_axi_gmem4_ARVALID;

assign m_axi_gmem4_AWADDR = 64'd0;

assign m_axi_gmem4_AWBURST = 2'd0;

assign m_axi_gmem4_AWCACHE = 4'd0;

assign m_axi_gmem4_AWID = 1'd0;

assign m_axi_gmem4_AWLEN = 32'd0;

assign m_axi_gmem4_AWLOCK = 2'd0;

assign m_axi_gmem4_AWPROT = 3'd0;

assign m_axi_gmem4_AWQOS = 4'd0;

assign m_axi_gmem4_AWREGION = 4'd0;

assign m_axi_gmem4_AWSIZE = 3'd0;

assign m_axi_gmem4_AWUSER = 1'd0;

assign m_axi_gmem4_AWVALID = 1'b0;

assign m_axi_gmem4_BREADY = 1'b0;

assign m_axi_gmem4_RREADY = scale_and_twoNorm_U0_m_axi_gmem4_RREADY;

assign m_axi_gmem4_WDATA = 512'd0;

assign m_axi_gmem4_WID = 1'd0;

assign m_axi_gmem4_WLAST = 1'b0;

assign m_axi_gmem4_WSTRB = 64'd0;

assign m_axi_gmem4_WUSER = 1'd0;

assign m_axi_gmem4_WVALID = 1'b0;

assign scaleVector_12_U0_ap_continue = 1'b1;

assign scaleVector_12_U0_ap_start = start_for_scaleVector_12_U0_empty_n;

assign scaleVector_13_U0_ap_continue = 1'b1;

assign scaleVector_13_U0_ap_start = start_for_scaleVector_13_U0_empty_n;

assign scaleVector_14_U0_ap_continue = 1'b1;

assign scaleVector_14_U0_ap_start = start_for_scaleVector_14_U0_empty_n;

assign scaleVector_U0_ap_continue = 1'b1;

assign scaleVector_U0_ap_start = start_for_scaleVector_U0_empty_n;

assign scale_and_twoNorm_U0_ap_continue = ap_sync_continue;

assign scale_and_twoNorm_U0_ap_start = (real_start & (ap_sync_reg_scale_and_twoNorm_U0_ap_ready ^ 1'b1));

assign start_for_axpy_2fused_U0_din = 1'b1;

assign start_for_consumer_U0_din = 1'b1;

assign start_for_scaleVector_12_U0_din = 1'b1;

assign start_for_scaleVector_13_U0_din = 1'b1;

assign start_for_scaleVector_14_U0_din = 1'b1;

assign start_for_scaleVector_U0_din = 1'b1;

assign start_out = real_start;

endmodule //Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2
