

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Thu Nov 21 14:59:16 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      4|       0|    500|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      14|      4|
|Multiplexer      |        -|      -|       -|    137|
|Register         |        -|      -|     566|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     580|    641|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_13s_29_1_1_U110  |network_mul_mul_16s_13s_29_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_3_b_s  |        0|  14|   4|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  14|   4|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_238_p2         |     *    |      2|  0|  20|          32|          16|
    |tmp3_fu_318_p2         |     *    |      2|  0|  20|          32|          16|
    |in_d_1_fu_272_p2       |     +    |      0|  0|  23|          16|           1|
    |next_mul2_fu_188_p2    |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_278_p2     |     +    |      0|  0|  39|          32|          32|
    |out_d_2_fu_198_p2      |     +    |      0|  0|  23|          16|           1|
    |out_h_2_fu_222_p2      |     +    |      0|  0|  23|          16|           1|
    |out_w_2_fu_247_p2      |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_283_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_25_fu_257_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_27_cast_fu_297_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_27_fu_292_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_31_fu_322_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_34_fu_346_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_232_p2          |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_242_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_217_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_193_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_267_p2     |   icmp   |      0|  0|  13|          16|          16|
    |p_tmp_s_fu_310_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      4|  0| 500|         432|         340|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  59|         14|    1|         14|
    |in_d_reg_158           |   9|          2|   16|         32|
    |out_d_reg_100          |   9|          2|   16|         32|
    |out_h_reg_123          |   9|          2|   16|         32|
    |out_w_reg_134          |   9|          2|   16|         32|
    |output_load_1_reg_145  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_111       |   9|          2|   32|         64|
    |phi_mul_reg_169        |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 137|         31|  161|        350|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_3_b_3_reg_413  |  16|   0|   16|          0|
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |in_d_1_reg_467                 |  16|   0|   16|          0|
    |in_d_reg_158                   |  16|   0|   16|          0|
    |input_load_reg_497             |  16|   0|   16|          0|
    |next_mul2_reg_395              |  32|   0|   32|          0|
    |next_mul_reg_472               |  32|   0|   32|          0|
    |out_d_2_reg_403                |  16|   0|   16|          0|
    |out_d_reg_100                  |  16|   0|   16|          0|
    |out_h_2_reg_426                |  16|   0|   16|          0|
    |out_h_reg_123                  |  16|   0|   16|          0|
    |out_w_2_reg_449                |  16|   0|   16|          0|
    |out_w_reg_134                  |  16|   0|   16|          0|
    |output_addr_reg_459            |  12|   0|   12|          0|
    |output_load_1_reg_145          |  16|   0|   16|          0|
    |p_tmp_s_reg_482                |  15|   0|   15|          0|
    |phi_mul1_reg_111               |  32|   0|   32|          0|
    |phi_mul_reg_169                |  32|   0|   32|          0|
    |tmp1_reg_441                   |  32|   0|   32|          0|
    |tmp2_reg_477                   |  32|   0|   32|          0|
    |tmp3_reg_487                   |  32|   0|   32|          0|
    |tmp_15_reg_389                 |  16|   0|   32|         16|
    |tmp_23_reg_431                 |  16|   0|   32|         16|
    |tmp_24_reg_454                 |  16|   0|   32|         16|
    |tmp_4_reg_418                  |  15|   0|   15|          0|
    |tmp_7_reg_502                  |  15|   0|   15|          0|
    |tmp_reg_436                    |  32|   0|   32|          0|
    |tmp_s_reg_383                  |  16|   0|   32|         16|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 566|   0|  630|         64|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_depth        |  in |   16|   ap_none  |       input_depth      |    scalar    |
|input_height       |  in |   16|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |   16|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   11|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_depth       |  in |   16|   ap_none  |      output_depth      |    scalar    |
|output_r_address0  | out |   12|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

