***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h03000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h800000008084c008
==> Correct value is = 64'h0000000000874188

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h0300000000c000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h030000000080053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f8100000000047c01a0000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f8100000000007e8190080000d40

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h00000000000000007e8190080000d40

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h03000000020200000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h00000000008741a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000000001000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0012018000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h00120180000000047c0060000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h00120180000000007f4050080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007400600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h00000000000000007f4040080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000003c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000000001074050

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h00000000000000007f4040080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000003c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h1c40e31ff7fe9389

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h81b003b7090005ef

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h03b7890019e78547

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h2f20f4005285eff0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004c00310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f8100000000047c0050000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f8100000000007f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h04001c43e39ff5fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h0000000000000004b18190080000d4c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h800000008084c008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f8100000000047c0180000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f8100000000047e8180080000d50

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h000080000d4c0300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h00000000000000007e8190080000d50

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h03000000000600000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h00000000008741a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c2053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000006000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h40000010000004000001000000
==> Correct value is = 104'h59595956565655959595656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h01000000010000000100000001000000
==> Correct value is = 128'h65656565656565656565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0100000001000000
==> Correct value is = 64'h6565656565656565

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000004b001a0000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h000f810000000000b18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000b18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000000000844060

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h000080000d403500

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080a00020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d181a0080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h00000000000000040980d0080020ac0
==> Correct value is = 122'h0000000000000000b18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000080053c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1328005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p2 = 104'h00000000000000000000000000
==> Correct value is = 104'h00800000200000080000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000037c0
==> Correct value is = 66'h0300000002c6053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal dir_data_in_p2 = 64'h0000000000000001
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h0
==> Correct value is = 3'h1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000400080053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h1330006000c001800

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000400080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'heff03fc3a2607d55
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000000282053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000080020020000
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h03000000000000000
==> Correct value is = 66'h010000000000024c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000874188
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc1_ready_in = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000024c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000000000000040980d0080020ac0
==> Correct value is = 122'h0000000000000000b18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h03000000000200000
==> Correct value is = 66'h03000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h40000010000004000001000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h01000000010000000100000001000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h0100000001000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h00000000008740f8
==> Correct value is = 64'h9385c544eff01ff4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400080053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000000d18190080000d4c
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h0300000000c000000
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h40000010000004000001000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h01000000010000000100000001000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h0100000001000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'haa9ae38e54fd2685

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000000000000007e8190080000d40
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000001000000
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000000000000007e8190080000d40
==> Correct value is = 122'h0000000000000000d18190080000d48

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h0300000000c000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h04fc2a8a138741b0
==> Correct value is = 64'h96f8ffffd8f7ffff

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000000000000007e8190080000d40
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h04fc2a8a138741b0
==> Correct value is = 64'h0000000001000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000000000000007e8190080000d40
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h03000000020200000
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h00000000008741a0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000001000000
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004000c0053c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h0300000000c0053c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000080000020008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00120180000000007f4050080000760
==> Correct value is = 122'h000f810000000004000e20000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1b070900138401b0
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f8100000000007f4040080000760
==> Correct value is = 122'h000f8100000000047c0060000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h010000000000003c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h13000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000001074050
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f8100000000007f4040080000760
==> Correct value is = 122'h000f8100000000007f40500800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h010000000000003c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000800007800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f4040080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000001000000
==> Correct value is = 64'h800000008084c008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000800005e00600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000001000000
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p2 = 104'h00000000000000000000000000
==> Correct value is = 104'h00800000200000080000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h010000000000034c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000000000000000020000
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h11000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e10000000000
==> Correct value is = 122'h0012018000000005000500000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d4c0300
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b181a0080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h01000000000002700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000844028
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h01000000000002700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d401500
==> Correct value is = 64'h9ffb411113059053

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000000000
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h06e4eff03ffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h1305600806e4eff0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h59595956565655959595656565
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h65656565656565656565656565656565
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h6565656565656565
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h0012018000000005000510000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h1fe7a68a83b68901
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000006000e30000000000
==> Correct value is = 122'h00120180000000047c0050000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h800000008084c048
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000530000000000
==> Correct value is = 122'h00120180000000007f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000000000
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h00000000000000007f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h01000000000000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000000000
==> Correct value is = 64'h0000000001074050

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h00000000000000007f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h01000000000000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h9ffb411113059053

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff03ffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h1305600806e4eff0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000000
==> Correct value is = 122'h000f810000000004800310000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000030000000087
==> Correct value is = 122'h000f8100000000047c0050000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000b8000400004000030000000087
==> Correct value is = 122'h000f8100000000007f40400800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h800000008084c088
==> Correct value is = 64'h0000000000874180

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h00000000000000007f40400800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000003c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000870000
==> Correct value is = 64'h0000000001074050

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h00000000000000007f40400800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000003c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000000000
==> Correct value is = 64'h970600009386065f

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'hf1b08280411106e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h19c1eff0fffbeff0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h01000000000003700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400006000e30000000087
==> Correct value is = 122'h000f8100000000047c0050000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000087
==> Correct value is = 122'h000f8100000000007f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f40400800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h800000008084c008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000800005800600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13200040008001000
==> Correct value is = 66'h1028005000a001400

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h0300004002c2053c0
==> Correct value is = 66'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e00000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000024c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000844028
==> Correct value is = 64'h0000000001074058

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000024c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h000080000d400500
==> Correct value is = 64'h050005052380f600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h0000000000000000
==> Correct value is = 64'h8347f5ff6384b700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'he312c5fe828001a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h01a0f32700b01387

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h00000000000001000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h00000bc000400004000e30000000000
==> Correct value is = 122'h000f810000000006000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f8100000000047c0050000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h10000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f8100000000007f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h06e4eff0bffe4111

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h00000000000000007f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000000c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h0000000001074050

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h00000000000000007f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p1 = 66'h00000000000000000
==> Correct value is = 66'h010000000000000c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h050005052380f600

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h8347f5ff6384b700

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'he312c5fe828001a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h01a0f32700b01387

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_valid_out = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_config_regs -> TMR_INST_0: signal noc2_data_out = 64'h96f8ffffd8f7ffff
==> Correct value is = 64'h23b0d1b2998f23b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal mshr_hit_index = 3'h1
==> Correct value is = 3'h0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_mshr -> TMR_INST_0: signal rd_mshr_data_out = 122'h0000000000000004b18190080000d4c
==> Correct value is = 122'h00000000000000047f4040080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_state_sram -> TMR_INST_0: signal state_data_out = 66'h030000400280053c0
==> Correct value is = 66'h010000000000034c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_tag_sram -> TMR_INST_0: signal tag_data_out = 104'h00000000200000080000020008
==> Correct value is = 104'h00000000000000000000020000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal mshr_data_in_p1 = 122'h000f810000000004000e30000000000
==> Correct value is = 122'h000f810000000004000e10000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal tag_data_in_p1 = 104'h7803801e00e007803801e00e00
==> Correct value is = 104'h48484852121214848485212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal smc_data_in_p1 = 128'h0000800005e00e000000800005e00e00
==> Correct value is = 128'h21212121212121212121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal reg_data_in = 64'h0000800005e00e00
==> Correct value is = 64'h2121212121212121

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l2_mon: Data mismatch in the L2_Module stage...

L2 -> l2_pipe1 -> TMR_INST_0: signal state_data_in_p2 = 66'h13000000000000000
==> Correct value is = 66'h11000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

