<table class="sphinxhide">
 <tr>
   <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>Embedded Design Tutorials</h1>
   </td>
 </tr>
</table>

# Overview

<table>
<thead>
<tr class="header">
<th>Tutorial</th>
<th>Board</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><a href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs/Versal-EDT/about-guide.html">Versal Embedded Design Tutorial (UG1305)</a></td>
<td>Versal VMK180/VCK190</td>
<td>Provides an introduction for using the Xilinx® Vivado® Design Suite flow and the Vitis™ unified software platform for embedded development on a Versal™ VMK180/VCK190 evaluation board.</td>
</tr>
<tr class="even">
<td>Zynq UltraScale+ MPSoC Embedded Design Tutorial (UG1209)</td>
<td>ZCU102 Rev 1.0/1.1</td>
<td>Provides an introduction to using the Xilinx Vivado Design Suite flow and the Vitis unified software platform for embedded development on a Zynq UltraScale+ MPSoC device. <strong>Note:</strong> This document is not yet available on GitHub. See the latest version <a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1209-embedded-design-tutorial.pdf">here</a>.</td>
</tr>
<tr class="odd">
<td>Zynq-7000 Embedded Design Tutorial (UG1165)</td>
<td>ZC702 Rev 1.0</td>
<td>Provides an introduction to using the Xilinx Vivado Design Suite flow and the Vitis unified software platform for embedded development on a Zynq-7000 SoC device. <strong>Note:</strong> This document is not yet available on GitHub. See the latest version <a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1165-zynq-embedded-design-tutorial.pdf">here</a>.</td>
</tr>
</tbody>
</table>
