#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr  9 21:13:32 2025
# Process ID: 25456
# Current directory: D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/top.vds
# Journal file: D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 490.094 ; gain = 179.809
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip'.
Command: synth_design -top top -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1385.664 ; gain = 440.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:989]
INFO: [Synth 8-638] synthesizing module 'top_axi_fifo_mm_s_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_0_0/synth/top_axi_fifo_mm_s_0_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_TX_CASCADE_HEIGHT bound to: 1 - type: integer 
	Parameter C_RX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 8100 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 1 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_TX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_RX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_TX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_RX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 32'b01000011110000000000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000011110000001111111111111111 
	Parameter C_AXI4_BASEADDR bound to: 32'b10000000000000000001000000000000 
	Parameter C_AXI4_HIGHADDR bound to: 32'b10000000000000000010111111111111 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 1 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at 'd:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4714' bound to instance 'U0' of component 'axi_fifo_mm_s' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_0_0/synth/top_axi_fifo_mm_s_0_0.vhd:260]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3492]
INFO: [Synth 8-638] synthesizing module 'fifo' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3033]
INFO: [Synth 8-638] synthesizing module 'axis_fg' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2739]
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter CASCADE_HEIGHT bound to: 1 - type: integer 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 8100 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_axis' declared at 'E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356' bound to instance 'COMP_FIFO' of component 'xpm_fifo_axis' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2806]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-256] done synthesizing module 'axis_fg' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2739]
INFO: [Synth 8-256] done synthesizing module 'fifo' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3033]
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3492]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-256] done synthesizing module 'top_axi_fifo_mm_s_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_0_0/synth/top_axi_fifo_mm_s_0_0.vhd:89]
WARNING: [Synth 8-7071] port 'interrupt' of module 'top_axi_fifo_mm_s_0_0' is unconnected for instance 'axi_fifo_mm_s_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1212]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'top_axi_fifo_mm_s_0_0' is unconnected for instance 'axi_fifo_mm_s_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1212]
WARNING: [Synth 8-7023] instance 'axi_fifo_mm_s_0' of module 'top_axi_fifo_mm_s_0_0' has 25 connections declared, but only 23 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1212]
INFO: [Synth 8-638] synthesizing module 'top_axi_fifo_mm_s_1_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_1_0/synth/top_axi_fifo_mm_s_1_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_TX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_RX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 8000 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 1 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_TX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_RX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_TX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_RX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 32'b01000011110000010000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000011110000011111111111111111 
	Parameter C_AXI4_BASEADDR bound to: 32'b10000000000000000001000000000000 
	Parameter C_AXI4_HIGHADDR bound to: 32'b10000000000000000010111111111111 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 1 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at 'd:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4714' bound to instance 'U0' of component 'axi_fifo_mm_s' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_1_0/synth/top_axi_fifo_mm_s_1_0.vhd:260]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s__parameterized0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3492]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3033]
INFO: [Synth 8-638] synthesizing module 'axis_fg__parameterized0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2739]
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 8000 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_axis' declared at 'E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356' bound to instance 'COMP_FIFO' of component 'xpm_fifo_axis' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2806]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized1' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized1' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-256] done synthesizing module 'axis_fg__parameterized0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2739]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3033]
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s__parameterized0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3492]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-256] done synthesizing module 'top_axi_fifo_mm_s_1_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_1_0/synth/top_axi_fifo_mm_s_1_0.vhd:89]
WARNING: [Synth 8-7071] port 'interrupt' of module 'top_axi_fifo_mm_s_1_0' is unconnected for instance 'axi_fifo_mm_s_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1236]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'top_axi_fifo_mm_s_1_0' is unconnected for instance 'axi_fifo_mm_s_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1236]
WARNING: [Synth 8-7023] instance 'axi_fifo_mm_s_1' of module 'top_axi_fifo_mm_s_1_0' has 25 connections declared, but only 23 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1236]
INFO: [Synth 8-638] synthesizing module 'top_axi_fifo_mm_s_1_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_1_1/synth/top_axi_fifo_mm_s_1_1.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_TX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_RX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 8000 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 1 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_TX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_RX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_TX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_RX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 32'b01000011110000100000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000011110000101111111111111111 
	Parameter C_AXI4_BASEADDR bound to: 32'b10000000000000000001000000000000 
	Parameter C_AXI4_HIGHADDR bound to: 32'b10000000000000000010111111111111 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 1 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at 'd:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4714' bound to instance 'U0' of component 'axi_fifo_mm_s' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_1_1/synth/top_axi_fifo_mm_s_1_1.vhd:260]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized3' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized3' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-256] done synthesizing module 'top_axi_fifo_mm_s_1_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_1_1/synth/top_axi_fifo_mm_s_1_1.vhd:89]
WARNING: [Synth 8-7071] port 'interrupt' of module 'top_axi_fifo_mm_s_1_1' is unconnected for instance 'axi_fifo_mm_s_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1260]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'top_axi_fifo_mm_s_1_1' is unconnected for instance 'axi_fifo_mm_s_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1260]
WARNING: [Synth 8-7023] instance 'axi_fifo_mm_s_2' of module 'top_axi_fifo_mm_s_1_1' has 25 connections declared, but only 23 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1260]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/synth/top_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000010 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/synth/top_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:446]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-256] done synthesizing module 'top_axi_gpio_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/synth/top_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'top_axis_data_fifo_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_data_fifo_0_0/synth/top_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_11_top' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/68dc/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized2' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized2' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_11_top' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/68dc/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_data_fifo_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_data_fifo_0_0/synth/top_axis_data_fifo_0_0.v:53]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'top_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1305]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'top_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1305]
WARNING: [Synth 8-7071] port 'prog_full' of module 'top_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1305]
WARNING: [Synth 8-7071] port 'sbiterr' of module 'top_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1305]
WARNING: [Synth 8-7071] port 'dbiterr' of module 'top_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1305]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'top_axis_data_fifo_0_0' has 13 connections declared, but only 8 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1305]
INFO: [Synth 8-6157] synthesizing module 'top_axis_data_fifo_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_data_fifo_0_1/synth/top_axis_data_fifo_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_data_fifo_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_data_fifo_0_1/synth/top_axis_data_fifo_0_1.v:53]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'top_axis_data_fifo_0_1' is unconnected for instance 'axis_data_fifo_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1314]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'top_axis_data_fifo_0_1' is unconnected for instance 'axis_data_fifo_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1314]
WARNING: [Synth 8-7071] port 'prog_full' of module 'top_axis_data_fifo_0_1' is unconnected for instance 'axis_data_fifo_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1314]
WARNING: [Synth 8-7071] port 'sbiterr' of module 'top_axis_data_fifo_0_1' is unconnected for instance 'axis_data_fifo_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1314]
WARNING: [Synth 8-7071] port 'dbiterr' of module 'top_axis_data_fifo_0_1' is unconnected for instance 'axis_data_fifo_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1314]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_1' of module 'top_axis_data_fifo_0_1' has 13 connections declared, but only 8 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1314]
INFO: [Synth 8-6157] synthesizing module 'top_axis_data_fifo_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_data_fifo_0_2/synth/top_axis_data_fifo_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_data_fifo_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_data_fifo_0_2/synth/top_axis_data_fifo_0_2.v:53]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'top_axis_data_fifo_0_2' is unconnected for instance 'axis_data_fifo_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1323]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'top_axis_data_fifo_0_2' is unconnected for instance 'axis_data_fifo_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1323]
WARNING: [Synth 8-7071] port 'prog_full' of module 'top_axis_data_fifo_0_2' is unconnected for instance 'axis_data_fifo_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1323]
WARNING: [Synth 8-7071] port 'sbiterr' of module 'top_axis_data_fifo_0_2' is unconnected for instance 'axis_data_fifo_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1323]
WARNING: [Synth 8-7071] port 'dbiterr' of module 'top_axis_data_fifo_0_2' is unconnected for instance 'axis_data_fifo_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1323]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_2' of module 'top_axis_data_fifo_0_2' has 13 connections declared, but only 8 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1323]
INFO: [Synth 8-6157] synthesizing module 'top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/synth/top_axis_subset_converter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/top_top_axis_subset_converter_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_29_core' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/0f24/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_29_core' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/0f24/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'tdata_top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tdata_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tdata_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tuser_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tuser_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tid_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tid_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tdest_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tdest_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tstrb_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tstrb_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tkeep_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tkeep_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_top_axis_subset_converter_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tlast_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/tlast_top_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/hdl/top_top_axis_subset_converter_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_subset_converter_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_0/synth/top_axis_subset_converter_0_0.v:53]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'top_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1332]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_0' of module 'top_axis_subset_converter_0_0' has 10 connections declared, but only 9 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1332]
INFO: [Synth 8-6157] synthesizing module 'top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/synth/top_axis_subset_converter_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/top_top_axis_subset_converter_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'tdata_top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tdata_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tdata_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tuser_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tuser_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tid_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tid_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tdest_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tdest_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tstrb_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tstrb_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tkeep_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tkeep_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_top_axis_subset_converter_0_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tlast_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/tlast_top_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/hdl/top_top_axis_subset_converter_0_1.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_subset_converter_0_1' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_1/synth/top_axis_subset_converter_0_1.v:53]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'top_axis_subset_converter_0_1' is unconnected for instance 'axis_subset_converter_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1342]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_1' of module 'top_axis_subset_converter_0_1' has 10 connections declared, but only 9 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1342]
INFO: [Synth 8-6157] synthesizing module 'top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/synth/top_axis_subset_converter_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/top_top_axis_subset_converter_0_2.v:60]
INFO: [Synth 8-6157] synthesizing module 'tdata_top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tdata_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tdata_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tuser_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tuser_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tid_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tid_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tdest_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tdest_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tstrb_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tstrb_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tkeep_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tkeep_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_top_axis_subset_converter_0_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tlast_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/tlast_top_axis_subset_converter_0_2.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/hdl/top_top_axis_subset_converter_0_2.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_subset_converter_0_2' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axis_subset_converter_0_2/synth/top_axis_subset_converter_0_2.v:53]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'top_axis_subset_converter_0_2' is unconnected for instance 'axis_subset_converter_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1352]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_2' of module 'top_axis_subset_converter_0_2' has 10 connections declared, but only 9 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1352]
INFO: [Synth 8-6157] synthesizing module 'top_clk_wiz_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'top_clk_wiz_0_0_clk_wiz' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 39.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.125000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_wiz_0_0_clk_wiz' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_wiz_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'duc_imp_1LDDB65' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_AM_MultiBaseband_mod_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_AM_MultiBaseband_mod_0_0/synth/top_AM_MultiBaseband_mod_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AM_MultiBaseband_module' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/AM_MultiBaseband_module.v:41]
INFO: [Synth 8-6157] synthesizing module 'Carry1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carry1.v:22]
INFO: [Synth 8-6157] synthesizing module 'Carrier_1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carrier_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'DitherGen' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DitherGen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DitherGen' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DitherGen.v:24]
INFO: [Synth 8-6157] synthesizing module 'WaveformGen' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/WaveformGen.v:24]
INFO: [Synth 8-6157] synthesizing module 'LookUpTableGen' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/LookUpTableGen.v:24]
INFO: [Synth 8-6157] synthesizing module 'Lookup_Table' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Lookup_Table.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Lookup_Table' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Lookup_Table.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LookUpTableGen' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/LookUpTableGen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'WaveformGen' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/WaveformGen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Carrier_1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carrier_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Carry1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carry1.v:22]
INFO: [Synth 8-6157] synthesizing module 'Carry2' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carry2.v:22]
INFO: [Synth 8-6157] synthesizing module 'Carrier_2' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carrier_2.v:24]
INFO: [Synth 8-6157] synthesizing module 'DitherGen_block' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DitherGen_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DitherGen_block' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DitherGen_block.v:24]
INFO: [Synth 8-6157] synthesizing module 'WaveformGen_block' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/WaveformGen_block.v:24]
INFO: [Synth 8-6157] synthesizing module 'LookUpTableGen_block' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/LookUpTableGen_block.v:24]
INFO: [Synth 8-6157] synthesizing module 'Lookup_Table_block' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Lookup_Table_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Lookup_Table_block' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Lookup_Table_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LookUpTableGen_block' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/LookUpTableGen_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'WaveformGen_block' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/WaveformGen_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Carrier_2' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carrier_2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Carry2' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carry2.v:22]
INFO: [Synth 8-6157] synthesizing module 'Carry3' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carry3.v:22]
INFO: [Synth 8-6157] synthesizing module 'Carrier_3' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carrier_3.v:24]
INFO: [Synth 8-6157] synthesizing module 'DitherGen_block1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DitherGen_block1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DitherGen_block1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DitherGen_block1.v:24]
INFO: [Synth 8-6157] synthesizing module 'WaveformGen_block1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/WaveformGen_block1.v:24]
INFO: [Synth 8-6157] synthesizing module 'LookUpTableGen_block1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/LookUpTableGen_block1.v:24]
INFO: [Synth 8-6157] synthesizing module 'Lookup_Table_block1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Lookup_Table_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Lookup_Table_block1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Lookup_Table_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LookUpTableGen_block1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/LookUpTableGen_block1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'WaveformGen_block1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/WaveformGen_block1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Carrier_3' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carrier_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Carry3' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Carry3.v:22]
INFO: [Synth 8-6157] synthesizing module 'INV_SINC' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/INV_SINC.v:22]
INFO: [Synth 8-6157] synthesizing module 'Discrete_FIR_Filter' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Discrete_FIR_Filter.v:24]
INFO: [Synth 8-6157] synthesizing module 'Filter' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Filter.v:22]
INFO: [Synth 8-6157] synthesizing module 'FilterCoef' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterCoef.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FilterCoef' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterCoef.v:22]
INFO: [Synth 8-6157] synthesizing module 'subFilter' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/subFilter.v:22]
INFO: [Synth 8-6157] synthesizing module 'FilterTapWvldIn' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterTapWvldIn.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapWvldIn' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterTapWvldIn.v:22]
INFO: [Synth 8-6155] done synthesizing module 'subFilter' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/subFilter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Filter' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Filter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Discrete_FIR_Filter' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Discrete_FIR_Filter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'INV_SINC' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/INV_SINC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'AM_MultiBaseband_module' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/AM_MultiBaseband_module.v:41]
INFO: [Synth 8-6155] done synthesizing module 'top_AM_MultiBaseband_mod_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_AM_MultiBaseband_mod_0_0/synth/top_AM_MultiBaseband_mod_0_0.v:53]
WARNING: [Synth 8-7071] port 'ce_out' of module 'top_AM_MultiBaseband_mod_0_0' is unconnected for instance 'AM_MultiBaseband_mod_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:87]
WARNING: [Synth 8-7023] instance 'AM_MultiBaseband_mod_0' of module 'top_AM_MultiBaseband_mod_0_0' has 8 connections declared, but only 7 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'top_DAC_module_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_DAC_module_0_0/synth/top_DAC_module_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DAC_module' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/new/DAC_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DAC_module' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/new/DAC_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_DAC_module_0_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_DAC_module_0_0/synth/top_DAC_module_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_DUC_module_with_ready_0_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_DUC_module_with_ready_0_0/synth/top_DUC_module_with_ready_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DUC_module_with_ready' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DUC_module_with_ready.v:42]
INFO: [Synth 8-6157] synthesizing module 'DUC_module_with_ready_tc' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DUC_module_with_ready_tc.v:28]
INFO: [Synth 8-6155] done synthesizing module 'DUC_module_with_ready_tc' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/DUC_module_with_ready_tc.v:28]
INFO: [Synth 8-6157] synthesizing module 'Halfband_Filter_1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Halfband_Filter_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic_block' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic_block' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block1.v:24]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/SimpleDualPortRAM_generic.v:22]
	Parameter AddrWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/SimpleDualPortRAM_generic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block1.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block2' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block2' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block2.v:24]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolicPreAdd_block' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterTapSystolicPreAdd_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolicPreAdd_block' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterTapSystolicPreAdd_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Halfband_Filter_1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Halfband_Filter_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'Halfband_Filter_2' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Halfband_Filter_2.v:24]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic_block1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic_block1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic_block1.v:22]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block3' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block3' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block3.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block4' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block4' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block4.v:24]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolicPreAdd_block1' [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterTapSystolicPreAdd_block1.v:22]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolicPreAdd_block1' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterTapSystolicPreAdd_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Halfband_Filter_2' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Halfband_Filter_2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic.v:22]
	Parameter AddrWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized0' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/SimpleDualPortRAM_generic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block' (0#1) [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/Addressable_Delay_Line_block.v:24]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'ce_out' of module 'top_DUC_module_with_ready_0_1' is unconnected for instance 'DUC_module_with_ready_1' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:108]
WARNING: [Synth 8-7023] instance 'DUC_module_with_ready_1' of module 'top_DUC_module_with_ready_0_1' has 7 connections declared, but only 6 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:108]
WARNING: [Synth 8-7071] port 'ce_out' of module 'top_DUC_module_with_ready_0_2' is unconnected for instance 'DUC_module_with_ready_2' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:115]
WARNING: [Synth 8-7023] instance 'DUC_module_with_ready_2' of module 'top_DUC_module_with_ready_0_2' has 7 connections declared, but only 6 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:115]
WARNING: [Synth 8-7071] port 'ready_0' of module 'duc_imp_1LDDB65' is unconnected for instance 'duc' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1365]
WARNING: [Synth 8-7023] instance 'duc' of module 'duc_imp_1LDDB65' has 15 connections declared, but only 14 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1365]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'GPIO_O' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1380]
WARNING: [Synth 8-7071] port 'GPIO_T' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1380]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1380]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1380]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'top_processing_system7_0_0' has 68 connections declared, but only 64 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1380]
INFO: [Synth 8-226] default block is never used [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-226] default block is never used [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_xbar_0' is unconnected for instance 'xbar' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:2333]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_xbar_0' is unconnected for instance 'xbar' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:2333]
WARNING: [Synth 8-7023] instance 'xbar' of module 'top_xbar_0' has 40 connections declared, but only 38 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:2333]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_120M_0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_rst_ps7_0_120M_0/synth/top_rst_ps7_0_120M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_rst_ps7_0_120M_0/synth/top_rst_ps7_0_120M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'top_rst_ps7_0_120M_0' (0#1) [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_rst_ps7_0_120M_0/synth/top_rst_ps7_0_120M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_rst_ps7_0_120M_0' is unconnected for instance 'rst_ps7_0_120M' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1564]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_rst_ps7_0_120M_0' is unconnected for instance 'rst_ps7_0_120M' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1564]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_ps7_0_120M_0' is unconnected for instance 'rst_ps7_0_120M' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1564]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_rst_ps7_0_120M_0' is unconnected for instance 'rst_ps7_0_120M' [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1564]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_120M' of module 'top_rst_ps7_0_120M_0' has 10 connections declared, but only 6 given [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/synth/top.v:1564]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gtxd.tx_ecc1_cntr_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3851]
WARNING: [Synth 8-6014] Unused sequential element gtxd.tx_ecc2_cntr_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3866]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_channel_reset_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3954]
WARNING: [Synth 8-6014] Unused sequential element sig_rxd_rd_en_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3958]
WARNING: [Synth 8-6014] Unused sequential element sig_ip2bus_data_mux_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3962]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_decode_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3965]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_rlen_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3966]
WARNING: [Synth 8-6014] Unused sequential element sig_tx_ecc_ec_reset_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3850]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_ecc_ec_reset_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3972]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_injsbiterr_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3973]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_injdbiterr_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3974]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gtxd.tx_ecc1_cntr_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3851]
WARNING: [Synth 8-6014] Unused sequential element gtxd.tx_ecc2_cntr_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3866]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_channel_reset_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3954]
WARNING: [Synth 8-6014] Unused sequential element sig_rxd_rd_en_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3958]
WARNING: [Synth 8-6014] Unused sequential element sig_ip2bus_data_mux_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3962]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_decode_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3965]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_rlen_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3966]
WARNING: [Synth 8-6014] Unused sequential element sig_tx_ecc_ec_reset_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3850]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_ecc_ec_reset_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3972]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_injsbiterr_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3973]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_injdbiterr_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3974]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd:489]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_reg was removed.  [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic_block.v:74]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic_block.v:75]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_reg was removed.  [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic_block1.v:74]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic_block1.v:75]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_reg was removed.  [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic.v:74]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FirRdyLogic.v:75]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.srcs/sources_1/bd/top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_1_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[3] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1750.805 ; gain = 805.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1750.805 ; gain = 805.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1750.805 ; gain = 805.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1750.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_rst_ps7_0_120M_0/top_rst_ps7_0_120M_0_board.xdc] for cell 'rst_ps7_0_120M/U0'
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_rst_ps7_0_120M_0/top_rst_ps7_0_120M_0_board.xdc] for cell 'rst_ps7_0_120M/U0'
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_rst_ps7_0_120M_0/top_rst_ps7_0_120M_0.xdc] for cell 'rst_ps7_0_120M/U0'
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_rst_ps7_0_120M_0/top_rst_ps7_0_120M_0.xdc] for cell 'rst_ps7_0_120M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_rst_ps7_0_120M_0/top_rst_ps7_0_120M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0_board.xdc] for cell 'axi_gpio_0/U0'
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0_board.xdc] for cell 'axi_gpio_0/U0'
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.xdc] for cell 'axi_gpio_0/U0'
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.xdc] for cell 'axi_gpio_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/top_ooc.xdc]
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/top_ooc.xdc]
Parsing XDC File [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_late.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_late.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA_EDA/Xilinx/2023_2/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1768.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1769.020 ; gain = 0.156
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.020 ; gain = 823.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.020 ; gain = 823.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for processing_system7_0/inst. (constraint file  D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/dont_touch.xdc, line 89).
Applied set_property KEEP_HIERARCHY = SOFT for rst_ps7_0_120M/U0. (constraint file  D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/dont_touch.xdc, line 92).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0/inst. (constraint file  D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/dont_touch.xdc, line 98).
Applied set_property KEEP_HIERARCHY = SOFT for axi_gpio_0/U0. (constraint file  D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/dont_touch.xdc, line 115).
Applied set_property KEEP_HIERARCHY = SOFT for processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rst_ps7_0_120M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/dac_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/dac_wrt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/DAC_module_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/DUC_module_with_ready_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/axis_to_signal_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/AM_MultiBaseband_mod_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/axis_to_signal_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/axis_to_signal_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/DUC_module_with_ready_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for duc/DUC_module_with_ready_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_subset_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_subset_converter_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_subset_converter_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/\gtxd.COMP_TXD_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO/\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/\gtxd.COMP_TXD_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO/\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/\gtxd.COMP_TXD_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO/\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_1/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_2/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/\gtxd.COMP_TXD_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/\gtxd.COMP_TXD_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/\gtxd.COMP_TXD_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_1/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_2/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1769.020 ; gain = 823.355
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block'
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block1'
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1769.020 ; gain = 823.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 3     
	   2 Input   28 Bit       Adders := 3     
	   3 Input   20 Bit       Adders := 3     
	   4 Input   20 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 3     
	   3 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 1     
	   4 Input   14 Bit       Adders := 24    
	   2 Input   14 Bit       Adders := 9     
	   4 Input   13 Bit       Adders := 18    
	   3 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 19    
	   2 Input    4 Bit       Adders := 35    
	   4 Input    2 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 45    
+---Registers : 
	               72 Bit    Registers := 6     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               53 Bit    Registers := 6     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 11    
	               28 Bit    Registers := 6     
	               20 Bit    Registers := 9     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 161   
	               14 Bit    Registers := 37    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 96    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 361   
+---RAMs : 
	             576K Bit	(8192 X 72 bit)          RAMs := 3     
	             424K Bit	(8192 X 53 bit)          RAMs := 3     
	              512 Bit	(32 X 16 bit)          RAMs := 6     
	              256 Bit	(16 X 16 bit)          RAMs := 12    
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	  11 Input   33 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 3     
	  12 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 15    
	   2 Input   28 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 18    
	  11 Input   17 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 39    
	   3 Input   16 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 18    
	  13 Input   16 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 6     
	   3 Input   11 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 3     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 23    
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 81    
	   5 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 28    
	   2 Input    2 Bit        Muxes := 213   
	   4 Input    2 Bit        Muxes := 47    
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 344   
	   4 Input    1 Bit        Muxes := 15    
	  11 Input    1 Bit        Muxes := 24    
	  17 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 45    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg, operation Mode is: (A2*(B:0x3ff7e)')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x95)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x572)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x762)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x3fdc4)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x3f42a)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x3ff60)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x12ca)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x973)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x3e843)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x3e38a)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0xe09)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x389a)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x3879)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x1bf6)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(A2*(B:0x60e)')')'.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_coef_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_din_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg_reg.
DSP Report: register u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_mult_reg_reg is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_mult_reg0 is absorbed into DSP u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP Add2_out1, operation Mode is: (C:0x3fff8000)+(A''*B)'.
DSP Report: register Delay3_out1_reg is absorbed into DSP Add2_out1.
DSP Report: register Delay3_out1_1_reg is absorbed into DSP Add2_out1.
DSP Report: register Product4_out1_1_reg is absorbed into DSP Add2_out1.
DSP Report: operator Add2_out1 is absorbed into DSP Add2_out1.
DSP Report: operator Product4_out1 is absorbed into DSP Add2_out1.
DSP Report: Generating DSP Product2_out1_1_reg, operation Mode is: (A2*B'')'.
DSP Report: register HwModeRegister5_reg_reg[0] is absorbed into DSP Product2_out1_1_reg.
DSP Report: register HwModeRegister5_reg_reg[1] is absorbed into DSP Product2_out1_1_reg.
DSP Report: register Delay5_out1_1_reg is absorbed into DSP Product2_out1_1_reg.
DSP Report: register Product2_out1_1_reg is absorbed into DSP Product2_out1_1_reg.
DSP Report: operator Product2_out1 is absorbed into DSP Product2_out1_1_reg.
DSP Report: Generating DSP Add1_out1, operation Mode is: (C:0x3fff8000)+(A''*B)'.
DSP Report: register Delay2_out1_reg is absorbed into DSP Add1_out1.
DSP Report: register Delay2_out1_1_reg is absorbed into DSP Add1_out1.
DSP Report: register Product_out1_1_reg is absorbed into DSP Add1_out1.
DSP Report: operator Add1_out1 is absorbed into DSP Add1_out1.
DSP Report: operator Product_out1 is absorbed into DSP Add1_out1.
DSP Report: Generating DSP Product1_out1_1_reg, operation Mode is: (A2*B'')'.
DSP Report: register HwModeRegister3_reg_reg[0] is absorbed into DSP Product1_out1_1_reg.
DSP Report: register HwModeRegister3_reg_reg[1] is absorbed into DSP Product1_out1_1_reg.
DSP Report: register Delay1_out1_1_reg is absorbed into DSP Product1_out1_1_reg.
DSP Report: register Product1_out1_1_reg is absorbed into DSP Product1_out1_1_reg.
DSP Report: operator Product1_out1 is absorbed into DSP Product1_out1_1_reg.
DSP Report: Generating DSP Add3_out1, operation Mode is: (C:0x3fff8000)+(A''*B)'.
DSP Report: register Delay4_out1_reg is absorbed into DSP Add3_out1.
DSP Report: register Delay4_out1_1_reg is absorbed into DSP Add3_out1.
DSP Report: register Product5_out1_1_reg is absorbed into DSP Add3_out1.
DSP Report: operator Add3_out1 is absorbed into DSP Add3_out1.
DSP Report: operator Product5_out1 is absorbed into DSP Add3_out1.
DSP Report: Generating DSP Product3_out1_1_reg, operation Mode is: (A2*B'')'.
DSP Report: register HwModeRegister7_reg_reg[0] is absorbed into DSP Product3_out1_1_reg.
DSP Report: register HwModeRegister7_reg_reg[1] is absorbed into DSP Product3_out1_1_reg.
DSP Report: register Delay8_out1_1_reg is absorbed into DSP Product3_out1_1_reg.
DSP Report: register Product3_out1_1_reg is absorbed into DSP Product3_out1_1_reg.
DSP Report: operator Product3_out1 is absorbed into DSP Product3_out1_1_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'fTap_mult_reg_reg' and it is trimmed from '33' to '32' bits. [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterTapSystolicPreAdd_block.v:72]
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'fTap_mult_reg_reg' and it is trimmed from '33' to '32' bits. [D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/matlab/hdlsrc/DUC/FilterTapSystolicPreAdd_block1.v:72]
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: Generating DSP SCALE_DELAY1_out1_1_reg, operation Mode is: (A*B'')'.
DSP Report: register HwModeRegister1_reg_reg[0] is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: register HwModeRegister1_reg_reg[1] is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: register SCALE_DELAY1_out1_1_reg is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: operator Gain4_mul_temp is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: Generating DSP count_value_reg, operation Mode is: (P+1)'.
DSP Report: register count_value_reg is absorbed into DSP count_value_reg.
DSP Report: operator count is absorbed into DSP count_value_reg.
DSP Report: Generating DSP count_4_reg, operation Mode is: (P+1)'.
DSP Report: register count_4_reg is absorbed into DSP count_4_reg.
DSP Report: operator count_5 is absorbed into DSP count_4_reg.
DSP Report: Generating DSP count_1_reg, operation Mode is: (P+1)'.
DSP Report: register count_1_reg is absorbed into DSP count_1_reg.
DSP Report: operator count_2 is absorbed into DSP count_1_reg.
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: Generating DSP SCALE_DELAY1_out1_1_reg, operation Mode is: (A*B'')'.
DSP Report: register HwModeRegister1_reg_reg[0] is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: register HwModeRegister1_reg_reg[1] is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: register SCALE_DELAY1_out1_1_reg is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: operator Gain4_mul_temp is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: Generating DSP count_value_reg, operation Mode is: (P+1)'.
DSP Report: register count_value_reg is absorbed into DSP count_value_reg.
DSP Report: operator count is absorbed into DSP count_value_reg.
DSP Report: Generating DSP count_4_reg, operation Mode is: (P+1)'.
DSP Report: register count_4_reg is absorbed into DSP count_4_reg.
DSP Report: operator count_5 is absorbed into DSP count_4_reg.
DSP Report: Generating DSP count_1_reg, operation Mode is: (P+1)'.
DSP Report: register count_1_reg is absorbed into DSP count_1_reg.
DSP Report: operator count_2 is absorbed into DSP count_1_reg.
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: Generating DSP fTap_addout_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register fTap_din2_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_coef_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg1_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_din1_reg2_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_addout_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_mult_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: register fTap_preAdd_reg_reg is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_addout_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_mult_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: operator fTap_preAdd_reg_next is absorbed into DSP fTap_addout_reg_reg.
DSP Report: Generating DSP SCALE_DELAY1_out1_1_reg, operation Mode is: (A*B'')'.
DSP Report: register HwModeRegister1_reg_reg[0] is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: register HwModeRegister1_reg_reg[1] is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: register SCALE_DELAY1_out1_1_reg is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: operator Gain4_mul_temp is absorbed into DSP SCALE_DELAY1_out1_1_reg.
DSP Report: Generating DSP count_value_reg, operation Mode is: (P+1)'.
DSP Report: register count_value_reg is absorbed into DSP count_value_reg.
DSP Report: operator count is absorbed into DSP count_value_reg.
DSP Report: Generating DSP count_4_reg, operation Mode is: (P+1)'.
DSP Report: register count_4_reg is absorbed into DSP count_4_reg.
DSP Report: operator count_5 is absorbed into DSP count_4_reg.
DSP Report: Generating DSP count_1_reg, operation Mode is: (P+1)'.
DSP Report: register count_1_reg is absorbed into DSP count_1_reg.
DSP Report: operator count_2 is absorbed into DSP count_1_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.gen/sources_1/bd/top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1769.020 ; gain = 823.355
---------------------------------------------------------------------------------
 Sort Area is  SCALE_DELAY1_out1_1_reg_10 : 0 0 : 1998 1998 : Used 1 time 100
 Sort Area is  SCALE_DELAY1_out1_1_reg_19 : 0 0 : 1998 1998 : Used 1 time 100
 Sort Area is  SCALE_DELAY1_out1_1_reg_20 : 0 0 : 1998 1998 : Used 1 time 100
 Sort Area is  count_1_reg_15 : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  count_1_reg_1c : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  count_1_reg_23 : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  count_4_reg_14 : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  count_4_reg_1b : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  count_4_reg_22 : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  count_value_reg_12 : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  count_value_reg_1a : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  count_value_reg_21 : 0 0 : 47 47 : Used 1 time 100
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 0 : 2192 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 1 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 2 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 3 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 4 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 5 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 6 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 7 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 8 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 9 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 10 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 11 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 12 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 13 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 14 : 2210 35342 : Used 1 time 0
 Sort Area is  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FTap_1/fTap_addout_reg_reg_0 : 0 15 : 2210 35342 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_18 : 0 0 : 2347 2347 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_1f : 0 0 : 2347 2347 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_e : 0 0 : 2347 2347 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_16 : 0 0 : 2342 2342 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_17 : 0 0 : 2342 2342 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_1d : 0 0 : 2342 2342 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_1e : 0 0 : 2342 2342 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_b : 0 0 : 2342 2342 : Used 1 time 0
 Sort Area is  fTap_addout_reg_reg_d : 0 0 : 2342 2342 : Used 1 time 0
 Sort Area is  Add1_out1_7 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is  Add2_out1_9 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is  Add3_out1_3 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is  Product1_out1_1_reg_8 : 0 0 : 2017 2017 : Used 1 time 0
 Sort Area is  Product2_out1_1_reg_a : 0 0 : 2017 2017 : Used 1 time 0
 Sort Area is  Product3_out1_1_reg_5 : 0 0 : 2017 2017 : Used 1 time 0
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------+--------------------------------------------------------+---------------+----------------+
|Module Name         | RTL Object                                             | Depth x Width | Implemented As | 
+--------------------+--------------------------------------------------------+---------------+----------------+
|Lookup_Table        | Lookup_Table_2                                         | 2048x16       | LUT            | 
|Lookup_Table_block  | Lookup_Table_1                                         | 2048x16       | LUT            | 
|Lookup_Table_block1 | Lookup_Table_1                                         | 2048x16       | LUT            | 
|CIC_Comp_Filter_1   | coeffTableOut0                                         | 32x16         | LUT            | 
|Carry1              | u_Carrier_1/u_Wave_inst/u_SineWave_inst/lutout_reg_reg | 2048x16       | Block RAM      | 
|Carry2              | u_Carrier_2/u_Wave_inst/u_SineWave_inst/lutout_reg_reg | 2048x16       | Block RAM      | 
|Carry3              | u_Carrier_3/u_Wave_inst/u_SineWave_inst/lutout_reg_reg | 2048x16       | Block RAM      | 
|CIC_Comp_Filter_1   | coeffTableOut0                                         | 32x16         | LUT            | 
|CIC_Comp_Filter_1   | coeffTableOut0                                         | 32x16         | LUT            | 
|CIC_Comp_Filter_1   | coeffTableOut0                                         | 32x16         | LUT            | 
+--------------------+--------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                        | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_fifo_mm_s_0/\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 53(NO_CHANGE)    | W |   | 8 K x 53(NO_CHANGE)    |   | R | Port A and B     | 1      | 13     | 
|xpm_fifo_base__parameterized0:/\gen_sdpram.xpm_memory_base_inst                                                                                    | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 53(NO_CHANGE)    | W |   | 8 K x 53(NO_CHANGE)    |   | R | Port A and B     | 1      | 13     | 
|xpm_fifo_base__parameterized0:/\gen_sdpram.xpm_memory_base_inst                                                                                    | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 53(NO_CHANGE)    | W |   | 8 K x 53(NO_CHANGE)    |   | R | Port A and B     | 1      | 13     | 
|xpm_memory_base__parameterized1:                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 72(NO_CHANGE)    |   | R | 8 K x 64(NO_CHANGE)    | W |   | Port A and B     | 0      | 16     | 
|xpm_memory_base__parameterized1:                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 72(NO_CHANGE)    |   | R | 8 K x 64(NO_CHANGE)    | W |   | Port A and B     | 0      | 16     | 
|xpm_memory_base__parameterized1:                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 72(NO_CHANGE)    |   | R | 8 K x 64(NO_CHANGE)    | W |   | Port A and B     | 0      | 16     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------+------------+-----------+----------------------+-------------+
|Module Name                                | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+-------------------------------------------+------------+-----------+----------------------+-------------+
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
+-------------------------------------------+------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FilterTapWvldIn                | (A2*(B:0x3ff7e)')'         | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x95)')')'    | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x572)')')'   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x762)')')'   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x3fdc4)')')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x3f42a)')')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x3ff60)')')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x12ca)')')'  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x973)')')'   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x3e843)')')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x3e38a)')')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0xe09)')')'   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x389a)')')'  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x3879)')')'  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x1bf6)')')'  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A2*(B:0x60e)')')'   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AM_MultiBaseband_module        | (C:0x3fff8000)+(A''*B)'    | 16     | 16     | 31     | -      | 32     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|AM_MultiBaseband_module        | (A2*B'')'                  | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|AM_MultiBaseband_module        | (C:0x3fff8000)+(A''*B)'    | 16     | 16     | 31     | -      | 32     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|AM_MultiBaseband_module        | (A2*B'')'                  | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|AM_MultiBaseband_module        | (C:0x3fff8000)+(A''*B)'    | 16     | 16     | 31     | -      | 32     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|AM_MultiBaseband_module        | (A2*B'')'                  | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FilterTapSystolicPreAdd_block  | (C+((D'+A'')*B'')')'       | 16     | 16     | 32     | 16     | 32     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | (C+((D'+A'')*B'')')'       | 16     | 16     | 32     | 16     | 32     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd        | (C+((D'+A'')*B'')')'       | 16     | 16     | 33     | 16     | 33     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|DUC_module_with_ready          | (A*B'')'                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|FilterTapSystolicPreAdd_block  | (C+((D'+A'')*B'')')'       | 16     | 16     | 32     | 16     | 32     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | (C+((D'+A'')*B'')')'       | 16     | 16     | 32     | 16     | 32     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd        | (C+((D'+A'')*B'')')'       | 16     | 16     | 33     | 16     | 33     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|DUC_module_with_ready          | (A*B'')'                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|FilterTapSystolicPreAdd_block  | (C+((D'+A'')*B'')')'       | 16     | 16     | 32     | 16     | 32     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | (C+((D'+A'')*B'')')'       | 16     | 16     | 32     | 16     | 32     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd        | (C+((D'+A'')*B'')')'       | 16     | 16     | 33     | 16     | 33     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|DUC_module_with_ready          | (A*B'')'                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'                     | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
+-------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1769.020 ; gain = 823.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1808.961 ; gain = 863.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                        | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_fifo_mm_s_0/\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 53(NO_CHANGE)    | W |   | 8 K x 53(NO_CHANGE)    |   | R | Port A and B     | 1      | 13     | 
|xpm_fifo_base__parameterized0:/\gen_sdpram.xpm_memory_base_inst                                                                                    | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 53(NO_CHANGE)    | W |   | 8 K x 53(NO_CHANGE)    |   | R | Port A and B     | 1      | 13     | 
|xpm_fifo_base__parameterized0:/\gen_sdpram.xpm_memory_base_inst                                                                                    | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 53(NO_CHANGE)    | W |   | 8 K x 53(NO_CHANGE)    |   | R | Port A and B     | 1      | 13     | 
|xpm_memory_base__parameterized1:                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 72(NO_CHANGE)    |   | R | 8 K x 64(NO_CHANGE)    | W |   | Port A and B     | 0      | 16     | 
|xpm_memory_base__parameterized1:                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 72(NO_CHANGE)    |   | R | 8 K x 64(NO_CHANGE)    | W |   | Port A and B     | 0      | 16     | 
|xpm_memory_base__parameterized1:                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 72(NO_CHANGE)    |   | R | 8 K x 64(NO_CHANGE)    | W |   | Port A and B     | 0      | 16     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------+------------+-----------+----------------------+-------------+
|Module Name                                | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+-------------------------------------------+------------+-----------+----------------------+-------------+
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic:                 | ram_reg    | Implied   | 16 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
|SimpleDualPortRAM_generic__parameterized0: | ram_reg    | Implied   | 32 x 16              | RAM32M x 3  | 
+-------------------------------------------+------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 1837.703 ; gain = 892.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1840.316 ; gain = 894.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1840.316 ; gain = 894.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1840.316 ; gain = 894.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1840.316 ; gain = 894.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1841.277 ; gain = 895.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1841.277 ; gain = 895.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_AM_MultiBaseband_mod_0_0  | inst/u_Carry1/u_Carrier_1/u_Wave_inst/SelsignRegister_reg_reg[2] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_AM_MultiBaseband_mod_0_0  | inst/u_Carry2/u_Carrier_2/u_Wave_inst/SelsignRegister_reg_reg[2] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_AM_MultiBaseband_mod_0_0  | inst/u_Carry3/u_Carrier_3/u_Wave_inst/SelsignRegister_reg_reg[2] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_0 | inst/u_Halfband_Filter_1/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_0 | inst/u_Halfband_Filter_1/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_0 | inst/u_Halfband_Filter_2/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_0 | inst/u_Halfband_Filter_2/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_0 | inst/u_CIC_Comp_Filter_1/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_0 | inst/u_CIC_Comp_Filter_1/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_0 | inst/rd_12_reg_reg[3]                                            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_1 | inst/u_Halfband_Filter_1/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_1 | inst/u_Halfband_Filter_1/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_1 | inst/u_Halfband_Filter_2/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_1 | inst/u_Halfband_Filter_2/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_1 | inst/u_CIC_Comp_Filter_1/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_1 | inst/u_CIC_Comp_Filter_1/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_1 | inst/rd_12_reg_reg[3]                                            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_2 | inst/u_Halfband_Filter_1/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_2 | inst/u_Halfband_Filter_1/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_2 | inst/u_Halfband_Filter_2/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_2 | inst/u_Halfband_Filter_2/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_2 | inst/u_CIC_Comp_Filter_1/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_2 | inst/u_CIC_Comp_Filter_1/finalSumValidPipe_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_DUC_module_with_ready_0_2 | inst/rd_12_reg_reg[3]                                            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AM_MultiBaseband_module        | (C+A''*B')'     | 30     | 15     | 30     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|AM_MultiBaseband_module        | (A'*B'')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|AM_MultiBaseband_module        | (C+A''*B')'     | 30     | 15     | 30     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|AM_MultiBaseband_module        | (A'*B'')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|AM_MultiBaseband_module        | (C+A''*B')'     | 30     | 15     | 30     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|AM_MultiBaseband_module        | (A'*B'')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|FilterTapWvldIn                | ((A'*B)')'      | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 14     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 14     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 13     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 8      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 11     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 11     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 13     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FilterTapWvldIn                | (PCIN+(A'*B)')' | 30     | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|DUC_module_with_ready          | ((A'*B'')')'    | 15     | 18     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|FilterTapSystolicPreAdd        | Dynamic         | -      | -      | -      | -      | 33     | -    | -    | -    | -    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block  | Dynamic         | -      | -      | -      | -      | 32     | -    | -    | -    | -    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | Dynamic         | -      | -      | -      | -      | 32     | -    | -    | -    | -    | 1     | 1    | 1    | 
|DUC_module_with_ready          | ((A'*B'')')'    | 15     | 18     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|FilterTapSystolicPreAdd        | Dynamic         | -      | -      | -      | -      | 33     | -    | -    | -    | -    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block  | Dynamic         | -      | -      | -      | -      | 32     | -    | -    | -    | -    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | Dynamic         | -      | -      | -      | -      | 32     | -    | -    | -    | -    | 1     | 1    | 1    | 
|DUC_module_with_ready          | ((A'*B'')')'    | 15     | 18     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|DUC_module_with_ready          | (P+1)'          | -      | -      | -      | -      | 16     | -    | -    | -    | -    | -     | 0    | 1    | 
|FilterTapSystolicPreAdd        | Dynamic         | -      | -      | -      | -      | 33     | -    | -    | -    | -    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block  | Dynamic         | -      | -      | -      | -      | 32     | -    | -    | -    | -    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | Dynamic         | -      | -      | -      | -      | 32     | -    | -    | -    | -    | 1     | 1    | 1    | 
+-------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |   572|
|4     |DSP48E1    |    43|
|10    |LUT1       |   294|
|11    |LUT2       |  1568|
|12    |LUT3       |   638|
|13    |LUT4       |   611|
|14    |LUT5       |   831|
|15    |LUT6       |  1059|
|16    |MMCME2_ADV |     1|
|17    |MUXF7      |   156|
|18    |MUXF8      |    78|
|19    |PS7        |     1|
|20    |RAM32M     |    54|
|21    |RAMB18E1   |     3|
|22    |RAMB36E1   |    89|
|27    |SRL16      |     1|
|28    |SRL16E     |    42|
|29    |SRLC32E    |    47|
|30    |FDCE       |    76|
|31    |FDR        |     4|
|32    |FDRE       |  5846|
|33    |FDSE       |    93|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1841.277 ; gain = 895.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 635 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:23 . Memory (MB): peak = 1841.277 ; gain = 877.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1841.277 ; gain = 895.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1851.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1001 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 'aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1872.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 54 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 2287da62
INFO: [Common 17-83] Releasing license: Synthesis
600 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:54 . Memory (MB): peak = 1872.262 ; gain = 1366.316
INFO: [Coretcl 2-1174] Renamed 308 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1872.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/Mul_Freq_DUC/2024-Multi-frequency-DUC/vivado/DUC_AM_ZYNQ_GP_fifo_multi_baseband/DUC_AM_ZYNQ.runs/top_synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 21:15:43 2025...
