Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 26 20:55:41 2020
| Host         : Ori-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SampleDisplay_timing_summary_routed.rpt -pb SampleDisplay_timing_summary_routed.pb -rpx SampleDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : SampleDisplay
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: money_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: money_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: money_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: money_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: money_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: money_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: money_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: seven_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.691        0.000                      0                 1246        0.018        0.000                      0                 1246        4.500        0.000                       0                   739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.691        0.000                      0                 1246        0.018        0.000                      0                 1246        4.500        0.000                       0                   739  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[282]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 1.614ns (27.065%)  route 4.349ns (72.935%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.127    11.031    key_de/key_valid0
    SLICE_X44Y61         FDCE                                         r  key_de/key_down_reg[282]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.435    14.776    key_de/clk_IBUF_BUFG
    SLICE_X44Y61         FDCE                                         r  key_de/key_down_reg[282]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X44Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.722    key_de/key_down_reg[282]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[284]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 1.614ns (27.065%)  route 4.349ns (72.935%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.127    11.031    key_de/key_valid0
    SLICE_X44Y61         FDCE                                         r  key_de/key_down_reg[284]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.435    14.776    key_de/clk_IBUF_BUFG
    SLICE_X44Y61         FDCE                                         r  key_de/key_down_reg[284]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X44Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.722    key_de/key_down_reg[284]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[285]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 1.614ns (27.065%)  route 4.349ns (72.935%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.127    11.031    key_de/key_valid0
    SLICE_X44Y61         FDCE                                         r  key_de/key_down_reg[285]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.435    14.776    key_de/clk_IBUF_BUFG
    SLICE_X44Y61         FDCE                                         r  key_de/key_down_reg[285]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X44Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.722    key_de/key_down_reg[285]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[286]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 1.614ns (27.065%)  route 4.349ns (72.935%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.127    11.031    key_de/key_valid0
    SLICE_X44Y61         FDCE                                         r  key_de/key_down_reg[286]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.435    14.776    key_de/clk_IBUF_BUFG
    SLICE_X44Y61         FDCE                                         r  key_de/key_down_reg[286]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X44Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.722    key_de/key_down_reg[286]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[119]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.614ns (27.176%)  route 4.325ns (72.824%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.103    11.007    key_de/key_valid0
    SLICE_X45Y64         FDCE                                         r  key_de/key_down_reg[119]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.433    14.774    key_de/clk_IBUF_BUFG
    SLICE_X45Y64         FDCE                                         r  key_de/key_down_reg[119]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X45Y64         FDCE (Setup_fdce_C_CE)      -0.205    14.720    key_de/key_down_reg[119]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[121]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.614ns (27.176%)  route 4.325ns (72.824%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.103    11.007    key_de/key_valid0
    SLICE_X45Y64         FDCE                                         r  key_de/key_down_reg[121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.433    14.774    key_de/clk_IBUF_BUFG
    SLICE_X45Y64         FDCE                                         r  key_de/key_down_reg[121]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X45Y64         FDCE (Setup_fdce_C_CE)      -0.205    14.720    key_de/key_down_reg[121]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[122]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.614ns (27.176%)  route 4.325ns (72.824%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.103    11.007    key_de/key_valid0
    SLICE_X45Y64         FDCE                                         r  key_de/key_down_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.433    14.774    key_de/clk_IBUF_BUFG
    SLICE_X45Y64         FDCE                                         r  key_de/key_down_reg[122]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X45Y64         FDCE (Setup_fdce_C_CE)      -0.205    14.720    key_de/key_down_reg[122]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[124]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.614ns (27.176%)  route 4.325ns (72.824%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.103    11.007    key_de/key_valid0
    SLICE_X45Y64         FDCE                                         r  key_de/key_down_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.433    14.774    key_de/clk_IBUF_BUFG
    SLICE_X45Y64         FDCE                                         r  key_de/key_down_reg[124]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X45Y64         FDCE (Setup_fdce_C_CE)      -0.205    14.720    key_de/key_down_reg[124]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[401]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.614ns (27.286%)  route 4.301ns (72.714%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.079    10.983    key_de/key_valid0
    SLICE_X45Y63         FDCE                                         r  key_de/key_down_reg[401]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.433    14.774    key_de/clk_IBUF_BUFG
    SLICE_X45Y63         FDCE                                         r  key_de/key_down_reg[401]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X45Y63         FDCE (Setup_fdce_C_CE)      -0.205    14.720    key_de/key_down_reg[401]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[402]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.614ns (27.286%)  route 4.301ns (72.714%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.547     5.068    key_de/clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  key_de/key_reg[7]/Q
                         net (fo=23, routed)          1.221     6.767    key_de/last_change[7]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.324     7.091 r  key_de/key_down[63]_i_2/O
                         net (fo=33, routed)          0.910     8.001    key_de/key_down[511]_i_23_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.361     8.362 r  key_de/key_down_reg[511]_i_11/O
                         net (fo=1, routed)           0.804     9.165    key_de/key_down_reg[511]_i_11_n_1
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.327     9.492 r  key_de/key_down[511]_i_3/O
                         net (fo=1, routed)           0.288     9.780    key_de/op/p_2_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.904 r  key_de/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.079    10.983    key_de/key_valid0
    SLICE_X45Y63         FDCE                                         r  key_de/key_down_reg[402]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.433    14.774    key_de/clk_IBUF_BUFG
    SLICE_X45Y63         FDCE                                         r  key_de/key_down_reg[402]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X45Y63         FDCE (Setup_fdce_C_CE)      -0.205    14.720    key_de/key_down_reg[402]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 de_five/DFF_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_five/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.565     1.448    de_five/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  de_five/DFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  de_five/DFF_reg[4]/Q
                         net (fo=2, routed)           0.217     1.806    de_five/DFF[4]
    SLICE_X44Y50         FDRE                                         r  de_five/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.833     1.960    de_five/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  de_five/DFF_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.072     1.788    de_five/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 de_fifty/DFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_fifty/signal_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.684%)  route 0.229ns (52.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.564     1.447    de_fifty/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  de_fifty/DFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  de_fifty/DFF_reg[9]/Q
                         net (fo=3, routed)           0.229     1.840    de_fifty/DFF_reg_n_1_[9]
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.885 r  de_fifty/signal_delay_i_1__1/O
                         net (fo=1, routed)           0.000     1.885    op_fifty/de_50
    SLICE_X46Y50         FDRE                                         r  op_fifty/signal_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.833     1.960    op_fifty/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  op_fifty/signal_delay_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.120     1.836    op_fifty/signal_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 de_fifty/DFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_fifty/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.252%)  route 0.233ns (52.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.564     1.447    de_fifty/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  de_fifty/DFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  de_fifty/DFF_reg[9]/Q
                         net (fo=3, routed)           0.233     1.844    de_fifty/DFF_reg_n_1_[9]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  de_fifty/signal_single_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.889    op_fifty/signal_single_pulse_reg_6
    SLICE_X46Y50         FDRE                                         r  op_fifty/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.833     1.960    op_fifty/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  op_fifty/signal_single_pulse_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.121     1.837    op_fifty/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 de_fifty/DFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_fifty/DFF_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.501%)  route 0.251ns (60.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.564     1.447    de_fifty/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  de_fifty/DFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  de_fifty/DFF_reg[9]/Q
                         net (fo=3, routed)           0.251     1.862    de_fifty/DFF_reg_n_1_[9]
    SLICE_X46Y50         FDRE                                         r  de_fifty/DFF_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.833     1.960    de_fifty/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  de_fifty/DFF_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.063     1.779    de_fifty/DFF_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 de_five/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_five/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.231ns (49.781%)  route 0.233ns (50.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.563     1.446    de_five/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  de_five/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  de_five/DFF_reg[0]/Q
                         net (fo=1, routed)           0.164     1.751    de_five/DFF[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  de_five/signal_delay_i_2/O
                         net (fo=2, routed)           0.069     1.865    de_five/signal_delay_i_2_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  de_five/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.910    op_five/signal_single_pulse_reg_2
    SLICE_X44Y49         FDRE                                         r  op_five/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.835     1.962    op_five/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  op_five/signal_single_pulse_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.092     1.810    op_five/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 de_five/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_five/signal_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.231ns (49.674%)  route 0.234ns (50.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.563     1.446    de_five/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  de_five/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  de_five/DFF_reg[0]/Q
                         net (fo=1, routed)           0.164     1.751    de_five/DFF[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  de_five/signal_delay_i_2/O
                         net (fo=2, routed)           0.070     1.866    de_five/signal_delay_i_2_n_1
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.911 r  de_five/signal_delay_i_1/O
                         net (fo=1, routed)           0.000     1.911    op_five/de_5
    SLICE_X44Y49         FDRE                                         r  op_five/signal_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.835     1.962    op_five/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  op_five/signal_delay_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.091     1.809    op_five/signal_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.182%)  route 0.097ns (33.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.553     1.436    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.097     1.674    key_de/inst/inst/Ps2Interface_i/p_1_in_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.048     1.722 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.722    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1_n_0
    SLICE_X33Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.819     1.947    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.107     1.556    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[335]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.274%)  route 0.341ns (64.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.557     1.440    key_de/clk_IBUF_BUFG
    SLICE_X35Y62         FDCE                                         r  key_de/key_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  key_de/key_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.341     1.923    key_de/key_reg[8]_rep__3_n_1
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.968 r  key_de/key_down[335]_i_1/O
                         net (fo=1, routed)           0.000     1.968    key_de/p_0_in[335]
    SLICE_X37Y56         FDCE                                         r  key_de/key_down_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  key_de/key_down_reg[335]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDCE (Hold_fdce_C_D)         0.092     1.800    key_de/key_down_reg[335]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 de_five/DFF_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_five/DFF_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.565     1.448    de_five/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  de_five/DFF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  de_five/DFF_reg[7]/Q
                         net (fo=3, routed)           0.073     1.649    de_five/DFF[7]
    SLICE_X45Y49         FDRE                                         r  de_five/DFF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.835     1.962    de_five/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  de_five/DFF_reg[6]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.016     1.477    de_five/DFF_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.551     1.434    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y70         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.132     1.707    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.752 r  key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X34Y70         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.817     1.945    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y70         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X34Y70         FDCE (Hold_fdce_C_D)         0.120     1.567    key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y70   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y68   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y68   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y71   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y68   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y71   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y70   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   count_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y69   key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y67   key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C



