{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696371176851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696371176852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 18:12:56 2023 " "Processing started: Tue Oct  3 18:12:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696371176852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371176852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371176852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696371177004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696371177004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRPII_FPGAFirmware_Release.v 1 1 " "Found 1 design units, including 1 entities, in source file CRPII_FPGAFirmware_Release.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRPII_FPGAFirmware_Release " "Found entity 1: CRPII_FPGAFirmware_Release" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v 1 1 " "Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" { { "Info" "ISGN_ENTITY_NAME" "1 S70FL01GS_Flash_Memory_Interface_address_swap " "Found entity 1: S70FL01GS_Flash_Memory_Interface_address_swap" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "SPI/spi_slave.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFO/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 S70FL01GS_Flash_Memory_Interface " "Found entity 1: S70FL01GS_Flash_Memory_Interface" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_metadata_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file image_metadata_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageMetadataMux " "Found entity 1: ImageMetadataMux" {  } { { "image_metadata_mux.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/image_metadata_mux.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version.v 1 1 " "Found 1 design units, including 1 entities, in source file version.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrisFpgaFwVersion " "Found entity 1: IrisFpgaFwVersion" {  } { { "version.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/version.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera_interface.v(216) " "Verilog HDL information at camera_interface.v(216): always construct contains both blocking and non-blocking assignments" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 216 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696371183235 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera_interface.v(268) " "Verilog HDL information at camera_interface.v(268): always construct contains both blocking and non-blocking assignments" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 268 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696371183235 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera_interface.v(578) " "Verilog HDL information at camera_interface.v(578): always construct contains both blocking and non-blocking assignments" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 578 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696371183235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CameraSensorInterface " "Found entity 1: CameraSensorInterface" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRPII_FPGAFirmware_Release " "Elaborating entity \"CRPII_FPGAFirmware_Release\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696371183280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_MISO CRPII_FPGAFirmware_Release.v(128) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(128): object \"FPGA_MISO\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183282 "|CRPII_FPGAFirmware_Release"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CameraSensorInterface CameraSensorInterface:cameraInterface " "Elaborating entity \"CameraSensorInterface\" for hierarchy \"CameraSensorInterface:cameraInterface\"" {  } { { "CRPII_FPGAFirmware_Release.v" "cameraInterface" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_posedge camera_interface.v(146) " "Verilog HDL or VHDL warning at camera_interface.v(146): object \"sync_posedge\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183285 "|CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_negedge camera_interface.v(147) " "Verilog HDL or VHDL warning at camera_interface.v(147): object \"sync_negedge\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183285 "|CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_line_start camera_interface.v(159) " "Verilog HDL or VHDL warning at camera_interface.v(159): object \"s_line_start\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183285 "|CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_line_end camera_interface.v(160) " "Verilog HDL or VHDL warning at camera_interface.v(160): object \"s_line_end\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183285 "|CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_frame_end camera_interface.v(162) " "Verilog HDL or VHDL warning at camera_interface.v(162): object \"s_frame_end\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183285 "|CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "capture_state_prev_clk camera_interface.v(547) " "Verilog HDL or VHDL warning at camera_interface.v(547): object \"capture_state_prev_clk\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 547 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183285 "|CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_interface.v(430) " "Verilog HDL assignment warning at camera_interface.v(430): truncated value with size 32 to match size of target (12)" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183286 "|CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_interface.v(468) " "Verilog HDL assignment warning at camera_interface.v(468): truncated value with size 32 to match size of target (12)" {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183286 "|CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageMetadataMux CameraSensorInterface:cameraInterface\|ImageMetadataMux:imageMetadataMux " "Elaborating entity \"ImageMetadataMux\" for hierarchy \"CameraSensorInterface:cameraInterface\|ImageMetadataMux:imageMetadataMux\"" {  } { { "camera_interface.v" "imageMetadataMux" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrisFpgaFwVersion CameraSensorInterface:cameraInterface\|ImageMetadataMux:imageMetadataMux\|IrisFpgaFwVersion:fw_version " "Elaborating entity \"IrisFpgaFwVersion\" for hierarchy \"CameraSensorInterface:cameraInterface\|ImageMetadataMux:imageMetadataMux\|IrisFpgaFwVersion:fw_version\"" {  } { { "image_metadata_mux.v" "fw_version" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/image_metadata_mux.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:hercules_SPI_listener " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:hercules_SPI_listener\"" {  } { { "CRPII_FPGAFirmware_Release.v" "hercules_SPI_listener" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_slave.v(72) " "Verilog HDL assignment warning at spi_slave.v(72): truncated value with size 32 to match size of target (4)" {  } { { "SPI/spi_slave.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183289 "|CRPII_FPGAFirmware_Release|spi_slave:hercules_SPI_listener"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S70FL01GS_Flash_Memory_Interface_address_swap S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem " "Elaborating entity \"S70FL01GS_Flash_Memory_Interface_address_swap\" for hierarchy \"S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\"" {  } { { "CRPII_FPGAFirmware_Release.v" "flash_mem" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "READ4_command S70FL01GS_Flash_Memory_Interface_address_swap.v(93) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(93): object \"READ4_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRRD_command S70FL01GS_Flash_Memory_Interface_address_swap.v(95) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(95): object \"BRRD_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRWR_command S70FL01GS_Flash_Memory_Interface_address_swap.v(96) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(96): object \"BRWR_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BAR_setting S70FL01GS_Flash_Memory_Interface_address_swap.v(103) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(103): object \"BAR_setting\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(173) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(173): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(186) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(186): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(271) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(271): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(320) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(320): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(369) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(369): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flash_mem_interface_output_valid S70FL01GS_Flash_Memory_Interface_address_swap.v(24) " "Output port \"flash_mem_interface_output_valid\" at S70FL01GS_Flash_Memory_Interface_address_swap.v(24) has no driver" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS " "Elaborating entity \"spi_master\" for hierarchy \"S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\"" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "MAS" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183292 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiple_byte_transfer spi_master.v(123) " "Verilog HDL Always Construct warning at spi_master.v(123): variable \"multiple_byte_transfer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiple_byte_transfer spi_master.v(134) " "Verilog HDL Always Construct warning at spi_master.v(134): variable \"multiple_byte_transfer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mid spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"mid\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SS spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"SS\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "received_data spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"received_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master.v(184) " "Verilog HDL assignment warning at spi_master.v(184): truncated value with size 32 to match size of target (5)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(217) " "Verilog HDL assignment warning at spi_master.v(217): truncated value with size 32 to match size of target (4)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[0\] spi_master.v(92) " "Inferred latch for \"received_data\[0\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[1\] spi_master.v(92) " "Inferred latch for \"received_data\[1\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[2\] spi_master.v(92) " "Inferred latch for \"received_data\[2\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[3\] spi_master.v(92) " "Inferred latch for \"received_data\[3\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[4\] spi_master.v(92) " "Inferred latch for \"received_data\[4\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[5\] spi_master.v(92) " "Inferred latch for \"received_data\[5\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[6\] spi_master.v(92) " "Inferred latch for \"received_data\[6\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[7\] spi_master.v(92) " "Inferred latch for \"received_data\[7\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS spi_master.v(92) " "Inferred latch for \"SS\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done spi_master.v(92) " "Inferred latch for \"done\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[0\] spi_master.v(92) " "Inferred latch for \"mid\[0\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[1\] spi_master.v(92) " "Inferred latch for \"mid\[1\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[2\] spi_master.v(92) " "Inferred latch for \"mid\[2\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[3\] spi_master.v(92) " "Inferred latch for \"mid\[3\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[4\] spi_master.v(92) " "Inferred latch for \"mid\[4\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183293 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:CAM_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:CAM_FIFO\"" {  } { { "CRPII_FPGAFirmware_Release.v" "CAM_FIFO" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO/FIFO.v" "dcfifo_component" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371183496 ""}  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696371183496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_uhi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_uhi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_uhi1 " "Found entity 1: dcfifo_uhi1" {  } { { "db/dcfifo_uhi1.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_uhi1 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated " "Elaborating entity \"dcfifo_uhi1\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_5ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_5ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_5ib " "Found entity 1: a_gray2bin_5ib" {  } { { "db/a_gray2bin_5ib.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_gray2bin_5ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_5ib FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|a_gray2bin_5ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_5ib\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|a_gray2bin_5ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_uhi1.tdf" "rdptr_g_gray2bin" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2p6 " "Found entity 1: a_graycounter_2p6" {  } { { "db/a_graycounter_2p6.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_2p6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2p6 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|a_graycounter_2p6:rdptr_g1p " "Elaborating entity \"a_graycounter_2p6\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|a_graycounter_2p6:rdptr_g1p\"" {  } { { "db/dcfifo_uhi1.tdf" "rdptr_g1p" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_u6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_u6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_u6c " "Found entity 1: a_graycounter_u6c" {  } { { "db/a_graycounter_u6c.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_u6c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_u6c FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|a_graycounter_u6c:wrptr_g1p " "Elaborating entity \"a_graycounter_u6c\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|a_graycounter_u6c:wrptr_g1p\"" {  } { { "db/dcfifo_uhi1.tdf" "wrptr_g1p" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g421 " "Found entity 1: altsyncram_g421" {  } { { "db/altsyncram_g421.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g421 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|altsyncram_g421:fifo_ram " "Elaborating entity \"altsyncram_g421\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|altsyncram_g421:fifo_ram\"" {  } { { "db/dcfifo_uhi1.tdf" "fifo_ram" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_687.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_687.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_687 " "Found entity 1: decode_687" {  } { { "db/decode_687.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_687.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_687 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|altsyncram_g421:fifo_ram\|decode_687:decode12 " "Elaborating entity \"decode_687\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|altsyncram_g421:fifo_ram\|decode_687:decode12\"" {  } { { "db/altsyncram_g421.tdf" "decode12" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vj6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vj6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vj6 " "Found entity 1: decode_vj6" {  } { { "db/decode_vj6.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_vj6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_vj6 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|altsyncram_g421:fifo_ram\|decode_vj6:rden_decode_b " "Elaborating entity \"decode_vj6\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|altsyncram_g421:fifo_ram\|decode_vj6:rden_decode_b\"" {  } { { "db/altsyncram_g421.tdf" "rden_decode_b" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m28 " "Found entity 1: mux_m28" {  } { { "db/mux_m28.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_m28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m28 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|altsyncram_g421:fifo_ram\|mux_m28:mux13 " "Elaborating entity \"mux_m28\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|altsyncram_g421:fifo_ram\|mux_m28:mux13\"" {  } { { "db/altsyncram_g421.tdf" "mux13" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_pu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_uhi1.tdf" "rdfull_reg" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_f09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|dffpipe_f09:rs_brp " "Elaborating entity \"dffpipe_f09\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|dffpipe_f09:rs_brp\"" {  } { { "db/dcfifo_uhi1.tdf" "rs_brp" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1bl " "Found entity 1: alt_synch_pipe_1bl" {  } { { "db/alt_synch_pipe_1bl.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_1bl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1bl FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|alt_synch_pipe_1bl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1bl\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|alt_synch_pipe_1bl:rs_dgwp\"" {  } { { "db/dcfifo_uhi1.tdf" "rs_dgwp" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_i09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_i09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_i09 " "Found entity 1: dffpipe_i09" {  } { { "db/dffpipe_i09.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_i09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_i09 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|alt_synch_pipe_1bl:rs_dgwp\|dffpipe_i09:dffpipe7 " "Elaborating entity \"dffpipe_i09\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|alt_synch_pipe_1bl:rs_dgwp\|dffpipe_i09:dffpipe7\"" {  } { { "db/alt_synch_pipe_1bl.tdf" "dffpipe7" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_1bl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2bl " "Found entity 1: alt_synch_pipe_2bl" {  } { { "db/alt_synch_pipe_2bl.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_2bl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2bl FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|alt_synch_pipe_2bl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2bl\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|alt_synch_pipe_2bl:ws_dgrp\"" {  } { { "db/dcfifo_uhi1.tdf" "ws_dgrp" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_j09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_j09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_j09 " "Found entity 1: dffpipe_j09" {  } { { "db/dffpipe_j09.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_j09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_j09 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|alt_synch_pipe_2bl:ws_dgrp\|dffpipe_j09:dffpipe10 " "Elaborating entity \"dffpipe_j09\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|alt_synch_pipe_2bl:ws_dgrp\|dffpipe_j09:dffpipe10\"" {  } { { "db/alt_synch_pipe_2bl.tdf" "dffpipe10" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_2bl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_766.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_766.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_766 " "Found entity 1: cmpr_766" {  } { { "db/cmpr_766.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_766.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_766 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|cmpr_766:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_766\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|cmpr_766:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_uhi1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_m76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_m76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_m76 " "Found entity 1: cmpr_m76" {  } { { "db/cmpr_m76.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_m76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_m76 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|cmpr_m76:rdfull_eq_comp " "Elaborating entity \"cmpr_m76\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|cmpr_m76:rdfull_eq_comp\"" {  } { { "db/dcfifo_uhi1.tdf" "rdfull_eq_comp" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c28 " "Found entity 1: mux_c28" {  } { { "db/mux_c28.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_c28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371183816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371183816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c28 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|mux_c28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_c28\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_uhi1:auto_generated\|mux_c28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_uhi1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371183816 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|CRPII_FPGAFirmware_Release\|CameraSensorInterface:cameraInterface\|capture_state " "State machine \"\|CRPII_FPGAFirmware_Release\|CameraSensorInterface:cameraInterface\|capture_state\" will be implemented as a safe state machine." {  } { { "camera_interface.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v" 546 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1696371184634 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CameraSensorInterface:cameraInterface\|sync_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"CameraSensorInterface:cameraInterface\|sync_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696371184741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696371184741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696371184741 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696371184741 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696371184741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CameraSensorInterface:cameraInterface\|altshift_taps:sync_rtl_0 " "Elaborated megafunction instantiation \"CameraSensorInterface:cameraInterface\|altshift_taps:sync_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371184817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CameraSensorInterface:cameraInterface\|altshift_taps:sync_rtl_0 " "Instantiated megafunction \"CameraSensorInterface:cameraInterface\|altshift_taps:sync_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371184817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371184817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696371184817 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696371184817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k7m " "Found entity 1: shift_taps_k7m" {  } { { "db/shift_taps_k7m.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/shift_taps_k7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371184845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371184845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pg81 " "Found entity 1: altsyncram_pg81" {  } { { "db/altsyncram_pg81.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_pg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371184877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371184877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fqf " "Found entity 1: cntr_fqf" {  } { { "db/cntr_fqf.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cntr_fqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371184905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371184905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_jgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696371184934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371184934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Latch S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " "Ports D and ENA on the latch are fed by the same signal S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696371185199 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696371185199 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1696371185202 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1696371185202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flash_reset VCC " "Pin \"flash_reset\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|flash_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_CS2 VCC " "Pin \"flash_CS2\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|flash_CS2"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_WP VCC " "Pin \"flash_WP\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|flash_WP"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_HOLD VCC " "Pin \"flash_HOLD\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|flash_HOLD"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_1_standby_bar VCC " "Pin \"camera_1_standby_bar\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|camera_1_standby_bar"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_1_trigger GND " "Pin \"camera_1_trigger\" is stuck at GND" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|camera_1_trigger"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_2_standby_bar VCC " "Pin \"camera_2_standby_bar\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|camera_2_standby_bar"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_2_trigger GND " "Pin \"camera_2_trigger\" is stuck at GND" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|camera_2_trigger"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696371186021 "|CRPII_FPGAFirmware_Release|LED1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696371186021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696371186132 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696371187957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.map.smsg " "Generated suppressed messages file /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371188018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696371188165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696371188165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1609 " "Implemented 1609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696371188289 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696371188289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1508 " "Implemented 1508 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696371188289 ""} { "Info" "ICUT_CUT_TM_RAMS" "47 " "Implemented 47 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696371188289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696371188289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696371188302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 18:13:08 2023 " "Processing ended: Tue Oct  3 18:13:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696371188302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696371188302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696371188302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696371188302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696371189582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696371189583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 18:13:09 2023 " "Processing started: Tue Oct  3 18:13:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696371189583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696371189583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696371189583 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696371189609 ""}
{ "Info" "0" "" "Project  = CRPII_FPGAFirmware" {  } {  } 0 0 "Project  = CRPII_FPGAFirmware" 0 0 "Fitter" 0 0 1696371189609 ""}
{ "Info" "0" "" "Revision = CRPII_FPGAFirmware" {  } {  } 0 0 "Revision = CRPII_FPGAFirmware" 0 0 "Fitter" 0 0 1696371189609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696371189674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696371189675 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CRPII_FPGAFirmware 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"CRPII_FPGAFirmware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696371189691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696371189745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696371189745 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696371189889 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696371189951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696371189951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696371189951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696371189951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696371189951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696371189951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696371189951 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696371189951 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 4101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696371189957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 4103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696371189957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 4105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696371189957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 4107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696371189957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 4109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696371189957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696371189957 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696371189959 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1696371190026 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1696371190629 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_uhi1 " "Entity dcfifo_uhi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_j09:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_j09:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696371190631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_i09:dffpipe7\|dffe8a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_i09:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696371190631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696371190631 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1696371190631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRPII_FPGAFirmware.sdc " "Synopsys Design Constraints File file not found: 'CRPII_FPGAFirmware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696371190638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696371190638 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1696371190650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696371190652 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1696371190659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696371190795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_enable " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_enable" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696371190795 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 4065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696371190795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hercules_SCK~input (placed in PIN R1 (CDPCLK1)) " "Automatically promoted node hercules_SCK~input (placed in PIN R1 (CDPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696371190795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_SCK~0 " "Destination node flash_SCK~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696371190795 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 4062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696371190795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696371190795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696371190795 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696371190795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_SCK~0 " "Destination node flash_SCK~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[3\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[3\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[2\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[2\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[1\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[1\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[0\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[0\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK~0" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696371190796 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696371190796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_READ_ID_get_bytes_counter~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_READ_ID_get_bytes_counter~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~2 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~2" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector31~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector31~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~3 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~3" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~19 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~19" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~33 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~33" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector17~9 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector17~9" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector3~2 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector3~2" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_PP3_send_bytes_counter~1 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_PP3_send_bytes_counter~1" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 298 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_READ3_get_bytes_counter~1 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_READ3_get_bytes_counter~1" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 249 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1696371190796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696371190796 ""}  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696371190796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PP3  " "Automatically promoted node PP3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector16~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector16~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector81~0 " "Destination node Selector81~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 287 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector11~3 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector11~3" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696371190796 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696371190796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|Selector7~0  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|Selector7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696371190796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696371190796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696371190796 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696371190796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696371191086 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696371191088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696371191088 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696371191091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696371191095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696371191099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696371191099 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696371191101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696371191180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696371191183 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696371191183 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696371191290 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1696371191295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696371191962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696371192247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696371192274 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696371195301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696371195301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696371195715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696371197556 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696371197556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696371199867 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696371199867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696371199869 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696371200009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696371200032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696371200296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696371200297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696371200662 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696371201268 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone 10 LP " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_SO 3.3-V LVCMOS D1 " "Pin flash_SO uses I/O standard 3.3-V LVCMOS at D1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { flash_SO } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_SO" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_SCK 3.3-V LVCMOS R1 " "Pin hercules_SCK uses I/O standard 3.3-V LVCMOS at R1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { hercules_SCK } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_SCK" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_SS 3.3-V LVCMOS P2 " "Pin hercules_SS uses I/O standard 3.3-V LVCMOS at P2" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { hercules_SS } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_SS" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_MOSI 3.3-V LVCMOS K2 " "Pin hercules_MOSI uses I/O standard 3.3-V LVCMOS at K2" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { hercules_MOSI } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_MOSI" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS E1 " "Pin clk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_select 3.3-V LVCMOS L4 " "Pin camera_select uses I/O standard 3.3-V LVCMOS at L4" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_select } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_select" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_FV 3.3-V LVTTL R4 " "Pin camera_2_FV uses I/O standard 3.3-V LVTTL at R4" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_FV } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_FV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_FV 3.3-V LVTTL C9 " "Pin camera_1_FV uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_FV } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_FV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[11\] 3.3-V LVTTL N5 " "Pin camera_2_pixel_in\[11\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[11] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[11\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[11\] 3.3-V LVTTL C8 " "Pin camera_1_pixel_in\[11\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[11] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[11\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[0\] 3.3-V LVTTL P8 " "Pin camera_2_pixel_in\[0\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[0] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[0\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[0\] 3.3-V LVTTL B5 " "Pin camera_1_pixel_in\[0\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[0] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[0\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[1\] 3.3-V LVTTL M8 " "Pin camera_2_pixel_in\[1\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[1] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[1\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[1\] 3.3-V LVTTL A3 " "Pin camera_1_pixel_in\[1\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[1] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[1\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[2\] 3.3-V LVTTL N8 " "Pin camera_2_pixel_in\[2\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[2] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[2\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[2\] 3.3-V LVTTL D6 " "Pin camera_1_pixel_in\[2\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[2] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[2\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[3\] 3.3-V LVTTL T7 " "Pin camera_2_pixel_in\[3\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[3] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[3\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[3\] 3.3-V LVTTL A4 " "Pin camera_1_pixel_in\[3\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[3] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[3\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[4\] 3.3-V LVTTL R7 " "Pin camera_2_pixel_in\[4\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[4] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[4\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[4\] 3.3-V LVTTL E6 " "Pin camera_1_pixel_in\[4\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[4] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[4\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[5\] 3.3-V LVTTL M6 " "Pin camera_2_pixel_in\[5\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[5] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[5\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[5\] 3.3-V LVTTL B6 " "Pin camera_1_pixel_in\[5\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[5] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[5\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[6\] 3.3-V LVTTL T6 " "Pin camera_2_pixel_in\[6\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[6] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[6\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[6\] 3.3-V LVTTL D8 " "Pin camera_1_pixel_in\[6\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[6] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[6\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[7\] 3.3-V LVTTL N6 " "Pin camera_2_pixel_in\[7\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[7] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[7\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[7\] 3.3-V LVTTL B7 " "Pin camera_1_pixel_in\[7\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[7] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[7\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[8\] 3.3-V LVTTL T5 " "Pin camera_2_pixel_in\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[8] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[8\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[8\] 3.3-V LVTTL A6 " "Pin camera_1_pixel_in\[8\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[8] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[8\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[9\] 3.3-V LVTTL R6 " "Pin camera_2_pixel_in\[9\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[9] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[9\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[9\] 3.3-V LVTTL A7 " "Pin camera_1_pixel_in\[9\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[9] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[9\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[10\] 3.3-V LVTTL R5 " "Pin camera_2_pixel_in\[10\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[10] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[10\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[10\] 3.3-V LVTTL E9 " "Pin camera_1_pixel_in\[10\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[10] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[10\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_LV 3.3-V LVTTL T3 " "Pin camera_2_LV uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_LV } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_LV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_LV 3.3-V LVTTL A10 " "Pin camera_1_LV uses I/O standard 3.3-V LVTTL at A10" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_LV } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_LV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_clock 3.3-V LVTTL T4 " "Pin camera_2_pixel_clock uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_clock } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_clock" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_clock 3.3-V LVTTL D9 " "Pin camera_1_pixel_clock uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_clock } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_clock" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696371201601 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1696371201601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.fit.smsg " "Generated suppressed messages file /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696371201726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "976 " "Peak virtual memory: 976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696371202186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 18:13:22 2023 " "Processing ended: Tue Oct  3 18:13:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696371202186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696371202186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696371202186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696371202186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696371203515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696371203515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 18:13:23 2023 " "Processing started: Tue Oct  3 18:13:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696371203515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696371203515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696371203515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696371203692 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1696371204242 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696371204265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696371204346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 18:13:24 2023 " "Processing ended: Tue Oct  3 18:13:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696371204346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696371204346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696371204346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696371204346 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696371205074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696371205681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696371205681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 18:13:25 2023 " "Processing started: Tue Oct  3 18:13:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696371205681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696371205681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_sta CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696371205681 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696371205712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696371205801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696371205801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371205857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371205857 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1696371206090 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_uhi1 " "Entity dcfifo_uhi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_j09:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_j09:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696371206124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_i09:dffpipe7\|dffe8a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_i09:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696371206124 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696371206124 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1696371206124 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRPII_FPGAFirmware.sdc " "Synopsys Design Constraints File file not found: 'CRPII_FPGAFirmware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1696371206132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206132 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696371206135 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696371206135 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PP3 PP3 " "create_clock -period 1.000 -name PP3 PP3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696371206135 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696371206135 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hercules_SCK hercules_SCK " "create_clock -period 1.000 -name hercules_SCK hercules_SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696371206135 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696371206135 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696371206135 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " "create_clock -period 1.000 -name S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696371206135 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696371206135 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1696371206148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696371206150 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696371206161 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1696371206167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696371206183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696371206183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.110 " "Worst-case setup slack is -7.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.110           -2489.044 clk  " "   -7.110           -2489.044 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.003            -183.069 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -5.003            -183.069 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.078              -7.386 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "   -4.078              -7.386 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.632              -5.755 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "   -3.632              -5.755 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137             -10.632 hercules_SCK  " "   -1.137             -10.632 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651              -4.670 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -0.651              -4.670 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -0.676 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.620              -0.676 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.477 PP3  " "   -0.211              -0.477 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.028               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.313               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.337               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clk  " "    0.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 PP3  " "    0.418               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 hercules_SCK  " "    0.418               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.507               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.705               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.829 " "Worst-case recovery slack is -4.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.829             -23.210 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -4.829             -23.210 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.317             -36.349 clk  " "   -3.317             -36.349 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949             -16.150 hercules_SCK  " "   -0.949             -16.150 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -2.660 PP3  " "   -0.665              -2.660 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577             -31.239 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -0.577             -31.239 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -2.026 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.535              -2.026 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.391 " "Worst-case removal slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.391               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.632               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.679               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 PP3  " "    1.045               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.157               0.000 hercules_SCK  " "    1.157               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 clk  " "    1.595               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.445 " "Worst-case minimum pulse width slack is -12.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -39.860 hercules_SCK  " "  -12.445             -39.860 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -30.435 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "  -12.445             -30.435 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1161.950 clk  " "   -3.000           -1161.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -133.640 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -1.285            -133.640 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -1.285              -6.425 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 PP3  " "   -1.285              -5.140 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.308               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.370               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206194 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696371206277 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696371206277 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1696371206282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696371206305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696371206666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696371206851 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696371206874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696371206874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.141 " "Worst-case setup slack is -6.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.141           -2147.199 clk  " "   -6.141           -2147.199 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.351            -144.944 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -4.351            -144.944 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.515              -6.404 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "   -3.515              -6.404 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184              -4.855 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "   -3.184              -4.855 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -7.735 hercules_SCK  " "   -0.872              -7.735 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -0.499 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.499              -0.499 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466              -3.199 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -0.466              -3.199 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.084 PP3  " "   -0.043              -0.084 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.078 " "Worst-case hold slack is 0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.078               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.299               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 PP3  " "    0.344               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.344               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 hercules_SCK  " "    0.344               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.468               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.710               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.269 " "Worst-case recovery slack is -4.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.269             -20.640 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -4.269             -20.640 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.949             -31.210 clk  " "   -2.949             -31.210 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695             -11.315 hercules_SCK  " "   -0.695             -11.315 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -1.804 PP3  " "   -0.451              -1.804 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402             -15.580 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -0.402             -15.580 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -1.133 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.344              -1.133 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.335 " "Worst-case removal slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.335               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.545               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.552               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 PP3  " "    0.871               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 hercules_SCK  " "    1.007               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.436               0.000 clk  " "    1.436               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.445 " "Worst-case minimum pulse width slack is -12.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -39.860 hercules_SCK  " "  -12.445             -39.860 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.445             -30.435 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "  -12.445             -30.435 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1153.044 clk  " "   -3.000           -1153.044 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -133.640 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -1.285            -133.640 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -1.285              -6.425 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 PP3  " "   -1.285              -5.140 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.394               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.413               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371206899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371206899 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696371207052 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696371207052 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1696371207059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696371207204 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696371207214 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696371207214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.758 " "Worst-case setup slack is -2.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758            -906.074 clk  " "   -2.758            -906.074 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.152              -3.424 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "   -2.152              -3.424 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604             -64.448 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -1.604             -64.448 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415              -1.430 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "   -1.415              -1.430 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -0.815 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -0.465              -0.815 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.015               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 hercules_SCK  " "    0.015               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 PP3  " "    0.431               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371207220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk  " "    0.151               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.173               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 PP3  " "    0.178               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.178               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.179               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 hercules_SCK  " "    0.180               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.183               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.275               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371207228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.105 " "Worst-case recovery slack is -2.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105              -9.692 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -2.105              -9.692 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953              -5.655 clk  " "   -0.953              -5.655 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 hercules_SCK  " "    0.049               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 PP3  " "    0.208               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.282               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.290               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371207235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.174 " "Worst-case removal slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "    0.174               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "    0.185               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "    0.192               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 PP3  " "    0.368               0.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 clk  " "    0.492               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 hercules_SCK  " "    0.517               0.000 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371207242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -9.457 " "Worst-case minimum pulse width slack is -9.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.457             -38.354 hercules_SCK  " "   -9.457             -38.354 hercules_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.457             -23.457 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "   -9.457             -23.457 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -981.734 clk  " "   -3.000            -981.734 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -104.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "   -1.000            -104.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "   -1.000              -5.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 PP3  " "   -1.000              -4.000 PP3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send  " "    0.305               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle  " "    0.406               0.000 S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696371207251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696371207251 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696371207473 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696371207473 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696371207808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696371207809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696371207897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 18:13:27 2023 " "Processing ended: Tue Oct  3 18:13:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696371207897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696371207897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696371207897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696371207897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1696371209241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696371209241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 18:13:29 2023 " "Processing started: Tue Oct  3 18:13:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696371209241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696371209241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696371209241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1696371209471 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CRPII_FPGAFirmware.vo /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/simulation/questa/ simulation " "Generated file CRPII_FPGAFirmware.vo in folder \"/home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1696371209699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696371209723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 18:13:29 2023 " "Processing ended: Tue Oct  3 18:13:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696371209723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696371209723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696371209723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696371209723 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus Prime Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696371210409 ""}
