v 20130925 2
B 300 0 1200 1400 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 250 1100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 1100 1500 1100 1 0 0
{
T 1500 1150 5 10 0 0 0 6 1
pintype=out
T 1442 1092 9 10 1 1 0 6 1
pinlabel=XO
T 1592 1142 5 10 0 1 0 0 1
pinnumber=1
T 1500 1150 5 10 0 0 0 6 1
pinseq=1
}
P 0 1100 200 1100 1 0 0
{
T 100 1150 5 10 0 0 0 0 1
pintype=in
T 100 1150 5 10 0 0 0 0 1
pinseq=2
T 358 1092 9 10 1 1 0 0 1
pinlabel=EN
T 208 1042 5 10 0 1 0 6 1
pinnumber=2
}
P 0 300 300 300 1 0 0
{
T 100 350 5 10 0 0 0 0 1
pintype=clk
T 100 350 5 10 0 0 0 0 1
pinseq=3
T 358 292 9 10 1 1 0 0 1
pinlabel=XI
T 208 342 5 10 0 1 0 6 1
pinnumber=3
}
T 295 895 8 10 0 0 0 0 1
net=VDD:4
T 295 695 8 10 0 0 0 0 1
net=GND:5
T 792 1108 5 16 1 1 270 0 1
device=CGN2
T 1292 1992 8 10 0 1 0 0 1
description=Clock Gating Buffer for negative Clock, Drive 2x
T 292 1489 5 10 1 1 0 0 1
refdes=X?
T 1892 1092 8 10 0 0 0 0 1
footprint=none
T -8 -308 8 10 0 1 0 0 1
source=CGN2.sch
T 600 -200 9 10 0 0 0 0 1
numslots=0
