

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Nov 17 21:02:06 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        matrixmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  137|  137|  137|  137|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |  135|  135|        24|          8|          1|    15|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 8, D = 24, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	26  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	2  / true
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 27 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%B_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B)"   --->   Operation 28 'read' 'B_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%A_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A)"   --->   Operation 29 'read' 'A_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_read, i32 2, i32 31)"   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_cast = zext i30 %tmp to i31"   --->   Operation 31 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_read, i32 2, i32 31)"   --->   Operation 32 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i30 %tmp_1 to i31"   --->   Operation 33 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %A_read, i32 2, i32 31)"   --->   Operation 34 'partselect' 'A1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = zext i30 %A1 to i64"   --->   Operation 35 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i30 %A1 to i31"   --->   Operation 36 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !11"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [matrixmul/matrixmul.cpp:20]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [matrixmul/matrixmul.cpp:20]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [matrixmul/matrixmul.cpp:20]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [matrixmul/matrixmul.cpp:20]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matrixmul/matrixmul.cpp:20]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "br label %1" [matrixmul/matrixmul.cpp:21]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 45 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [matrixmul/matrixmul.cpp:28]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_1, %.reset ]"   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.30ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -1"   --->   Operation 48 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Operation 50 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [matrixmul/matrixmul.cpp:21]   --->   Operation 52 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j, -3" [matrixmul/matrixmul.cpp:23]   --->   Operation 53 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.98ns)   --->   "%j_mid2 = select i1 %exitcond, i3 0, i3 %j" [matrixmul/matrixmul.cpp:23]   --->   Operation 54 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i2 %i_1, i2 %i" [matrixmul/matrixmul.cpp:28]   --->   Operation 55 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2_v, i2 0)" [matrixmul/matrixmul.cpp:28]   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i4 %tmp_5 to i31" [matrixmul/matrixmul.cpp:28]   --->   Operation 57 'zext' 'tmp_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.49ns)   --->   "%A2_sum = add i31 %tmp_7_cast, %tmp_4_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 58 'add' 'A2_sum' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%A2_sum_cast = zext i31 %A2_sum to i64" [matrixmul/matrixmul.cpp:28]   --->   Operation 59 'zext' 'A2_sum_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %A2_sum_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 60 'getelementptr' 'gmem_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i3 %j_mid2 to i31" [matrixmul/matrixmul.cpp:28]   --->   Operation 61 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.49ns)   --->   "%B4_sum = add i31 %tmp_2_cast, %tmp_1_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 62 'add' 'B4_sum' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 63 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node A2_sum7)   --->   "%tmp_8 = or i4 %tmp_5, 1" [matrixmul/matrixmul.cpp:28]   --->   Operation 64 'or' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node A2_sum7)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_8)" [matrixmul/matrixmul.cpp:28]   --->   Operation 65 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.52ns) (out node of the LUT)   --->   "%A2_sum7 = add i64 %tmp_9, %tmp_4" [matrixmul/matrixmul.cpp:28]   --->   Operation 66 'add' 'A2_sum7' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %A2_sum7" [matrixmul/matrixmul.cpp:28]   --->   Operation 67 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%B4_sum_cast = zext i31 %B4_sum to i64" [matrixmul/matrixmul.cpp:28]   --->   Operation 68 'zext' 'B4_sum_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32* %gmem, i64 %B4_sum_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 69 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 71 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 71 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2_cast2 = zext i3 %j_mid2 to i4" [matrixmul/matrixmul.cpp:28]   --->   Operation 72 'zext' 'tmp_2_cast2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%tmp_12 = add i4 %tmp_2_cast2, 5" [matrixmul/matrixmul.cpp:28]   --->   Operation 73 'add' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i4 %tmp_12 to i31" [matrixmul/matrixmul.cpp:28]   --->   Operation 74 'zext' 'tmp_16_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.49ns)   --->   "%B4_sum1 = add i31 %tmp_16_cast, %tmp_1_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 75 'add' 'B4_sum1' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 76 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 77 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 77 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 78 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 78 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node A2_sum8)   --->   "%tmp_s = or i4 %tmp_5, 2" [matrixmul/matrixmul.cpp:28]   --->   Operation 79 'or' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node A2_sum8)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_s)" [matrixmul/matrixmul.cpp:28]   --->   Operation 80 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (3.52ns) (out node of the LUT)   --->   "%A2_sum8 = add i64 %tmp_2, %tmp_4" [matrixmul/matrixmul.cpp:28]   --->   Operation 81 'add' 'A2_sum8' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %A2_sum8" [matrixmul/matrixmul.cpp:28]   --->   Operation 82 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%B4_sum1_cast = zext i31 %B4_sum1 to i64" [matrixmul/matrixmul.cpp:28]   --->   Operation 83 'zext' 'B4_sum1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32* %gmem, i64 %B4_sum1_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 84 'getelementptr' 'gmem_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 85 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 85 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 86 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 87 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 88 [7/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 88 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2_cast1 = zext i3 %j_mid2 to i5" [matrixmul/matrixmul.cpp:28]   --->   Operation 89 'zext' 'tmp_2_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.78ns)   --->   "%tmp_13 = add i5 %tmp_2_cast1, 10" [matrixmul/matrixmul.cpp:28]   --->   Operation 90 'add' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i5 %tmp_13 to i31" [matrixmul/matrixmul.cpp:28]   --->   Operation 91 'zext' 'tmp_17_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.49ns)   --->   "%B4_sum2 = add i31 %tmp_17_cast, %tmp_1_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 92 'add' 'B4_sum2' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 94 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 95 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 95 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 96 [6/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 96 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 97 [7/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 97 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node A2_sum9)   --->   "%tmp_7 = or i4 %tmp_5, 3" [matrixmul/matrixmul.cpp:28]   --->   Operation 98 'or' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node A2_sum9)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_7)" [matrixmul/matrixmul.cpp:28]   --->   Operation 99 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.52ns) (out node of the LUT)   --->   "%A2_sum9 = add i64 %tmp_10, %tmp_4" [matrixmul/matrixmul.cpp:28]   --->   Operation 100 'add' 'A2_sum9' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32* %gmem, i64 %A2_sum9" [matrixmul/matrixmul.cpp:28]   --->   Operation 101 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%B4_sum2_cast = zext i31 %B4_sum2 to i64" [matrixmul/matrixmul.cpp:28]   --->   Operation 102 'zext' 'B4_sum2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32* %gmem, i64 %B4_sum2_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 103 'getelementptr' 'gmem_addr_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 104 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 105 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 105 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 106 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 106 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 107 [5/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 107 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 108 [6/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 108 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 109 [7/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 109 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i2 %tmp_mid2_v to i5" [matrixmul/matrixmul.cpp:28]   --->   Operation 110 'zext' 'tmp_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_7_cast1 = zext i4 %tmp_5 to i5" [matrixmul/matrixmul.cpp:28]   --->   Operation 111 'zext' 'tmp_7_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_11 = add i5 %tmp_7_cast1, %tmp_mid2_cast" [matrixmul/matrixmul.cpp:30]   --->   Operation 112 'add' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 113 [1/1] (1.78ns)   --->   "%tmp_14 = add i5 %tmp_2_cast1, 15" [matrixmul/matrixmul.cpp:28]   --->   Operation 113 'add' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i5 %tmp_14 to i31" [matrixmul/matrixmul.cpp:28]   --->   Operation 114 'zext' 'tmp_18_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (2.49ns)   --->   "%B4_sum3 = add i31 %tmp_18_cast, %tmp_1_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 115 'add' 'B4_sum3' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_15 = add i5 %tmp_2_cast1, %tmp_11" [matrixmul/matrixmul.cpp:30]   --->   Operation 116 'add' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 117 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 118 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 118 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 119 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [4/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 120 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [5/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 121 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [6/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 122 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 123 [7/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 123 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_mid2, 1" [matrixmul/matrixmul.cpp:23]   --->   Operation 124 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%B4_sum3_cast = zext i31 %B4_sum3 to i64" [matrixmul/matrixmul.cpp:28]   --->   Operation 125 'zext' 'B4_sum3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32* %gmem, i64 %B4_sum3_cast" [matrixmul/matrixmul.cpp:28]   --->   Operation 126 'getelementptr' 'gmem_addr_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [matrixmul/matrixmul.cpp:28]   --->   Operation 127 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 128 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 129 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 129 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 130 [3/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 130 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 131 [4/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 131 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 132 [5/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 132 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 133 [6/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 133 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 134 [7/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 134 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 135 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_4)" [matrixmul/matrixmul.cpp:28]   --->   Operation 135 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 136 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 136 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 137 [2/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 137 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 138 [3/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 138 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 139 [4/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 139 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 140 [5/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 140 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 141 [6/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 141 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 142 [1/1] (8.51ns)   --->   "%tmp_6 = mul nsw i32 %gmem_addr_read, %gmem_addr_4_read" [matrixmul/matrixmul.cpp:28]   --->   Operation 142 'mul' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 143 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 144 [1/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 144 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 145 [2/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 145 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [3/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 146 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [4/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 147 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 148 [5/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 148 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 149 [1/1] (8.75ns)   --->   "%gmem_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_5)" [matrixmul/matrixmul.cpp:28]   --->   Operation 149 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 150 [1/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 150 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 151 [2/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 151 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 152 [3/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 152 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 153 [4/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 153 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 154 [1/1] (8.51ns)   --->   "%tmp_6_1 = mul nsw i32 %gmem_addr_1_read, %gmem_addr_5_read" [matrixmul/matrixmul.cpp:28]   --->   Operation 154 'mul' 'tmp_6_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)" [matrixmul/matrixmul.cpp:28]   --->   Operation 155 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 156 [1/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 156 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 157 [2/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 157 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 158 [3/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 158 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 159 [1/1] (8.75ns)   --->   "%gmem_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_6)" [matrixmul/matrixmul.cpp:28]   --->   Operation 159 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 160 [1/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 160 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 161 [2/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 161 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 162 [1/1] (8.51ns)   --->   "%tmp_6_2 = mul nsw i32 %gmem_addr_2_read, %gmem_addr_6_read" [matrixmul/matrixmul.cpp:28]   --->   Operation 162 'mul' 'tmp_6_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_3)" [matrixmul/matrixmul.cpp:28]   --->   Operation 163 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 164 [1/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [matrixmul/matrixmul.cpp:28]   --->   Operation 164 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 165 [1/1] (8.75ns)   --->   "%gmem_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_7)" [matrixmul/matrixmul.cpp:28]   --->   Operation 165 'read' 'gmem_addr_7_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.51>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i5 %tmp_15 to i31" [matrixmul/matrixmul.cpp:30]   --->   Operation 166 'zext' 'tmp_19_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (2.49ns)   --->   "%out6_sum = add i31 %tmp_19_cast, %tmp_cast" [matrixmul/matrixmul.cpp:30]   --->   Operation 167 'add' 'out6_sum' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (8.51ns)   --->   "%tmp_6_3 = mul nsw i32 %gmem_addr_3_read, %gmem_addr_7_read" [matrixmul/matrixmul.cpp:28]   --->   Operation 168 'mul' 'tmp_6_3' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%out6_sum_cast = zext i31 %out6_sum to i64" [matrixmul/matrixmul.cpp:30]   --->   Operation 169 'zext' 'out6_sum_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32* %gmem, i64 %out6_sum_cast" [matrixmul/matrixmul.cpp:30]   --->   Operation 170 'getelementptr' 'gmem_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_6, %tmp_6_1" [matrixmul/matrixmul.cpp:28]   --->   Operation 171 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 172 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_6_2, %tmp_6_3" [matrixmul/matrixmul.cpp:28]   --->   Operation 172 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_1_3 = add nsw i32 %tmp2, %tmp1" [matrixmul/matrixmul.cpp:28]   --->   Operation 173 'add' 'tmp_1_3' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 174 [1/1] (8.75ns)   --->   "%gmem_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [matrixmul/matrixmul.cpp:30]   --->   Operation 174 'writereq' 'gmem_addr_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 175 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_8, i32 %tmp_1_3, i4 -1)" [matrixmul/matrixmul.cpp:30]   --->   Operation 175 'write' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 176 [5/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [matrixmul/matrixmul.cpp:30]   --->   Operation 176 'writeresp' 'gmem_addr_8_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 177 [4/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [matrixmul/matrixmul.cpp:30]   --->   Operation 177 'writeresp' 'gmem_addr_8_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 178 [3/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [matrixmul/matrixmul.cpp:30]   --->   Operation 178 'writeresp' 'gmem_addr_8_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 179 [2/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [matrixmul/matrixmul.cpp:30]   --->   Operation 179 'writeresp' 'gmem_addr_8_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"   --->   Operation 180 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind" [matrixmul/matrixmul.cpp:24]   --->   Operation 181 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind" [matrixmul/matrixmul.cpp:24]   --->   Operation 182 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrixmul/matrixmul.cpp:25]   --->   Operation 183 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 184 [1/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [matrixmul/matrixmul.cpp:30]   --->   Operation 184 'writeresp' 'gmem_addr_8_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_3) nounwind" [matrixmul/matrixmul.cpp:31]   --->   Operation 185 'specregionend' 'empty_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 186 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 26 <SV = 2> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "ret void" [matrixmul/matrixmul.cpp:33]   --->   Operation 187 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_read            (read             ) [ 000000000000000000000000000]
B_read              (read             ) [ 000000000000000000000000000]
A_read              (read             ) [ 000000000000000000000000000]
tmp                 (partselect       ) [ 000000000000000000000000000]
tmp_cast            (zext             ) [ 001111111111111111111111110]
tmp_1               (partselect       ) [ 000000000000000000000000000]
tmp_1_cast          (zext             ) [ 001111111111111111111111110]
A1                  (partselect       ) [ 000000000000000000000000000]
tmp_4               (zext             ) [ 001111111111111111111111110]
tmp_4_cast          (zext             ) [ 001111111111111111111111110]
StgValue_37         (specbitsmap      ) [ 000000000000000000000000000]
StgValue_38         (spectopmodule    ) [ 000000000000000000000000000]
StgValue_39         (specinterface    ) [ 000000000000000000000000000]
StgValue_40         (specinterface    ) [ 000000000000000000000000000]
StgValue_41         (specinterface    ) [ 000000000000000000000000000]
StgValue_42         (specinterface    ) [ 000000000000000000000000000]
StgValue_43         (specinterface    ) [ 000000000000000000000000000]
StgValue_44         (br               ) [ 011111111111111111111111110]
indvar_flatten      (phi              ) [ 001000000000000000000000000]
i                   (phi              ) [ 001000000000000000000000000]
j                   (phi              ) [ 001000000000000000000000000]
exitcond_flatten    (icmp             ) [ 001111111111111111111111110]
empty               (speclooptripcount) [ 000000000000000000000000000]
indvar_flatten_next (add              ) [ 011111111111111111111111110]
StgValue_51         (br               ) [ 000000000000000000000000000]
i_1                 (add              ) [ 000000000000000000000000000]
exitcond            (icmp             ) [ 000000000000000000000000000]
j_mid2              (select           ) [ 000111111100000000000000000]
tmp_mid2_v          (select           ) [ 011111111111111111111111110]
tmp_5               (bitconcatenate   ) [ 000111111100000000000000000]
tmp_7_cast          (zext             ) [ 000000000000000000000000000]
A2_sum              (add              ) [ 000100000000000000000000000]
A2_sum_cast         (zext             ) [ 000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 001011111110000000000000000]
tmp_2_cast          (zext             ) [ 000000000000000000000000000]
B4_sum              (add              ) [ 000010000000000000000000000]
tmp_8               (or               ) [ 000000000000000000000000000]
tmp_9               (bitconcatenate   ) [ 000000000000000000000000000]
A2_sum7             (add              ) [ 000000000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 001111111111100000000000000]
B4_sum_cast         (zext             ) [ 000000000000000000000000000]
gmem_addr_4         (getelementptr    ) [ 001101111111000000000000000]
tmp_2_cast2         (zext             ) [ 000000000000000000000000000]
tmp_12              (add              ) [ 000000000000000000000000000]
tmp_16_cast         (zext             ) [ 000000000000000000000000000]
B4_sum1             (add              ) [ 000000100000000000000000000]
tmp_s               (or               ) [ 000000000000000000000000000]
tmp_2               (bitconcatenate   ) [ 000000000000000000000000000]
A2_sum8             (add              ) [ 000000000000000000000000000]
gmem_addr_2         (getelementptr    ) [ 001111111111111000000000000]
B4_sum1_cast        (zext             ) [ 000000000000000000000000000]
gmem_addr_5         (getelementptr    ) [ 001111011111110000000000000]
tmp_2_cast1         (zext             ) [ 000000001100000000000000000]
tmp_13              (add              ) [ 000000000000000000000000000]
tmp_17_cast         (zext             ) [ 000000000000000000000000000]
B4_sum2             (add              ) [ 000000001000000000000000000]
tmp_7               (or               ) [ 000000000000000000000000000]
tmp_10              (bitconcatenate   ) [ 000000000000000000000000000]
A2_sum9             (add              ) [ 000000000000000000000000000]
gmem_addr_3         (getelementptr    ) [ 001111111111111110000000000]
B4_sum2_cast        (zext             ) [ 000000000000000000000000000]
gmem_addr_6         (getelementptr    ) [ 001111110111111100000000000]
tmp_mid2_cast       (zext             ) [ 000000000000000000000000000]
tmp_7_cast1         (zext             ) [ 000000000000000000000000000]
tmp_11              (add              ) [ 000000000000000000000000000]
tmp_14              (add              ) [ 000000000000000000000000000]
tmp_18_cast         (zext             ) [ 000000000000000000000000000]
B4_sum3             (add              ) [ 001000000010000000000000000]
tmp_15              (add              ) [ 001111111111111111100000000]
gmem_load_req       (readreq          ) [ 000000000000000000000000000]
j_1                 (add              ) [ 011111111111111111111111110]
B4_sum3_cast        (zext             ) [ 000000000000000000000000000]
gmem_addr_7         (getelementptr    ) [ 000111111101111111000000000]
gmem_addr_read      (read             ) [ 000110000001100000000000000]
gmem_load_1_req     (readreq          ) [ 000000000000000000000000000]
gmem_addr_4_read    (read             ) [ 000010000000100000000000000]
gmem_load_2_req     (readreq          ) [ 000000000000000000000000000]
tmp_6               (mul              ) [ 001101111100011111110000000]
gmem_addr_1_read    (read             ) [ 000001100000011000000000000]
gmem_load_3_req     (readreq          ) [ 000000000000000000000000000]
gmem_addr_5_read    (read             ) [ 000000100000001000000000000]
gmem_load_4_req     (readreq          ) [ 000000000000000000000000000]
tmp_6_1             (mul              ) [ 001100011100000111110000000]
gmem_addr_2_read    (read             ) [ 000000011000000110000000000]
gmem_load_5_req     (readreq          ) [ 000000000000000000000000000]
gmem_addr_6_read    (read             ) [ 000000001000000010000000000]
gmem_load_6_req     (readreq          ) [ 000000000000000000000000000]
tmp_6_2             (mul              ) [ 001100000100000001110000000]
gmem_addr_3_read    (read             ) [ 001000000100000001100000000]
gmem_load_7_req     (readreq          ) [ 000000000000000000000000000]
gmem_addr_7_read    (read             ) [ 001000000000000000100000000]
tmp_19_cast         (zext             ) [ 000000000000000000000000000]
out6_sum            (add              ) [ 000100000000000000010000000]
tmp_6_3             (mul              ) [ 000100000000000000010000000]
out6_sum_cast       (zext             ) [ 000000000000000000000000000]
gmem_addr_8         (getelementptr    ) [ 000011111100000000001111110]
tmp1                (add              ) [ 000000000000000000000000000]
tmp2                (add              ) [ 000000000000000000000000000]
tmp_1_3             (add              ) [ 000010000000000000001000000]
gmem_addr_8_req     (writereq         ) [ 000000000000000000000000000]
StgValue_175        (write            ) [ 000000000000000000000000000]
StgValue_180        (specloopname     ) [ 000000000000000000000000000]
StgValue_181        (specloopname     ) [ 000000000000000000000000000]
tmp_3               (specregionbegin  ) [ 000000000000000000000000000]
StgValue_183        (specpipeline     ) [ 000000000000000000000000000]
gmem_addr_8_resp    (writeresp        ) [ 000000000000000000000000000]
empty_4             (specregionend    ) [ 000000000000000000000000000]
StgValue_186        (br               ) [ 011111111111111111111111110]
StgValue_187        (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="out_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="B_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_readreq_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_readreq_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_readreq_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/9 "/>
</bind>
</comp>

<comp id="179" class="1004" name="gmem_addr_read_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="7"/>
<pin id="182" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_readreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_7_req/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="gmem_addr_4_read_read_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="7"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="gmem_addr_1_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="8"/>
<pin id="199" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/12 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_5_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="7"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/13 "/>
</bind>
</comp>

<comp id="206" class="1004" name="gmem_addr_2_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="8"/>
<pin id="209" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/14 "/>
</bind>
</comp>

<comp id="211" class="1004" name="gmem_addr_6_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="7"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/15 "/>
</bind>
</comp>

<comp id="216" class="1004" name="gmem_addr_3_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="8"/>
<pin id="219" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/16 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_7_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="7"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/17 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_writeresp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_8_req/19 gmem_addr_8_resp/21 "/>
</bind>
</comp>

<comp id="233" class="1004" name="StgValue_175_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="0" index="3" bw="1" slack="0"/>
<pin id="238" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_175/20 "/>
</bind>
</comp>

<comp id="242" class="1005" name="indvar_flatten_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="1"/>
<pin id="255" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="2" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="j_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="1"/>
<pin id="266" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="j_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="3" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="30" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="30" slack="0"/>
<pin id="287" dir="1" index="1" bw="31" slack="17"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="30" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="0" index="3" bw="6" slack="0"/>
<pin id="294" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_1_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="30" slack="0"/>
<pin id="301" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="A1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="30" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A1/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="30" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_4_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="30" slack="0"/>
<pin id="319" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="exitcond_flatten_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="indvar_flatten_next_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="exitcond_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="j_mid2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_mid2_v_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="0" index="2" bw="2" slack="0"/>
<pin id="357" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_7_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="A2_sum_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="30" slack="1"/>
<pin id="376" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="A2_sum_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="A2_sum_cast/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="gmem_addr_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="31" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_2_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="1"/>
<pin id="390" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="B4_sum_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="30" slack="2"/>
<pin id="394" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="B4_sum/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="2"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_9_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="4" slack="0"/>
<pin id="405" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="A2_sum7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="30" slack="3"/>
<pin id="412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum7/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="gmem_addr_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="B4_sum_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="31" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="B4_sum_cast/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="gmem_addr_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="31" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_2_cast2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="3"/>
<pin id="432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast2/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_12_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_16_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="B4_sum1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="30" slack="4"/>
<pin id="446" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="B4_sum1/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_s_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="4"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="4" slack="0"/>
<pin id="457" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="A2_sum8_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="30" slack="5"/>
<pin id="464" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum8/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="gmem_addr_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="B4_sum1_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="31" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="B4_sum1_cast/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="gmem_addr_5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="31" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_2_cast1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="5"/>
<pin id="484" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast1/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_13_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_17_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="B4_sum2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="30" slack="6"/>
<pin id="498" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="B4_sum2/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_7_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="6"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_10_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="4" slack="0"/>
<pin id="509" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="A2_sum9_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="0" index="1" bw="30" slack="7"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum9/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="gmem_addr_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="B4_sum2_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="31" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="B4_sum2_cast/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="gmem_addr_6_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="31" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_mid2_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="7"/>
<pin id="536" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_7_cast1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="7"/>
<pin id="539" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast1/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_11_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_14_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="2"/>
<pin id="548" dir="0" index="1" bw="5" slack="0"/>
<pin id="549" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_18_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="B4_sum3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="30" slack="8"/>
<pin id="558" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="B4_sum3/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_15_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="2"/>
<pin id="562" dir="0" index="1" bw="5" slack="0"/>
<pin id="563" dir="1" index="2" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="j_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="7"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="B4_sum3_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="31" slack="1"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="B4_sum3_cast/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="gmem_addr_7_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="31" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_6_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="2"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_6_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2"/>
<pin id="586" dir="0" index="1" bw="32" slack="1"/>
<pin id="587" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_1/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_6_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="2"/>
<pin id="590" dir="0" index="1" bw="32" slack="1"/>
<pin id="591" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_2/16 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_19_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="9"/>
<pin id="594" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/18 "/>
</bind>
</comp>

<comp id="595" class="1004" name="out6_sum_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="0" index="1" bw="30" slack="17"/>
<pin id="598" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out6_sum/18 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_6_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="2"/>
<pin id="602" dir="0" index="1" bw="32" slack="1"/>
<pin id="603" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_3/18 "/>
</bind>
</comp>

<comp id="604" class="1004" name="out6_sum_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="31" slack="1"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out6_sum_cast/19 "/>
</bind>
</comp>

<comp id="607" class="1004" name="gmem_addr_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="31" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/19 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="7"/>
<pin id="616" dir="0" index="1" bw="32" slack="5"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/19 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="3"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/19 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_1_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_3/19 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_cast_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="31" slack="17"/>
<pin id="630" dir="1" index="1" bw="31" slack="17"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_1_cast_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="31" slack="2"/>
<pin id="635" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_4_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="3"/>
<pin id="643" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="648" class="1005" name="tmp_4_cast_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="31" slack="1"/>
<pin id="650" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="653" class="1005" name="exitcond_flatten_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="657" class="1005" name="indvar_flatten_next_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="662" class="1005" name="j_mid2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_mid2_v_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_5_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="2"/>
<pin id="678" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="684" class="1005" name="A2_sum_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="31" slack="1"/>
<pin id="686" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="A2_sum "/>
</bind>
</comp>

<comp id="689" class="1005" name="gmem_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="B4_sum_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="1"/>
<pin id="697" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="B4_sum "/>
</bind>
</comp>

<comp id="700" class="1005" name="gmem_addr_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="gmem_addr_4_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="712" class="1005" name="B4_sum1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="1"/>
<pin id="714" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="B4_sum1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="gmem_addr_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="gmem_addr_5_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_2_cast1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="2"/>
<pin id="731" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_cast1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="B4_sum2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="31" slack="1"/>
<pin id="737" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="B4_sum2 "/>
</bind>
</comp>

<comp id="740" class="1005" name="gmem_addr_3_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="gmem_addr_6_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="752" class="1005" name="B4_sum3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="31" slack="1"/>
<pin id="754" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="B4_sum3 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_15_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="9"/>
<pin id="759" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="762" class="1005" name="j_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="1"/>
<pin id="764" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="gmem_addr_7_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="773" class="1005" name="gmem_addr_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="2"/>
<pin id="775" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="778" class="1005" name="gmem_addr_4_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_6_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="7"/>
<pin id="785" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="788" class="1005" name="gmem_addr_1_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="2"/>
<pin id="790" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="gmem_addr_5_read_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_6_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="5"/>
<pin id="800" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="gmem_addr_2_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="gmem_addr_6_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_6_2_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="3"/>
<pin id="815" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6_2 "/>
</bind>
</comp>

<comp id="818" class="1005" name="gmem_addr_3_read_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="2"/>
<pin id="820" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="823" class="1005" name="gmem_addr_7_read_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="out6_sum_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="31" slack="1"/>
<pin id="830" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out6_sum "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_6_3_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_3 "/>
</bind>
</comp>

<comp id="838" class="1005" name="gmem_addr_8_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_1_3_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="74" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="74" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="72" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="92" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="74" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="92" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="92" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="92" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="92" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="92" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="92" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="92" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="94" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="96" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="241"><net_src comp="98" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="112" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="275" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="118" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="289" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="124" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="303" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="303" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="246" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="246" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="257" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="268" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="268" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="339" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="333" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="257" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="353" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="381" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="64" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="396" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="0" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="427"><net_src comp="0" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="423" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="82" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="78" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="0" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="479"><net_src comp="0" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="475" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="86" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="76" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="78" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="500" pin="2"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="0" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="531"><net_src comp="0" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="527" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="534" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="88" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="540" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="90" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="0" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="573" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="611"><net_src comp="0" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="607" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="626"><net_src comp="618" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="285" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="636"><net_src comp="299" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="644"><net_src comp="313" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="651"><net_src comp="317" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="656"><net_src comp="321" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="327" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="665"><net_src comp="345" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="673"><net_src comp="353" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="679"><net_src comp="361" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="687"><net_src comp="373" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="692"><net_src comp="381" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="698"><net_src comp="391" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="703"><net_src comp="414" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="709"><net_src comp="423" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="715"><net_src comp="443" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="720"><net_src comp="466" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="726"><net_src comp="475" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="732"><net_src comp="482" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="738"><net_src comp="495" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="743"><net_src comp="518" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="749"><net_src comp="527" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="755"><net_src comp="555" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="760"><net_src comp="560" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="765"><net_src comp="565" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="770"><net_src comp="573" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="776"><net_src comp="179" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="781"><net_src comp="191" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="786"><net_src comp="580" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="791"><net_src comp="196" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="796"><net_src comp="201" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="801"><net_src comp="584" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="806"><net_src comp="206" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="811"><net_src comp="211" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="816"><net_src comp="588" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="821"><net_src comp="216" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="826"><net_src comp="221" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="831"><net_src comp="595" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="836"><net_src comp="600" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="841"><net_src comp="607" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="847"><net_src comp="622" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="233" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {19 20 21 22 23 24 25 }
 - Input state : 
	Port: matrixmul : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: matrixmul : A | {1 }
	Port: matrixmul : B | {1 }
	Port: matrixmul : out_r | {1 }
  - Chain level:
	State 1
		tmp_cast : 1
		tmp_1_cast : 1
		tmp_4 : 1
		tmp_4_cast : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_51 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid2_v : 2
		tmp_5 : 3
		tmp_7_cast : 4
		A2_sum : 5
	State 3
		gmem_addr : 1
		B4_sum : 1
		gmem_load_req : 2
	State 4
		A2_sum7 : 1
		gmem_addr_1 : 2
		gmem_addr_4 : 1
		gmem_load_1_req : 2
	State 5
		tmp_12 : 1
		tmp_16_cast : 2
		B4_sum1 : 3
	State 6
		A2_sum8 : 1
		gmem_addr_2 : 2
		gmem_addr_5 : 1
		gmem_load_3_req : 2
	State 7
		tmp_13 : 1
		tmp_17_cast : 2
		B4_sum2 : 3
	State 8
		A2_sum9 : 1
		gmem_addr_3 : 2
		gmem_addr_6 : 1
		gmem_load_5_req : 2
	State 9
		tmp_11 : 1
		tmp_18_cast : 1
		B4_sum3 : 2
		tmp_15 : 2
	State 10
		gmem_addr_7 : 1
		gmem_load_7_req : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		out6_sum : 1
	State 19
		gmem_addr_8 : 1
		tmp_1_3 : 1
		gmem_addr_8_req : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		empty_4 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_327  |    0    |    0    |    13   |
|          |          i_1_fu_333          |    0    |    0    |    10   |
|          |         A2_sum_fu_373        |    0    |    0    |    37   |
|          |         B4_sum_fu_391        |    0    |    0    |    37   |
|          |        A2_sum7_fu_409        |    0    |    0    |    71   |
|          |         tmp_12_fu_433        |    0    |    0    |    13   |
|          |        B4_sum1_fu_443        |    0    |    0    |    37   |
|          |        A2_sum8_fu_461        |    0    |    0    |    71   |
|          |         tmp_13_fu_485        |    0    |    0    |    15   |
|    add   |        B4_sum2_fu_495        |    0    |    0    |    37   |
|          |        A2_sum9_fu_513        |    0    |    0    |    71   |
|          |         tmp_11_fu_540        |    0    |    0    |    32   |
|          |         tmp_14_fu_546        |    0    |    0    |    15   |
|          |        B4_sum3_fu_555        |    0    |    0    |    37   |
|          |         tmp_15_fu_560        |    0    |    0    |    32   |
|          |          j_1_fu_565          |    0    |    0    |    12   |
|          |        out6_sum_fu_595       |    0    |    0    |    37   |
|          |          tmp1_fu_614         |    0    |    0    |    32   |
|          |          tmp2_fu_618         |    0    |    0    |    39   |
|          |        tmp_1_3_fu_622        |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_6_fu_580         |    3    |    0    |    20   |
|    mul   |        tmp_6_1_fu_584        |    3    |    0    |    20   |
|          |        tmp_6_2_fu_588        |    3    |    0    |    20   |
|          |        tmp_6_3_fu_600        |    3    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |    exitcond_flatten_fu_321   |    0    |    0    |    9    |
|          |        exitcond_fu_339       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|  select  |         j_mid2_fu_345        |    0    |    0    |    3    |
|          |       tmp_mid2_v_fu_353      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     out_read_read_fu_112     |    0    |    0    |    0    |
|          |      B_read_read_fu_118      |    0    |    0    |    0    |
|          |      A_read_read_fu_124      |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_179  |    0    |    0    |    0    |
|          | gmem_addr_4_read_read_fu_191 |    0    |    0    |    0    |
|   read   | gmem_addr_1_read_read_fu_196 |    0    |    0    |    0    |
|          | gmem_addr_5_read_read_fu_201 |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_206 |    0    |    0    |    0    |
|          | gmem_addr_6_read_read_fu_211 |    0    |    0    |    0    |
|          | gmem_addr_3_read_read_fu_216 |    0    |    0    |    0    |
|          | gmem_addr_7_read_read_fu_221 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_130      |    0    |    0    |    0    |
|          |      grp_readreq_fu_137      |    0    |    0    |    0    |
|          |      grp_readreq_fu_144      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_151      |    0    |    0    |    0    |
|          |      grp_readreq_fu_158      |    0    |    0    |    0    |
|          |      grp_readreq_fu_165      |    0    |    0    |    0    |
|          |      grp_readreq_fu_172      |    0    |    0    |    0    |
|          |      grp_readreq_fu_184      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_226     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_175_write_fu_233  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_275          |    0    |    0    |    0    |
|partselect|         tmp_1_fu_289         |    0    |    0    |    0    |
|          |           A1_fu_303          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_285       |    0    |    0    |    0    |
|          |       tmp_1_cast_fu_299      |    0    |    0    |    0    |
|          |         tmp_4_fu_313         |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_317      |    0    |    0    |    0    |
|          |       tmp_7_cast_fu_369      |    0    |    0    |    0    |
|          |      A2_sum_cast_fu_378      |    0    |    0    |    0    |
|          |       tmp_2_cast_fu_388      |    0    |    0    |    0    |
|          |      B4_sum_cast_fu_420      |    0    |    0    |    0    |
|          |      tmp_2_cast2_fu_430      |    0    |    0    |    0    |
|   zext   |      tmp_16_cast_fu_439      |    0    |    0    |    0    |
|          |      B4_sum1_cast_fu_472     |    0    |    0    |    0    |
|          |      tmp_2_cast1_fu_482      |    0    |    0    |    0    |
|          |      tmp_17_cast_fu_491      |    0    |    0    |    0    |
|          |      B4_sum2_cast_fu_524     |    0    |    0    |    0    |
|          |     tmp_mid2_cast_fu_534     |    0    |    0    |    0    |
|          |      tmp_7_cast1_fu_537      |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_551      |    0    |    0    |    0    |
|          |      B4_sum3_cast_fu_570     |    0    |    0    |    0    |
|          |      tmp_19_cast_fu_592      |    0    |    0    |    0    |
|          |     out6_sum_cast_fu_604     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_361         |    0    |    0    |    0    |
|bitconcatenate|         tmp_9_fu_401         |    0    |    0    |    0    |
|          |         tmp_2_fu_453         |    0    |    0    |    0    |
|          |         tmp_10_fu_505        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_396         |    0    |    0    |    0    |
|    or    |         tmp_s_fu_448         |    0    |    0    |    0    |
|          |         tmp_7_fu_500         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    12   |    0    |   783   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A2_sum_reg_684      |   31   |
|      B4_sum1_reg_712      |   31   |
|      B4_sum2_reg_735      |   31   |
|      B4_sum3_reg_752      |   31   |
|       B4_sum_reg_695      |   31   |
|  exitcond_flatten_reg_653 |    1   |
|  gmem_addr_1_read_reg_788 |   32   |
|    gmem_addr_1_reg_700    |   32   |
|  gmem_addr_2_read_reg_803 |   32   |
|    gmem_addr_2_reg_717    |   32   |
|  gmem_addr_3_read_reg_818 |   32   |
|    gmem_addr_3_reg_740    |   32   |
|  gmem_addr_4_read_reg_778 |   32   |
|    gmem_addr_4_reg_706    |   32   |
|  gmem_addr_5_read_reg_793 |   32   |
|    gmem_addr_5_reg_723    |   32   |
|  gmem_addr_6_read_reg_808 |   32   |
|    gmem_addr_6_reg_746    |   32   |
|  gmem_addr_7_read_reg_823 |   32   |
|    gmem_addr_7_reg_767    |   32   |
|    gmem_addr_8_reg_838    |   32   |
|   gmem_addr_read_reg_773  |   32   |
|     gmem_addr_reg_689     |   32   |
|         i_reg_253         |    2   |
|indvar_flatten_next_reg_657|    4   |
|   indvar_flatten_reg_242  |    4   |
|        j_1_reg_762        |    3   |
|       j_mid2_reg_662      |    3   |
|         j_reg_264         |    3   |
|      out6_sum_reg_828     |   31   |
|       tmp_15_reg_757      |    5   |
|      tmp_1_3_reg_844      |   32   |
|     tmp_1_cast_reg_633    |   31   |
|    tmp_2_cast1_reg_729    |    5   |
|     tmp_4_cast_reg_648    |   31   |
|       tmp_4_reg_641       |   64   |
|       tmp_5_reg_676       |    4   |
|      tmp_6_1_reg_798      |   32   |
|      tmp_6_2_reg_813      |   32   |
|      tmp_6_3_reg_833      |   32   |
|       tmp_6_reg_783       |   32   |
|      tmp_cast_reg_628     |   31   |
|     tmp_mid2_v_reg_670    |    2   |
+---------------------------+--------+
|           Total           |  1083  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_130  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_137  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_151  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_165  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_184  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_226 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_226 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   386  ||  12.383 ||    54   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   783  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   54   |
|  Register |    -   |    -   |  1083  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   12   |  1083  |   837  |
+-----------+--------+--------+--------+--------+
