Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  2 15:44:52 2021
| Host         : LAPTOP-3TA24BIJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.447        0.000                      0                  493        0.042        0.000                      0                  493        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.447        0.000                      0                  493        0.042        0.000                      0                  493        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 2.809ns (50.996%)  route 2.699ns (49.004%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.649    10.256    mouse_ctrl_inst/MC1/gtOp
    SLICE_X44Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.588 r  mouse_ctrl_inst/MC1/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.588    mouse_ctrl_inst/MC1/x_pos[1]_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.441    14.782    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.029    15.036    mouse_ctrl_inst/MC1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.809ns (51.089%)  route 2.689ns (48.911%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.638    10.246    mouse_ctrl_inst/MC1/gtOp
    SLICE_X44Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.578 r  mouse_ctrl_inst/MC1/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.578    mouse_ctrl_inst/MC1/x_pos[2]_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.441    14.782    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.031    15.038    mouse_ctrl_inst/MC1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 2.809ns (52.012%)  route 2.592ns (47.988%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.541    10.149    mouse_ctrl_inst/MC1/gtOp
    SLICE_X43Y36         LUT3 (Prop_lut3_I0_O)        0.332    10.481 r  mouse_ctrl_inst/MC1/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.481    mouse_ctrl_inst/MC1/x_pos[11]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.442    14.783    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[11]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.029    15.051    mouse_ctrl_inst/MC1/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.809ns (52.308%)  route 2.561ns (47.692%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.510    10.118    mouse_ctrl_inst/MC1/gtOp
    SLICE_X44Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.450 r  mouse_ctrl_inst/MC1/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.450    mouse_ctrl_inst/MC1/x_pos[3]_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.441    14.782    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.031    15.038    mouse_ctrl_inst/MC1/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.809ns (51.907%)  route 2.603ns (48.093%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.552    10.160    mouse_ctrl_inst/MC1/gtOp
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.492 r  mouse_ctrl_inst/MC1/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.492    mouse_ctrl_inst/MC1/x_pos[10]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.442    14.783    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[10]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.077    15.099    mouse_ctrl_inst/MC1/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.809ns (51.935%)  route 2.600ns (48.065%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.549    10.157    mouse_ctrl_inst/MC1/gtOp
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.489 r  mouse_ctrl_inst/MC1/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.489    mouse_ctrl_inst/MC1/x_pos[8]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.442    14.783    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[8]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.081    15.103    mouse_ctrl_inst/MC1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.809ns (53.367%)  route 2.455ns (46.633%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.404    10.012    mouse_ctrl_inst/MC1/gtOp
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.332    10.344 r  mouse_ctrl_inst/MC1/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.344    mouse_ctrl_inst/MC1/x_pos[4]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.442    14.783    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.029    15.037    mouse_ctrl_inst/MC1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.809ns (53.367%)  route 2.455ns (46.633%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 r  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.404    10.012    mouse_ctrl_inst/MC1/gtOp
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.332    10.344 r  mouse_ctrl_inst/MC1/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.344    mouse_ctrl_inst/MC1/x_pos[7]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.442    14.783    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.032    15.040    mouse_ctrl_inst/MC1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.809ns (53.397%)  route 2.452ns (46.603%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.401    10.009    mouse_ctrl_inst/MC1/gtOp
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.332    10.341 r  mouse_ctrl_inst/MC1/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.341    mouse_ctrl_inst/MC1/x_pos[5]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.442    14.783    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.031    15.039    mouse_ctrl_inst/MC1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.809ns (53.399%)  route 2.451ns (46.601%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.559     5.080    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.239     6.738    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.299     7.037 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.037    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.587    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.701    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.812     8.847    mouse_ctrl_inst/MC1/plusOp6[9]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.303     9.150 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.150    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.608 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.401    10.009    mouse_ctrl_inst/MC1/gtOp
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.332    10.341 r  mouse_ctrl_inst/MC1/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.341    mouse_ctrl_inst/MC1/x_pos[6]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.442    14.783    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.031    15.039    mouse_ctrl_inst/MC1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.841%)  route 0.232ns (62.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.232     1.814    mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean
    SLICE_X35Y33         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.824     1.951    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.070     1.772    mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/FSM_onehot_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.402%)  route 0.223ns (51.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.559     1.442    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[34]/Q
                         net (fo=6, routed)           0.223     1.829    mouse_ctrl_inst/MC1/FSM_onehot_state_reg_n_0_[34]
    SLICE_X35Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  mouse_ctrl_inst/MC1/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    mouse_ctrl_inst/MC1/tx_data[4]_i_1_n_0
    SLICE_X35Y36         FDRE                                         r  mouse_ctrl_inst/MC1/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.826     1.953    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  mouse_ctrl_inst/MC1/tx_data_reg[4]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.092     1.796    mouse_ctrl_inst/MC1/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.229ns (48.068%)  route 0.247ns (51.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.559     1.442    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.247     1.818    mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]_1
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.101     1.919 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_51
    SLICE_X34Y34         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.825     1.952    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.131     1.834    mouse_ctrl_inst/MC1/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.314%)  route 0.200ns (58.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.560     1.443    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.200     1.784    mouse_ctrl_inst/MC1/Inst_Ps2Interface/reset_bit_count
    SLICE_X36Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.830     1.957    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y39         FDRE (Hold_fdre_C_R)        -0.018     1.690    mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.314%)  route 0.200ns (58.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.560     1.443    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.200     1.784    mouse_ctrl_inst/MC1/Inst_Ps2Interface/reset_bit_count
    SLICE_X36Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.830     1.957    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y39         FDRE (Hold_fdre_C_R)        -0.018     1.690    mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.314%)  route 0.200ns (58.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.560     1.443    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.200     1.784    mouse_ctrl_inst/MC1/Inst_Ps2Interface/reset_bit_count
    SLICE_X36Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.830     1.957    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y39         FDRE (Hold_fdre_C_R)        -0.018     1.690    mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.314%)  route 0.200ns (58.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.560     1.443    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.200     1.784    mouse_ctrl_inst/MC1/Inst_Ps2Interface/reset_bit_count
    SLICE_X36Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.830     1.957    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y39         FDRE (Hold_fdre_C_R)        -0.018     1.690    mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.246ns (53.777%)  route 0.211ns (46.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[16]/Q
                         net (fo=4, routed)           0.211     1.801    mouse_ctrl_inst/MC1/FSM_onehot_state_reg_n_0_[16]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.098     1.899 r  mouse_ctrl_inst/MC1/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    mouse_ctrl_inst/MC1/tx_data[1]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  mouse_ctrl_inst/MC1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.827     1.954    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  mouse_ctrl_inst/MC1/tx_data_reg[1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.092     1.797    mouse_ctrl_inst/MC1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.231ns (48.674%)  route 0.244ns (51.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.559     1.442    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.244     1.814    mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.103     1.917 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame[5]_i_1/O
                         net (fo=1, routed)           0.000     1.917    mouse_ctrl_inst/MC1/Inst_Ps2Interface/p_1_in[5]
    SLICE_X36Y37         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.828     1.955    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[5]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.107     1.813    mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.227ns (48.237%)  route 0.244ns (51.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.559     1.442    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.244     1.814    mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.099     1.913 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame[4]_i_1/O
                         net (fo=1, routed)           0.000     1.913    mouse_ctrl_inst/MC1/Inst_Ps2Interface/p_1_in[4]
    SLICE_X36Y37         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.828     1.955    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[4]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.092     1.798    mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clk_wiz_0_inst/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clk_wiz_0_inst/num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   clk_wiz_0_inst/num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   clk_wiz_0_inst/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33   mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_inter_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_s_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   mouse_ctrl_inst/MC1/Inst_Ps2Interface/read_data_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   mouse_ctrl_inst/MC1/haswheel_reg/C



