/* Generated by Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os) */

module fabric_dragonball_wbmaster_top(d, \$auto$rs_design_edit.cc:657:execute$1307 , \$auto$rs_design_edit.cc:657:execute$1306 , \$auto$rs_design_edit.cc:657:execute$1302 , \$auto$rs_design_edit.cc:657:execute$1321 , \$iopadmap$oe_n , \$auto$rs_design_edit.cc:657:execute$1320 , \$auto$rs_design_edit.cc:657:execute$1308 , \$auto$rs_design_edit.cc:657:execute$1310 , \$auto$rs_design_edit.cc:657:execute$1297 , \$auto$rs_design_edit.cc:657:execute$1299 , \$auto$rs_design_edit.cc:657:execute$1303 , \$auto$rs_design_edit.cc:657:execute$1319 , \$auto$rs_design_edit.cc:657:execute$1296 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 , \$auto$rs_design_edit.cc:657:execute$1323 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 , \$auto$rs_design_edit.cc:657:execute$1305 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 , \$auto$rs_design_edit.cc:657:execute$1300 
, \$auto$rs_design_edit.cc:657:execute$1309 , \$auto$rs_design_edit.cc:657:execute$1312 , \$iopadmap$lwe_n , \$iopadmap$a[7] , \$auto$rs_design_edit.cc:657:execute$1293 , \$auto$rs_design_edit.cc:657:execute$1314 , \$auto$rs_design_edit.cc:657:execute$1316 , \$auto$rs_design_edit.cc:657:execute$1304 , \$auto$rs_design_edit.cc:657:execute$1318 , \$auto$rs_design_edit.cc:657:execute$1322 , \$auto$rs_design_edit.cc:657:execute$1324 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 , \$auto$rs_design_edit.cc:657:execute$1315 , \$auto$rs_design_edit.cc:657:execute$1294 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 , \$iopadmap$uwe_n , \$iopadmap$a[4] , \$auto$rs_design_edit.cc:657:execute$1311 , \$auto$rs_design_edit.cc:657:execute$1313 , \$auto$rs_design_edit.cc:657:execute$1317 , \$iopadmap$dtack_n 
, \$iopadmap$a[9] , \$iopadmap$a[1] , \$iopadmap$a[6] , \$iopadmap$a[3] , \$iopadmap$cyc_o , \$iopadmap$cs_n , \$iopadmap$sel_o[0] , \$iopadmap$dat_i[13] , \$iopadmap$dat_i[10] , \$iopadmap$dat_i[15] , \$iopadmap$dat_i[7] , \$iopadmap$dat_i[12] , \$iopadmap$dat_i[4] , \$iopadmap$dat_i[9] , \$iopadmap$dat_i[1] , \$iopadmap$dat_i[6] , \$iopadmap$adr_o[8] , \$iopadmap$dat_i[3] , \$iopadmap$adr_o[5] , \$iopadmap$dat_i[0] , \$iopadmap$adr_o[2] 
, \$iopadmap$adr_o[7] , \$iopadmap$adr_o[4] , \$iopadmap$adr_o[1] , \$iopadmap$adr_o[3] , \$iopadmap$adr_o[6] , \$iopadmap$adr_o[9] , \$iopadmap$dat_i[2] , \$iopadmap$dat_i[5] , \$iopadmap$dat_i[8] , \$iopadmap$dat_i[11] , \$iopadmap$dat_i[14] , \$iopadmap$we_o , \$iopadmap$sel_o[1] , \$iopadmap$a[2] , \$iopadmap$a[5] , \$iopadmap$ack_i , \$iopadmap$a[8] , \$auto$rs_design_edit.cc:657:execute$1292 , \$auto$rs_design_edit.cc:657:execute$1295 , \$auto$rs_design_edit.cc:657:execute$1298 , \$auto$rs_design_edit.cc:657:execute$1301 
);
  output \$auto$rs_design_edit.cc:657:execute$1309 ;
  output \$auto$rs_design_edit.cc:657:execute$1308 ;
  output \$auto$rs_design_edit.cc:657:execute$1307 ;
  output \$auto$rs_design_edit.cc:657:execute$1306 ;
  output \$auto$rs_design_edit.cc:657:execute$1305 ;
  output \$auto$rs_design_edit.cc:657:execute$1304 ;
  output \$auto$rs_design_edit.cc:657:execute$1303 ;
  output \$auto$rs_design_edit.cc:657:execute$1302 ;
  output \$auto$rs_design_edit.cc:657:execute$1301 ;
  output \$auto$rs_design_edit.cc:657:execute$1300 ;
  output \$auto$rs_design_edit.cc:657:execute$1299 ;
  output \$auto$rs_design_edit.cc:657:execute$1298 ;
  output \$auto$rs_design_edit.cc:657:execute$1297 ;
  output \$auto$rs_design_edit.cc:657:execute$1296 ;
  output \$auto$rs_design_edit.cc:657:execute$1295 ;
  output \$auto$rs_design_edit.cc:657:execute$1294 ;
  output \$auto$rs_design_edit.cc:657:execute$1293 ;
  output \$auto$rs_design_edit.cc:657:execute$1292 ;
  input \$iopadmap$a[4] ;
  input \$iopadmap$a[3] ;
  input \$iopadmap$a[2] ;
  input \$iopadmap$a[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  output \$iopadmap$sel_o[1] ;
  output \$iopadmap$sel_o[0] ;
  input \$iopadmap$dat_i[15] ;
  input \$iopadmap$dat_i[14] ;
  input \$iopadmap$dat_i[13] ;
  input \$iopadmap$dat_i[12] ;
  input \$iopadmap$dat_i[11] ;
  input \$iopadmap$dat_i[10] ;
  input \$iopadmap$dat_i[9] ;
  input \$iopadmap$dat_i[8] ;
  input \$iopadmap$dat_i[7] ;
  input \$iopadmap$dat_i[6] ;
  input \$iopadmap$dat_i[5] ;
  input \$iopadmap$dat_i[4] ;
  input \$iopadmap$dat_i[3] ;
  input \$iopadmap$dat_i[2] ;
  input \$iopadmap$dat_i[1] ;
  input \$iopadmap$dat_i[0] ;
  output \$iopadmap$adr_o[9] ;
  output \$iopadmap$adr_o[8] ;
  output \$iopadmap$adr_o[7] ;
  output \$iopadmap$adr_o[6] ;
  output \$iopadmap$adr_o[5] ;
  output \$iopadmap$adr_o[4] ;
  output \$iopadmap$adr_o[3] ;
  output \$iopadmap$adr_o[2] ;
  output \$iopadmap$adr_o[1] ;
  input \$iopadmap$a[9] ;
  input \$iopadmap$ack_i ;
  input \$iopadmap$a[5] ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 ;
  input \$iopadmap$cs_n ;
  output \$iopadmap$cyc_o ;
  input \$iopadmap$a[6] ;
  output \$iopadmap$dtack_n ;
  input \$iopadmap$lwe_n ;
  input \$iopadmap$oe_n ;
  input \$iopadmap$a[7] ;
  input \$iopadmap$uwe_n ;
  output \$iopadmap$we_o ;
  output \$auto$rs_design_edit.cc:657:execute$1320 ;
  output \$auto$rs_design_edit.cc:657:execute$1322 ;
  output \$auto$rs_design_edit.cc:657:execute$1310 ;
  output \$auto$rs_design_edit.cc:657:execute$1311 ;
  output \$auto$rs_design_edit.cc:657:execute$1323 ;
  output \$auto$rs_design_edit.cc:657:execute$1313 ;
  output \$auto$rs_design_edit.cc:657:execute$1324 ;
  output \$auto$rs_design_edit.cc:657:execute$1314 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  inout [15:0] d;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ;
  output \$auto$rs_design_edit.cc:657:execute$1315 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:110.18-110.23" *)
  output \$auto$rs_design_edit.cc:657:execute$1316 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 ;
  output \$auto$rs_design_edit.cc:657:execute$1321 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ;
  output \$auto$rs_design_edit.cc:657:execute$1317 ;
  input \$iopadmap$a[8] ;
  output \$auto$rs_design_edit.cc:657:execute$1318 ;
  output \$auto$rs_design_edit.cc:657:execute$1312 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 ;
  output \$auto$rs_design_edit.cc:657:execute$1319 ;
  wire \$auto$rs_design_edit.cc:657:execute$1309 ;
  wire \$auto$rs_design_edit.cc:657:execute$1308 ;
  wire \$auto$rs_design_edit.cc:657:execute$1307 ;
  wire \$auto$rs_design_edit.cc:657:execute$1306 ;
  wire \$auto$rs_design_edit.cc:657:execute$1305 ;
  wire \$auto$rs_design_edit.cc:657:execute$1304 ;
  wire \$auto$rs_design_edit.cc:657:execute$1303 ;
  wire \$auto$rs_design_edit.cc:657:execute$1302 ;
  wire \$auto$rs_design_edit.cc:657:execute$1301 ;
  wire \$auto$rs_design_edit.cc:657:execute$1300 ;
  wire \$auto$rs_design_edit.cc:657:execute$1299 ;
  wire \$auto$rs_design_edit.cc:657:execute$1298 ;
  wire \$auto$rs_design_edit.cc:657:execute$1297 ;
  wire \$auto$rs_design_edit.cc:657:execute$1296 ;
  wire \$auto$rs_design_edit.cc:657:execute$1295 ;
  wire \$auto$rs_design_edit.cc:657:execute$1294 ;
  wire \$auto$rs_design_edit.cc:657:execute$1293 ;
  wire \$auto$rs_design_edit.cc:657:execute$1292 ;
  wire \$iopadmap$a[4] ;
  wire \$iopadmap$a[3] ;
  wire \$iopadmap$a[2] ;
  wire \$iopadmap$a[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[15] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[14] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[13] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[12] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[11] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[10] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[9] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[8] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[7] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[6] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[0] ;
  wire \$iopadmap$sel_o[1] ;
  wire \$iopadmap$sel_o[0] ;
  wire \$iopadmap$dat_i[15] ;
  wire \$iopadmap$dat_i[14] ;
  wire \$iopadmap$dat_i[13] ;
  wire \$iopadmap$dat_i[12] ;
  wire \$iopadmap$dat_i[11] ;
  wire \$iopadmap$dat_i[10] ;
  wire \$iopadmap$dat_i[9] ;
  wire \$iopadmap$dat_i[8] ;
  wire \$iopadmap$dat_i[7] ;
  wire \$iopadmap$dat_i[6] ;
  wire \$iopadmap$dat_i[5] ;
  wire \$iopadmap$dat_i[4] ;
  wire \$iopadmap$dat_i[3] ;
  wire \$iopadmap$dat_i[2] ;
  wire \$iopadmap$dat_i[1] ;
  wire \$iopadmap$dat_i[0] ;
  wire \$iopadmap$adr_o[9] ;
  wire \$iopadmap$adr_o[8] ;
  wire \$iopadmap$adr_o[7] ;
  wire \$iopadmap$adr_o[6] ;
  wire \$iopadmap$adr_o[5] ;
  wire \$iopadmap$adr_o[4] ;
  wire \$iopadmap$adr_o[3] ;
  wire \$iopadmap$adr_o[2] ;
  wire \$iopadmap$adr_o[1] ;
  wire \$abc$1176$abc$377$li09_li09 ;
  wire \$abc$1176$abc$377$li10_li10 ;
  wire \$abc$1176$abc$377$li27_li27 ;
  wire \$abc$1176$abc$377$li28_li28 ;
  wire \$abc$1176$abc$377$li29_li29 ;
  wire \$iopadmap$a[9] ;
  wire \$iopadmap$ack_i ;
  wire \$iopadmap$a[5] ;
  wire \$iopadmap$berr ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 ;
  wire \$iopadmap$clk_o ;
  wire \$iopadmap$cs_n ;
  wire \$iopadmap$cyc_o ;
  wire \$iopadmap$a[6] ;
  wire \$iopadmap$dtack_n ;
  wire \$iopadmap$lwe_n ;
  wire \$iopadmap$oe_n ;
  wire \$iopadmap$reset_n ;
  wire \$iopadmap$a[7] ;
  wire \$iopadmap$uwe_n ;
  wire \$iopadmap$we_o ;
  wire \$auto$rs_design_edit.cc:657:execute$1320 ;
  wire \$auto$rs_design_edit.cc:657:execute$1322 ;
  wire \$auto$rs_design_edit.cc:657:execute$1310 ;
  wire \$auto$rs_design_edit.cc:657:execute$1311 ;
  wire \$auto$rs_design_edit.cc:657:execute$1323 ;
  wire \$auto$rs_design_edit.cc:657:execute$1313 ;
  wire \$auto$rs_design_edit.cc:657:execute$1324 ;
  wire \$auto$rs_design_edit.cc:657:execute$1314 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  wire [15:0] d;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ;
  wire \$auto$rs_design_edit.cc:657:execute$1315 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:110.18-110.23" *)
  wire dtack;
  wire \$auto$rs_design_edit.cc:657:execute$1316 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 ;
  wire \$auto$rs_design_edit.cc:657:execute$1321 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ;
  wire \$auto$rs_design_edit.cc:657:execute$1317 ;
  wire \$iopadmap$a[8] ;
  wire \$auto$rs_design_edit.cc:657:execute$1318 ;
  wire \$auto$rs_design_edit.cc:657:execute$1312 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 ;
  wire \$auto$rs_design_edit.cc:657:execute$1319 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1193  (
    .A({ \sdat_i[1] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1194  (
    .A({ \sdat_i[2] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1195  (
    .A({ \sdat_i[3] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1196  (
    .A({ \sdat_i[4] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1197  (
    .A({ \sdat_i[5] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1198  (
    .A(dtack),
    .Y(\$iopadmap$dtack_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$378  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[1] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[1] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$379  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[2] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[2] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$380  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[3] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[3] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$381  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[4] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[4] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$382  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[5] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[5] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$383  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[6] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[6] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$384  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[7] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[7] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$385  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[8] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[8] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$386  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$a[9] ),
    .E(1'h1),
    .Q(\$iopadmap$adr_o[9] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$387  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$1176$abc$377$li09_li09 ),
    .E(1'h1),
    .Q(\$iopadmap$cyc_o ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$388  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$1176$abc$377$li10_li10 ),
    .E(1'h1),
    .Q(dtack),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$389  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[0] ),
    .E(1'h1),
    .Q(\sdat_i[0] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$390  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[1] ),
    .E(1'h1),
    .Q(\sdat_i[1] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$391  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[2] ),
    .E(1'h1),
    .Q(\sdat_i[2] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$392  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[3] ),
    .E(1'h1),
    .Q(\sdat_i[3] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$393  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[4] ),
    .E(1'h1),
    .Q(\sdat_i[4] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$394  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[5] ),
    .E(1'h1),
    .Q(\sdat_i[5] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$395  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[6] ),
    .E(1'h1),
    .Q(\sdat_i[6] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$396  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[7] ),
    .E(1'h1),
    .Q(\sdat_i[7] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$397  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[8] ),
    .E(1'h1),
    .Q(\sdat_i[8] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$398  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[9] ),
    .E(1'h1),
    .Q(\sdat_i[9] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$399  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[10] ),
    .E(1'h1),
    .Q(\sdat_i[10] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$400  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[11] ),
    .E(1'h1),
    .Q(\sdat_i[11] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$401  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[12] ),
    .E(1'h1),
    .Q(\sdat_i[12] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$402  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[13] ),
    .E(1'h1),
    .Q(\sdat_i[13] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$403  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[14] ),
    .E(1'h1),
    .Q(\sdat_i[14] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$404  (
    .C(\$iopadmap$clk_o ),
    .D(\$iopadmap$dat_i[15] ),
    .E(1'h1),
    .Q(\sdat_i[15] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$405  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$1176$abc$377$li27_li27 ),
    .E(1'h1),
    .Q(\$iopadmap$sel_o[0] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$406  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$1176$abc$377$li28_li28 ),
    .E(1'h1),
    .Q(\$iopadmap$sel_o[1] ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$377$auto$blifparse.cc:377:parse_blif$407  (
    .C(\$iopadmap$clk_o ),
    .D(\$abc$1176$abc$377$li29_li29 ),
    .E(1'h1),
    .Q(\$iopadmap$we_o ),
    .R(\$iopadmap$reset_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1177  (
    .A({ \sdat_i[6] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1178  (
    .A({ \sdat_i[7] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1179  (
    .A({ \sdat_i[8] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[8])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1180  (
    .A({ \sdat_i[9] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[9])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1181  (
    .A({ \sdat_i[10] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[10])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1182  (
    .A({ \sdat_i[11] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[11])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1183  (
    .A({ \sdat_i[12] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[12])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1184  (
    .A({ \sdat_i[13] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[13])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1185  (
    .A({ \sdat_i[14] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[14])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1186  (
    .A({ \sdat_i[15] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[15])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1187  (
    .A({ \$iopadmap$uwe_n , \$iopadmap$lwe_n  }),
    .Y(\$abc$1176$abc$377$li29_li29 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1188  (
    .A({ \$iopadmap$uwe_n , \$iopadmap$oe_n  }),
    .Y(\$abc$1176$abc$377$li28_li28 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1189  (
    .A({ \$iopadmap$lwe_n , \$iopadmap$oe_n  }),
    .Y(\$abc$1176$abc$377$li27_li27 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1190  (
    .A({ \$iopadmap$ack_i , dtack }),
    .Y(\$abc$1176$abc$377$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1191  (
    .A({ \$iopadmap$berr , dtack, \$iopadmap$ack_i , \$iopadmap$cs_n  }),
    .Y(\$abc$1176$abc$377$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$1176$auto$blifparse.cc:535:parse_blif$1192  (
    .A({ \sdat_i[0] , \$iopadmap$cs_n , \$iopadmap$oe_n  }),
    .Y(d[0])
  );
  assign \$auto$rs_design_edit.cc:657:execute$1292  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1293  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1294  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1295  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1296  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1297  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1298  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1299  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1300  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1301  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1302  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1303  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1304  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1305  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1306  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1307  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1308  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1309  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1310  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1311  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1312  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1313  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1314  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1315  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1316  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1317  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1318  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1319  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1320  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1321  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1322  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1323  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$1324  = 1'h1;
  assign \$iopadmap$reset_n  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ;
  assign \$iopadmap$berr  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ;
  assign \$iopadmap$clk_o  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ;
endmodule
