# 100days_RTL
A 100-day journey of RTL design using Verilog â€“ covering logic circuits, data path elements, FSMs, and more.
