{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 13:05:59 2017 " "Info: Processing started: Thu Apr 06 13:05:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Debouncer -c Debouncer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Debouncer -c Debouncer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  Debouncer.v(89) " "Error (10170): Verilog HDL syntax error at Debouncer.v(89) near text \")\"; mismatched closing parenthesis " {  } { { "Debouncer.v" "" { Text "E:/EE342 DSD/my_codes/lab3_Debouncer/Debouncer.v" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Debouncer.v(89) " "Error (10170): Verilog HDL syntax error at Debouncer.v(89) near text \")\";  expecting \";\"" {  } { { "Debouncer.v" "" { Text "E:/EE342 DSD/my_codes/lab3_Debouncer/Debouncer.v" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SwOut_d1 Debouncer.v(89) " "Error (10149): Verilog HDL Declaration error at Debouncer.v(89): identifier \"SwOut_d1\" is already declared in the present scope" {  } { { "Debouncer.v" "" { Text "E:/EE342 DSD/my_codes/lab3_Debouncer/Debouncer.v" 89 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Debouncer2 Debouncer.v(56) " "Error (10112): Ignored design unit \"Debouncer2\" at Debouncer.v(56) due to previous errors" {  } { { "Debouncer.v" "" { Text "E:/EE342 DSD/my_codes/lab3_Debouncer/Debouncer.v" 56 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file debouncer.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Error: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 06 13:06:00 2017 " "Error: Processing ended: Thu Apr 06 13:06:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
