Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/Verilog/Prueba/adder4bit_tb_isim_beh.exe" -prj "D:/Verilog/Prueba/adder4bit_tb_beh.prj" "work.adder4bit_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Verilog/Prueba/fulladder.v" into library work
Analyzing Verilog file "D:/Verilog/Prueba/adder4bit.v" into library work
Analyzing Verilog file "D:/Verilog/Prueba/adder4bit_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fulladder
Compiling module adder4bit
Compiling module adder4bit_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/Verilog/Prueba/adder4bit_tb_isim_beh.exe
Fuse Memory Usage: 27752 KB
Fuse CPU Usage: 780 ms
