Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug  7 14:24:30 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/kernel_jacobi_2d_imper_timing_routed.rpt
| Design       : kernel_jacobi_2d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.710     -107.518                     75                 1844        0.093        0.000                      0                 1844        4.600        0.000                       0                  1077  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.710     -107.518                     75                 1844        0.093        0.000                      0                 1844        4.600        0.000                       0                  1077  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           75  Failing Endpoints,  Worst Slack       -2.710ns,  Total Violation     -107.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_12_reg_471_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 3.100ns (24.387%)  route 9.612ns (75.613%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.455    12.947    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X74Y156        LUT5 (Prop_lut5_I0_O)        0.053    13.000 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[1]_i_2/O
                         net (fo=3, routed)           0.330    13.331    grp_operator_double_div5_fu_173/call_ret4_16_i_i_lut_div5_chunk_fu_206_ap_return_0[1]
    SLICE_X76Y157        LUT5 (Prop_lut5_I0_O)        0.053    13.384 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[1]_i_1/O
                         net (fo=1, routed)           0.000    13.384    grp_operator_double_div5_fu_173_ap_return[1]
    SLICE_X76Y157        FDRE                                         r  tmp_12_reg_471_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    ap_clk
    SLICE_X76Y157        FDRE                                         r  tmp_12_reg_471_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X76Y157        FDRE (Setup_fdre_C_D)        0.071    10.674    tmp_12_reg_471_reg[1]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                 -2.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 reg_182_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/din0_buf1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.840%)  route 0.066ns (34.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    ap_clk
    SLICE_X83Y139        FDRE                                         r  reg_182_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_182_reg[34]/Q
                         net (fo=2, routed)           0.066     0.450    kernel_jacobi_2d_cud_U16/reg_182_reg[63][34]
    SLICE_X82Y139        LUT5 (Prop_lut5_I4_O)        0.028     0.478 r  kernel_jacobi_2d_cud_U16/din0_buf1[34]_i_1/O
                         net (fo=1, routed)           0.000     0.478    kernel_jacobi_2d_cud_U16/din0[34]
    SLICE_X82Y139        FDRE                                         r  kernel_jacobi_2d_cud_U16/din0_buf1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/ap_clk
    SLICE_X82Y139        FDRE                                         r  kernel_jacobi_2d_cud_U16/din0_buf1_reg[34]/C
                         clock pessimism              0.000     0.298    
    SLICE_X82Y139        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_cud_U16/din0_buf1_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y47    tmp_5_reg_408_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y133  reg_182_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X73Y115  tmp_9_reg_426_reg[0]/C



