{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646326319067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646326319067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  3 10:51:58 2022 " "Processing started: Thu Mar  3 10:51:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646326319068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646326319067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experimento3 -c Experimento3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experimento3 -c Experimento3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646326319068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646326319800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646326319800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_7_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_7_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco_7_seg " "Found entity 1: Deco_7_seg" {  } { { "Deco_7_seg.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/Deco_7_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646326330530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646326330530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_Deco " "Found entity 1: BCD_to_Deco" {  } { { "BCD_to_Deco.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/BCD_to_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646326330532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646326330532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Deco " "Found entity 1: BCD_Deco" {  } { { "BCD_Deco.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/BCD_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646326330534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646326330534 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CounterNBits.sv(8) " "Verilog HDL information at CounterNBits.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "CounterNBits.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/CounterNBits.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1646326330537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counternbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file counternbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CounterNBits " "Found entity 1: CounterNBits" {  } { { "CounterNBits.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/CounterNBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646326330538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646326330538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcounter2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcounter2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchCounter2Bits " "Found entity 1: TestBenchCounter2Bits" {  } { { "TestBenchCounter2Bits.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/TestBenchCounter2Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646326330541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646326330541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcounter4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcounter4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchCounter4Bits " "Found entity 1: TestBenchCounter4Bits" {  } { { "TestBenchCounter4Bits.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/TestBenchCounter4Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646326330544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646326330544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcounter6bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcounter6bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchCounter6Bits " "Found entity 1: TestBenchCounter6Bits" {  } { { "TestBenchCounter6Bits.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/TestBenchCounter6Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646326330547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646326330547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646326330549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646326330549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G main.sv(6) " "Verilog HDL Implicit Net warning at main.sv(6): created implicit net for \"G\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H main.sv(6) " "Verilog HDL Implicit Net warning at main.sv(6): created implicit net for \"H\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I main.sv(6) " "Verilog HDL Implicit Net warning at main.sv(6): created implicit net for \"I\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J main.sv(6) " "Verilog HDL Implicit Net warning at main.sv(6): created implicit net for \"J\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "K main.sv(6) " "Verilog HDL Implicit Net warning at main.sv(6): created implicit net for \"K\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L main.sv(6) " "Verilog HDL Implicit Net warning at main.sv(6): created implicit net for \"L\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M main.sv(6) " "Verilog HDL Implicit Net warning at main.sv(6): created implicit net for \"M\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 main.sv(9) " "Verilog HDL Implicit Net warning at main.sv(9): created implicit net for \"E1\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 main.sv(9) " "Verilog HDL Implicit Net warning at main.sv(9): created implicit net for \"F1\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 main.sv(9) " "Verilog HDL Implicit Net warning at main.sv(9): created implicit net for \"G1\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H1 main.sv(9) " "Verilog HDL Implicit Net warning at main.sv(9): created implicit net for \"H1\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I1 main.sv(9) " "Verilog HDL Implicit Net warning at main.sv(9): created implicit net for \"I1\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 main.sv(12) " "Verilog HDL Implicit Net warning at main.sv(12): created implicit net for \"E2\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 main.sv(12) " "Verilog HDL Implicit Net warning at main.sv(12): created implicit net for \"F2\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2 main.sv(12) " "Verilog HDL Implicit Net warning at main.sv(12): created implicit net for \"G2\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H2 main.sv(12) " "Verilog HDL Implicit Net warning at main.sv(12): created implicit net for \"H2\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2 main.sv(12) " "Verilog HDL Implicit Net warning at main.sv(12): created implicit net for \"I2\"" {  } { { "main.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1646326330550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646326330613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterNBits CounterNBits:counter5 " "Elaborating entity \"CounterNBits\" for hierarchy \"CounterNBits:counter5\"" {  } { { "main.sv" "counter5" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646326330667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CounterNBits.sv(15) " "Verilog HDL assignment warning at CounterNBits.sv(15): truncated value with size 32 to match size of target (6)" {  } { { "CounterNBits.sv" "" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/CounterNBits.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646326330668 "|main|CounterNBits:counter5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Deco BCD_Deco:bcd_deco " "Elaborating entity \"BCD_Deco\" for hierarchy \"BCD_Deco:bcd_deco\"" {  } { { "main.sv" "bcd_deco" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646326330680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_Deco BCD_to_Deco:BCDToDeco1 " "Elaborating entity \"BCD_to_Deco\" for hierarchy \"BCD_to_Deco:BCDToDeco1\"" {  } { { "main.sv" "BCDToDeco1" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646326330697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco_7_seg Deco_7_seg:Deco_7_seg1 " "Elaborating entity \"Deco_7_seg\" for hierarchy \"Deco_7_seg:Deco_7_seg1\"" {  } { { "main.sv" "Deco_7_seg1" { Text "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/main.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646326330711 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1646326330793 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/output_files/Experimento3.map.smsg " "Generated suppressed messages file C:/Users/ronny/Documents/FPGA Devices/Lab2/Experimento3/output_files/Experimento3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1646326330827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646326330841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  3 10:52:10 2022 " "Processing ended: Thu Mar  3 10:52:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646326330841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646326330841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646326330841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646326330841 ""}
