$date
	Fri May  1 10:55:14 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alutest $end
$var wire 8 ! O [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 4 $ CTR [3:0] $end
$var reg 1 % ck $end
$scope module ALU $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 4 ( CTR [3:0] $end
$var wire 1 ) ck $end
$var reg 4 * C [3:0] $end
$var reg 8 + INA [7:0] $end
$var reg 8 , INB [7:0] $end
$var reg 8 - O [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
bx *
0)
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#10
1%
1)
#20
b1001 $
b1001 (
b10000001 #
b10000001 '
b100100 "
b100100 &
0%
0)
#30
b10000001 ,
b100100 +
b1001 *
1%
1)
#40
b1101 $
b1101 (
b1101 #
b1101 '
b1100011 "
b1100011 &
0%
0)
#50
b1001000 -
b1001000 !
b1101 ,
b1100011 +
b1101 *
1%
1)
#60
b1 $
b1 (
b10010 #
b10010 '
b1100101 "
b1100101 &
0%
0)
#70
b1010110 -
b1010110 !
b10010 ,
b1100101 +
b1 *
1%
1)
#80
b1101 $
b1101 (
b1110110 #
b1110110 '
b1101 "
b1101 &
0%
0)
#90
b11001010 -
b11001010 !
b1110110 ,
b1101 +
b1101 *
1%
1)
#100
b1001 $
b1001 (
b10001100 #
b10001100 '
b11101101 "
b11101101 &
0%
0)
#110
b1111111 -
b1111111 !
b10001100 ,
b11101101 +
b1001 *
1%
1)
#120
b1010 $
b1010 (
b11000101 #
b11000101 '
b11000110 "
b11000110 &
0%
0)
#130
b1100001 -
b1100001 !
b11000101 ,
b11000110 +
b1010 *
1%
1)
#140
b10 $
b10 (
b1110111 #
b1110111 '
b11100101 "
b11100101 &
0%
0)
#150
b1110111 ,
b11100101 +
b10 *
1%
1)
