<stg><name>top</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 %sw_V), !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i3* %led_V), !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %sw_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %sw_V)

]]></Node>
<StgValue><ssdm name="sw_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:4  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %xor_ln8 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %xor_ln8_1 = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="xor_ln8_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln8 = and i1 %xor_ln8_1, %xor_ln8

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:9  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %xor_ln9 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="xor_ln9"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln9 = and i1 %xor_ln8_1, %xor_ln9

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %and_ln9_1 = and i1 %and_ln9, %tmp

]]></Node>
<StgValue><ssdm name="and_ln9_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln9_2 = and i1 %tmp_1, %xor_ln8

]]></Node>
<StgValue><ssdm name="and_ln9_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_ln9 = or i1 %and_ln9_2, %and_ln9_1

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
:15  %p_Result_s = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 false, i1 %or_ln9, i1 %and_ln8)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_auto.i3P(i3* %led_V, i3 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
:17  ret void

]]></Node>
<StgValue><ssdm name="ret_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="20" name="sw_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sw_V"/></StgValue>
</port>
<port id="21" name="led_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="led_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="23" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="22" toId="2">
</dataflow>
<dataflow id="24" from="sw_V" to="specbitsmap_ln0" fromId="20" toId="2">
</dataflow>
<dataflow id="25" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="22" toId="3">
</dataflow>
<dataflow id="26" from="led_V" to="specbitsmap_ln0" fromId="21" toId="3">
</dataflow>
<dataflow id="28" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="top_str" to="spectopmodule_ln0" fromId="29" toId="4">
</dataflow>
<dataflow id="32" from="_ssdm_op_Read.ap_auto.i4" to="sw_V_read" fromId="31" toId="5">
</dataflow>
<dataflow id="33" from="sw_V" to="sw_V_read" fromId="20" toId="5">
</dataflow>
<dataflow id="35" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="34" toId="6">
</dataflow>
<dataflow id="36" from="sw_V_read" to="tmp" fromId="5" toId="6">
</dataflow>
<dataflow id="38" from="StgValue_37" to="tmp" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_1" fromId="34" toId="7">
</dataflow>
<dataflow id="40" from="sw_V_read" to="tmp_1" fromId="5" toId="7">
</dataflow>
<dataflow id="42" from="StgValue_41" to="tmp_1" fromId="41" toId="7">
</dataflow>
<dataflow id="43" from="tmp" to="xor_ln8" fromId="6" toId="8">
</dataflow>
<dataflow id="45" from="StgValue_44" to="xor_ln8" fromId="44" toId="8">
</dataflow>
<dataflow id="46" from="tmp_1" to="xor_ln8_1" fromId="7" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_44" to="xor_ln8_1" fromId="44" toId="9">
</dataflow>
<dataflow id="48" from="xor_ln8_1" to="and_ln8" fromId="9" toId="10">
</dataflow>
<dataflow id="49" from="xor_ln8" to="and_ln8" fromId="8" toId="10">
</dataflow>
<dataflow id="50" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_2" fromId="34" toId="11">
</dataflow>
<dataflow id="51" from="sw_V_read" to="tmp_2" fromId="5" toId="11">
</dataflow>
<dataflow id="53" from="StgValue_52" to="tmp_2" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="tmp_2" to="xor_ln9" fromId="11" toId="12">
</dataflow>
<dataflow id="55" from="StgValue_44" to="xor_ln9" fromId="44" toId="12">
</dataflow>
<dataflow id="56" from="xor_ln8_1" to="and_ln9" fromId="9" toId="13">
</dataflow>
<dataflow id="57" from="xor_ln9" to="and_ln9" fromId="12" toId="13">
</dataflow>
<dataflow id="58" from="and_ln9" to="and_ln9_1" fromId="13" toId="14">
</dataflow>
<dataflow id="59" from="tmp" to="and_ln9_1" fromId="6" toId="14">
</dataflow>
<dataflow id="60" from="tmp_1" to="and_ln9_2" fromId="7" toId="15">
</dataflow>
<dataflow id="61" from="xor_ln8" to="and_ln9_2" fromId="8" toId="15">
</dataflow>
<dataflow id="62" from="and_ln9_2" to="or_ln9" fromId="15" toId="16">
</dataflow>
<dataflow id="63" from="and_ln9_1" to="or_ln9" fromId="14" toId="16">
</dataflow>
<dataflow id="65" from="_ssdm_op_BitConcatenate.i3.i1.i1.i1" to="p_Result_s" fromId="64" toId="17">
</dataflow>
<dataflow id="67" from="StgValue_66" to="p_Result_s" fromId="66" toId="17">
</dataflow>
<dataflow id="68" from="or_ln9" to="p_Result_s" fromId="16" toId="17">
</dataflow>
<dataflow id="69" from="and_ln8" to="p_Result_s" fromId="10" toId="17">
</dataflow>
<dataflow id="71" from="_ssdm_op_Write.ap_auto.i3P" to="write_ln10" fromId="70" toId="18">
</dataflow>
<dataflow id="72" from="led_V" to="write_ln10" fromId="21" toId="18">
</dataflow>
<dataflow id="73" from="p_Result_s" to="write_ln10" fromId="17" toId="18">
</dataflow>
</dataflows>


</stg>
