# Traffic Light Controller (TLC) Using Verilog 

## ğŸ“˜ Project Description
This project implements a **Traffic Light Controller (TLC)** using **Verilog H**.  
The design follows a **finite state machine (FSM) approach** to control traffic signals (Red, Green, Yellow) based on clock cycles. A complete testbench is included to verify state transitions through simulation.

---

## ğŸ“ Project Structure

Traffic-Light-Controller/
â”‚
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ design.v # Traffic Light Controller RTL Design
â”‚ â””â”€â”€ test_bench.v # Testbench
â”‚
â”œâ”€â”€ docs/
â”‚ â””â”€â”€ waveform.png # (Optional) Simulation waveform
â”‚
â””â”€â”€ README.md

## ğŸš¦ Importance of Traffic Light Controller
- Traffic light systems are **real-time control systems**
- Widely used in **smart cities and embedded applications**
- Demonstrates **FSM-based design methodology**
- Common example in **VLSI and embedded system courses**
- Frequently asked in **interviews and academic labs**

---

## ğŸ¯ Need for This Project
This project helps beginners understand:
- Finite State Machines (FSM)
- Clock-driven sequential circuits
- Reset logic implementation
- State transitions using counters
- Real-world control system modeling using Verilog

---

## â­ Features
- FSM-based traffic control logic  
- Three traffic states: **Red, Green, Yellow**  
- Counter-driven timing control  
- Synchronous reset  
- Fully synthesizable RTL code  
- Testbench with waveform generation  

---

## ğŸ” State Details

| State  | Code | Description |
|------|------|-------------|
| Red    | 00   | Stop Traffic |
| Green  | 01   | Allow Traffic |
| Yellow | 11   | Prepare to Stop |

---

## ğŸ§ª Example Operation

**Reset Applied â†’ State = RED**

| Clock Cycles | State  |
|-------------|--------|
| 0 â€“ 5       | RED    |
| 6 â€“ 10      | GREEN  |
| 11 â€“ 15     | YELLOW |
| After 15    | RED    |

This cycle repeats continuously.

---

## ğŸ›  How to Run the Simulation
Using EDA tool:

Add both design files and the testbench to your Verilog simulator
Compile and Run
Verify outputs


---

## ğŸ“š Learning Outcomes
After completing this project, you will understand:
- FSM design using Verilog HDL
- Sequential logic using clock and reset
- Counter-based timing control
- Testbench creation and waveform analysis
- Practical application of digital design concepts

---

## ğŸ Conclusion
This Traffic Light Controller project demonstrates a real-world application of FSM-based design using Verilog HDL. It is a strong foundation project for students learning **digital design, VLSI, and embedded systems**.
---







