#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 30 22:35:43 2024
# Process ID: 11588
# Current directory: D:/Labs/semester_7/POCP/Lab2/Mux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17376 D:\Labs\semester_7\POCP\Lab2\Mux\Mux.xpr
# Log file: D:/Labs/semester_7/POCP/Lab2/Mux/vivado.log
# Journal file: D:/Labs/semester_7/POCP/Lab2/Mux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Labs/semester_7/POCP/Lab2/Mux/Mux.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_1_b.vhd w ]
add_files D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_1_b.vhd
close [ open D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd w ]
add_files D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim]
close [ open D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd w ]
add_files -fileset sim D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd
update_compile_order -fileset sim
set_property top decoder_2_4_mux_sim [get_filesets sim]
set_property top_lib xil_defaultlib [get_filesets sim]
update_compile_order -fileset sim
launch_simulation -simset sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_2_4_mux_sim' in fileset 'sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
"xvhdl --incr --relax -prj decoder_2_4_mux_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_1_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_1_b
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4_mux_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c41d8e98a8e54d219d7bbbc5b8f91ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_2_4_mux_sim_behav xil_defaultlib.decoder_2_4_mux_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture a_decoder_2_4_b of entity xil_defaultlib.decoder_2_4 [decoder_2_4_default_uniq_0]
Compiling architecture a_decoder_2_1_b of entity xil_defaultlib.decoder_2_1_b [decoder_2_1_b_default]
Compiling architecture a_and2 of entity xil_defaultlib.and2 [and2_default]
Compiling architecture a_decoder_2_4_s of entity xil_defaultlib.decoder_2_4 [decoder_2_4_default_uniq_1]
Compiling architecture behaviour of entity xil_defaultlib.decoder_2_4_mux_sim
Built simulation snapshot decoder_2_4_mux_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim/xsim.dir/decoder_2_4_mux_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 30 23:21:09 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_2_4_mux_sim_behav -key {Behavioral:sim:Functional:decoder_2_4_mux_sim} -tclbatch {decoder_2_4_mux_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source decoder_2_4_mux_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: End of simulation
Time: 80 ns  Iteration: 0  Process: /decoder_2_4_mux_sim/sim_proc  File: D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd
$finish called at time : 80 ns : File "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" Line 50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_2_4_mux_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.605 ; gain = 23.754
add_bp {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} 40
remove_bps -file {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} -line 40
add_bp {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} 40
add_bp {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} 41
remove_bps -file {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} -line 41
remove_bps -file {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} -line 40
add_bp {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} 46
remove_bps -file {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} -line 46
add_bp {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} 48
remove_bps -file {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} -line 48
add_bp {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} 50
remove_bps -file {D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd} -line 50
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_2_4_mux_sim' in fileset 'sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
"xvhdl --incr --relax -prj decoder_2_4_mux_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4_mux_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c41d8e98a8e54d219d7bbbc5b8f91ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_2_4_mux_sim_behav xil_defaultlib.decoder_2_4_mux_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture a_decoder_2_1_b of entity xil_defaultlib.decoder_2_1_b [decoder_2_1_b_default]
Compiling architecture a_and2 of entity xil_defaultlib.and2 [and2_default]
Compiling architecture a_decoder_2_4_s of entity xil_defaultlib.decoder_2_4 [decoder_2_4_default_uniq_0]
Compiling architecture a_decoder_2_4_b of entity xil_defaultlib.decoder_2_4 [decoder_2_4_default_uniq_1]
Compiling architecture behaviour of entity xil_defaultlib.decoder_2_4_mux_sim
Built simulation snapshot decoder_2_4_mux_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_2_4_mux_sim_behav -key {Behavioral:sim:Functional:decoder_2_4_mux_sim} -tclbatch {decoder_2_4_mux_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source decoder_2_4_mux_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: End of simulation
Time: 80 ns  Iteration: 0  Process: /decoder_2_4_mux_sim/sim_proc  File: D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd
$finish called at time : 80 ns : File "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" Line 50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_2_4_mux_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top decoder_2_4 [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch a_decoder_2_4_s [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: decoder_2_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.664 ; gain = 111.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_2_4' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:22]
INFO: [Synth 8-3491] module 'decoder_2_1_b' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_1_b.vhd:4' bound to instance 'U1' of component 'decoder_2_1_b' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder_2_1_b' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_1_b.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'decoder_2_1_b' (1#1) [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_1_b.vhd:10]
INFO: [Synth 8-3491] module 'decoder_2_1_b' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_1_b.vhd:4' bound to instance 'U2' of component 'decoder_2_1_b' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:39]
INFO: [Synth 8-3491] module 'and2' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:4' bound to instance 'U3' of component 'and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_and2' (2#1) [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:10]
INFO: [Synth 8-3491] module 'and2' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:4' bound to instance 'U4' of component 'and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:41]
INFO: [Synth 8-3491] module 'and2' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:4' bound to instance 'U5' of component 'and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:42]
INFO: [Synth 8-3491] module 'and2' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:4' bound to instance 'U6' of component 'and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:43]
INFO: [Synth 8-3491] module 'and2' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:4' bound to instance 'U7' of component 'and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:44]
INFO: [Synth 8-3491] module 'and2' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:4' bound to instance 'U8' of component 'and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:45]
INFO: [Synth 8-3491] module 'and2' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:4' bound to instance 'U9' of component 'and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:46]
INFO: [Synth 8-3491] module 'and2' declared at 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/and2.vhd:4' bound to instance 'U10' of component 'and2' [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'decoder_2_4' (3#1) [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1179.703 ; gain = 166.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1179.703 ; gain = 166.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1179.703 ; gain = 166.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1502.734 ; gain = 490.020
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1502.734 ; gain = 490.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_2_4_mux_sim' in fileset 'sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
"xvhdl --incr --relax -prj decoder_2_4_mux_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4_mux_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c41d8e98a8e54d219d7bbbc5b8f91ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_2_4_mux_sim_behav xil_defaultlib.decoder_2_4_mux_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture a_decoder_2_1_b of entity xil_defaultlib.decoder_2_1_b [decoder_2_1_b_default]
Compiling architecture a_and2 of entity xil_defaultlib.and2 [and2_default]
Compiling architecture a_decoder_2_4_s of entity xil_defaultlib.decoder_2_4 [decoder_2_4_default]
Compiling architecture behaviour of entity xil_defaultlib.decoder_2_4_mux_sim
Built simulation snapshot decoder_2_4_mux_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_2_4_mux_sim_behav -key {Behavioral:sim:Functional:decoder_2_4_mux_sim} -tclbatch {decoder_2_4_mux_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source decoder_2_4_mux_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: End of simulation
Time: 80 ns  Iteration: 0  Process: /decoder_2_4_mux_sim/sim_proc  File: D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd
$finish called at time : 80 ns : File "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_2_4_mux_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close [ open D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4_b.vhd w ]
add_files D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4_b.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_2_4_mux_sim' in fileset 'sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
"xvhdl --incr --relax -prj decoder_2_4_mux_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4_s
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sources_1/new/decoder_2_4_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4_b
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4_mux_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c41d8e98a8e54d219d7bbbc5b8f91ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_2_4_mux_sim_behav xil_defaultlib.decoder_2_4_mux_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture a_decoder_2_1_b of entity xil_defaultlib.decoder_2_1_b [decoder_2_1_b_default]
Compiling architecture a_and2 of entity xil_defaultlib.and2 [and2_default]
Compiling architecture a_decoder_2_4_s of entity xil_defaultlib.decoder_2_4_s [decoder_2_4_s_default]
Compiling architecture a_decoder_2_4_b of entity xil_defaultlib.decoder_2_4_b [decoder_2_4_b_default]
Compiling architecture behaviour of entity xil_defaultlib.decoder_2_4_mux_sim
Built simulation snapshot decoder_2_4_mux_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_2_4_mux_sim_behav -key {Behavioral:sim:Functional:decoder_2_4_mux_sim} -tclbatch {decoder_2_4_mux_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source decoder_2_4_mux_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: End of simulation
Time: 80 ns  Iteration: 0  Process: /decoder_2_4_mux_sim/sim_proc  File: D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd
$finish called at time : 80 ns : File "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_2_4_mux_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_2_4_mux_sim' in fileset 'sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
"xvhdl --incr --relax -prj decoder_2_4_mux_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4_mux_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c41d8e98a8e54d219d7bbbc5b8f91ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_2_4_mux_sim_behav xil_defaultlib.decoder_2_4_mux_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture a_decoder_2_1_b of entity xil_defaultlib.decoder_2_1_b [decoder_2_1_b_default]
Compiling architecture a_and2 of entity xil_defaultlib.and2 [and2_default]
Compiling architecture a_decoder_2_4_s of entity xil_defaultlib.decoder_2_4_s [decoder_2_4_s_default]
Compiling architecture a_decoder_2_4_b of entity xil_defaultlib.decoder_2_4_b [decoder_2_4_b_default]
Compiling architecture behaviour of entity xil_defaultlib.decoder_2_4_mux_sim
Built simulation snapshot decoder_2_4_mux_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Labs/semester_7/POCP/Lab2/Mux/Mux.sim/sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_2_4_mux_sim_behav -key {Behavioral:sim:Functional:decoder_2_4_mux_sim} -tclbatch {decoder_2_4_mux_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source decoder_2_4_mux_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: End of simulation
Time: 80 ns  Iteration: 0  Process: /decoder_2_4_mux_sim/sim_proc  File: D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd
$finish called at time : 80 ns : File "D:/Labs/semester_7/POCP/Lab2/Mux/Mux.srcs/sim/new/decoder_2_4_sim.vhd" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_2_4_mux_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 23:47:01 2024...
