begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- llvm/Target/TargetLowering.h - Target Lowering Info -----*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|///
end_comment

begin_comment
comment|/// \file
end_comment

begin_comment
comment|/// This file describes how to lower LLVM code to machine code.  This has two
end_comment

begin_comment
comment|/// main components:
end_comment

begin_comment
comment|///
end_comment

begin_comment
comment|///  1. Which ValueTypes are natively supported by the target.
end_comment

begin_comment
comment|///  2. Which operations are supported for supported ValueTypes.
end_comment

begin_comment
comment|///  3. Cost thresholds for alternative implementations of certain operations.
end_comment

begin_comment
comment|///
end_comment

begin_comment
comment|/// In addition it has a few other components, like information about FP
end_comment

begin_comment
comment|/// immediates.
end_comment

begin_comment
comment|///
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_TARGET_TARGETLOWERING_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_TARGET_TARGETLOWERING_H
end_define

begin_include
include|#
directive|include
file|"llvm/ADT/DenseMap.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/DAGCombine.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/RuntimeLibcalls.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/SelectionDAGNodes.h"
end_include

begin_include
include|#
directive|include
file|"llvm/IR/Attributes.h"
end_include

begin_include
include|#
directive|include
file|"llvm/IR/CallSite.h"
end_include

begin_include
include|#
directive|include
file|"llvm/IR/CallingConv.h"
end_include

begin_include
include|#
directive|include
file|"llvm/IR/IRBuilder.h"
end_include

begin_include
include|#
directive|include
file|"llvm/IR/InlineAsm.h"
end_include

begin_include
include|#
directive|include
file|"llvm/IR/Instructions.h"
end_include

begin_include
include|#
directive|include
file|"llvm/MC/MCRegisterInfo.h"
end_include

begin_include
include|#
directive|include
file|"llvm/Target/TargetCallingConv.h"
end_include

begin_include
include|#
directive|include
file|"llvm/Target/TargetMachine.h"
end_include

begin_include
include|#
directive|include
file|<climits>
end_include

begin_include
include|#
directive|include
file|<map>
end_include

begin_include
include|#
directive|include
file|<vector>
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|CallInst
decl_stmt|;
name|class
name|CCState
decl_stmt|;
name|class
name|FastISel
decl_stmt|;
name|class
name|FunctionLoweringInfo
decl_stmt|;
name|class
name|ImmutableCallSite
decl_stmt|;
name|class
name|IntrinsicInst
decl_stmt|;
name|class
name|MachineBasicBlock
decl_stmt|;
name|class
name|MachineFunction
decl_stmt|;
name|class
name|MachineInstr
decl_stmt|;
name|class
name|MachineJumpTableInfo
decl_stmt|;
name|class
name|MachineLoop
decl_stmt|;
name|class
name|Mangler
decl_stmt|;
name|class
name|MCContext
decl_stmt|;
name|class
name|MCExpr
decl_stmt|;
name|class
name|MCSymbol
decl_stmt|;
name|template
operator|<
name|typename
name|T
operator|>
name|class
name|SmallVectorImpl
expr_stmt|;
name|class
name|DataLayout
decl_stmt|;
name|class
name|TargetRegisterClass
decl_stmt|;
name|class
name|TargetLibraryInfo
decl_stmt|;
name|class
name|TargetLoweringObjectFile
decl_stmt|;
name|class
name|Value
decl_stmt|;
name|namespace
name|Sched
block|{
enum|enum
name|Preference
block|{
name|None
block|,
comment|// No preference
name|Source
block|,
comment|// Follow source order.
name|RegPressure
block|,
comment|// Scheduling for lowest register pressure.
name|Hybrid
block|,
comment|// Scheduling for both latency and register pressure.
name|ILP
block|,
comment|// Scheduling for ILP in low register pressure mode.
name|VLIW
comment|// Scheduling for VLIW targets.
block|}
enum|;
block|}
comment|/// This base class for TargetLowering contains the SelectionDAG-independent
comment|/// parts that can be used from the rest of CodeGen.
name|class
name|TargetLoweringBase
block|{
name|TargetLoweringBase
argument_list|(
argument|const TargetLoweringBase&
argument_list|)
name|LLVM_DELETED_FUNCTION
expr_stmt|;
name|void
name|operator
init|=
operator|(
specifier|const
name|TargetLoweringBase
operator|&
operator|)
name|LLVM_DELETED_FUNCTION
decl_stmt|;
name|public
label|:
comment|/// This enum indicates whether operations are valid for a target, and if not,
comment|/// what action should be used to make them valid.
enum|enum
name|LegalizeAction
block|{
name|Legal
block|,
comment|// The target natively supports this operation.
name|Promote
block|,
comment|// This operation should be executed in a larger type.
name|Expand
block|,
comment|// Try to expand this to other ops, otherwise use a libcall.
name|Custom
comment|// Use the LowerOperation hook to implement custom lowering.
block|}
enum|;
comment|/// This enum indicates whether a types are legal for a target, and if not,
comment|/// what action should be used to make them valid.
enum|enum
name|LegalizeTypeAction
block|{
name|TypeLegal
block|,
comment|// The target natively supports this type.
name|TypePromoteInteger
block|,
comment|// Replace this integer with a larger one.
name|TypeExpandInteger
block|,
comment|// Split this integer into two of half the size.
name|TypeSoftenFloat
block|,
comment|// Convert this float to a same size integer type.
name|TypeExpandFloat
block|,
comment|// Split this float into two of half the size.
name|TypeScalarizeVector
block|,
comment|// Replace this one-element vector with its element.
name|TypeSplitVector
block|,
comment|// Split this vector into two of half the size.
name|TypeWidenVector
comment|// This vector should be widened into a larger vector.
block|}
enum|;
comment|/// LegalizeKind holds the legalization kind that needs to happen to EVT
comment|/// in order to type-legalize it.
typedef|typedef
name|std
operator|::
name|pair
operator|<
name|LegalizeTypeAction
operator|,
name|EVT
operator|>
name|LegalizeKind
expr_stmt|;
comment|/// Enum that describes how the target represents true/false values.
enum|enum
name|BooleanContent
block|{
name|UndefinedBooleanContent
block|,
comment|// Only bit 0 counts, the rest can hold garbage.
name|ZeroOrOneBooleanContent
block|,
comment|// All bits zero except for bit 0.
name|ZeroOrNegativeOneBooleanContent
comment|// All bits equal to bit 0.
block|}
enum|;
comment|/// Enum that describes what type of support for selects the target has.
enum|enum
name|SelectSupportKind
block|{
name|ScalarValSelect
block|,
comment|// The target supports scalar selects (ex: cmov).
name|ScalarCondVectorVal
block|,
comment|// The target supports selects with a scalar condition
comment|// and vector values (ex: cmov).
name|VectorMaskSelect
comment|// The target supports vector selects with a vector
comment|// mask (ex: x86 blends).
block|}
enum|;
specifier|static
name|ISD
operator|::
name|NodeType
name|getExtendForContent
argument_list|(
argument|BooleanContent Content
argument_list|)
block|{
switch|switch
condition|(
name|Content
condition|)
block|{
case|case
name|UndefinedBooleanContent
case|:
comment|// Extend by adding rubbish bits.
return|return
name|ISD
operator|::
name|ANY_EXTEND
return|;
case|case
name|ZeroOrOneBooleanContent
case|:
comment|// Extend by adding zero bits.
return|return
name|ISD
operator|::
name|ZERO_EXTEND
return|;
case|case
name|ZeroOrNegativeOneBooleanContent
case|:
comment|// Extend by copying the sign bit.
return|return
name|ISD
operator|::
name|SIGN_EXTEND
return|;
block|}
name|llvm_unreachable
argument_list|(
literal|"Invalid content kind"
argument_list|)
expr_stmt|;
block|}
comment|/// NOTE: The TargetMachine owns TLOF.
name|explicit
name|TargetLoweringBase
argument_list|(
specifier|const
name|TargetMachine
operator|&
name|TM
argument_list|)
expr_stmt|;
name|virtual
operator|~
name|TargetLoweringBase
argument_list|()
block|{}
name|protected
operator|:
comment|/// \brief Initialize all of the actions to default values.
name|void
name|initActions
argument_list|()
expr_stmt|;
name|public
label|:
specifier|const
name|TargetMachine
operator|&
name|getTargetMachine
argument_list|()
specifier|const
block|{
return|return
name|TM
return|;
block|}
specifier|const
name|DataLayout
operator|*
name|getDataLayout
argument_list|()
specifier|const
block|{
return|return
name|DL
return|;
block|}
specifier|const
name|TargetLoweringObjectFile
operator|&
name|getObjFileLowering
argument_list|()
specifier|const
block|{
return|return
operator|*
name|TM
operator|.
name|getObjFileLowering
argument_list|()
return|;
block|}
name|bool
name|isBigEndian
argument_list|()
specifier|const
block|{
return|return
operator|!
name|IsLittleEndian
return|;
block|}
name|bool
name|isLittleEndian
argument_list|()
specifier|const
block|{
return|return
name|IsLittleEndian
return|;
block|}
comment|/// Return the pointer type for the given address space, defaults to
comment|/// the pointer type from the data layout.
comment|/// FIXME: The default needs to be removed once all the code is updated.
name|virtual
name|MVT
name|getPointerTy
argument_list|(
name|uint32_t
comment|/*AS*/
operator|=
literal|0
argument_list|)
decl|const
decl_stmt|;
name|unsigned
name|getPointerSizeInBits
argument_list|(
name|uint32_t
name|AS
operator|=
literal|0
argument_list|)
decl|const
decl_stmt|;
name|unsigned
name|getPointerTypeSizeInBits
argument_list|(
name|Type
operator|*
name|Ty
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|MVT
name|getScalarShiftAmountTy
argument_list|(
name|EVT
name|LHSTy
argument_list|)
decl|const
decl_stmt|;
name|EVT
name|getShiftAmountTy
argument_list|(
name|EVT
name|LHSTy
argument_list|)
decl|const
decl_stmt|;
comment|/// Returns the type to be used for the index operand of:
comment|/// ISD::INSERT_VECTOR_ELT, ISD::EXTRACT_VECTOR_ELT,
comment|/// ISD::INSERT_SUBVECTOR, and ISD::EXTRACT_SUBVECTOR
name|virtual
name|MVT
name|getVectorIdxTy
argument_list|()
specifier|const
block|{
return|return
name|getPointerTy
argument_list|()
return|;
block|}
comment|/// Return true if the select operation is expensive for this target.
name|bool
name|isSelectExpensive
argument_list|()
specifier|const
block|{
return|return
name|SelectIsExpensive
return|;
block|}
name|virtual
name|bool
name|isSelectSupported
argument_list|(
name|SelectSupportKind
comment|/*kind*/
argument_list|)
decl|const
block|{
return|return
name|true
return|;
block|}
comment|/// Return true if multiple condition registers are available.
name|bool
name|hasMultipleConditionRegisters
argument_list|()
specifier|const
block|{
return|return
name|HasMultipleConditionRegisters
return|;
block|}
comment|/// Return true if the target has BitExtract instructions.
name|bool
name|hasExtractBitsInsn
argument_list|()
specifier|const
block|{
return|return
name|HasExtractBitsInsn
return|;
block|}
comment|/// Return the preferred vector type legalization action.
name|virtual
name|TargetLoweringBase
operator|::
name|LegalizeTypeAction
name|getPreferredVectorAction
argument_list|(
argument|EVT VT
argument_list|)
specifier|const
block|{
comment|// The default action for one element vectors is to scalarize
if|if
condition|(
name|VT
operator|.
name|getVectorNumElements
argument_list|()
operator|==
literal|1
condition|)
return|return
name|TypeScalarizeVector
return|;
comment|// The default action for other vectors is to promote
return|return
name|TypePromoteInteger
return|;
block|}
comment|// There are two general methods for expanding a BUILD_VECTOR node:
comment|//  1. Use SCALAR_TO_VECTOR on the defined scalar values and then shuffle
comment|//     them together.
comment|//  2. Build the vector on the stack and then load it.
comment|// If this function returns true, then method (1) will be used, subject to
comment|// the constraint that all of the necessary shuffles are legal (as determined
comment|// by isShuffleMaskLegal). If this function returns false, then method (2) is
comment|// always used. The vector type, and the number of defined values, are
comment|// provided.
name|virtual
name|bool
name|shouldExpandBuildVectorWithShuffles
argument_list|(
name|EVT
comment|/* VT */
argument_list|,
name|unsigned
name|DefinedValues
argument_list|)
decl|const
block|{
return|return
name|DefinedValues
operator|<
literal|3
return|;
block|}
comment|/// Return true if integer divide is usually cheaper than a sequence of
comment|/// several shifts, adds, and multiplies for this target.
name|bool
name|isIntDivCheap
argument_list|()
specifier|const
block|{
return|return
name|IntDivIsCheap
return|;
block|}
comment|/// Return true if sqrt(x) is as cheap or cheaper than 1 / rsqrt(x)
name|bool
name|isFsqrtCheap
argument_list|()
specifier|const
block|{
return|return
name|FsqrtIsCheap
return|;
block|}
comment|/// Returns true if target has indicated at least one type should be bypassed.
name|bool
name|isSlowDivBypassed
argument_list|()
specifier|const
block|{
return|return
operator|!
name|BypassSlowDivWidths
operator|.
name|empty
argument_list|()
return|;
block|}
comment|/// Returns map of slow types for division or remainder with corresponding
comment|/// fast types
specifier|const
name|DenseMap
operator|<
name|unsigned
name|int
operator|,
name|unsigned
name|int
operator|>
operator|&
name|getBypassSlowDivWidths
argument_list|()
specifier|const
block|{
return|return
name|BypassSlowDivWidths
return|;
block|}
comment|/// Return true if pow2 sdiv is cheaper than a chain of sra/srl/add/sra.
name|bool
name|isPow2SDivCheap
argument_list|()
specifier|const
block|{
return|return
name|Pow2SDivIsCheap
return|;
block|}
comment|/// Return true if Flow Control is an expensive operation that should be
comment|/// avoided.
name|bool
name|isJumpExpensive
argument_list|()
specifier|const
block|{
return|return
name|JumpIsExpensive
return|;
block|}
comment|/// Return true if selects are only cheaper than branches if the branch is
comment|/// unlikely to be predicted right.
name|bool
name|isPredictableSelectExpensive
argument_list|()
specifier|const
block|{
return|return
name|PredictableSelectIsExpensive
return|;
block|}
comment|/// isLoadBitCastBeneficial() - Return true if the following transform
comment|/// is beneficial.
comment|/// fold (conv (load x)) -> (load (conv*)x)
comment|/// On architectures that don't natively support some vector loads efficiently,
comment|/// casting the load to a smaller vector of larger types and loading
comment|/// is more efficient, however, this can be undone by optimizations in
comment|/// dag combiner.
name|virtual
name|bool
name|isLoadBitCastBeneficial
argument_list|(
name|EVT
comment|/* Load */
argument_list|,
name|EVT
comment|/* Bitcast */
argument_list|)
decl|const
block|{
return|return
name|true
return|;
block|}
comment|/// \brief Return true if it is cheap to speculate a call to intrinsic cttz.
name|virtual
name|bool
name|isCheapToSpeculateCttz
argument_list|()
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// \brief Return true if it is cheap to speculate a call to intrinsic ctlz.
name|virtual
name|bool
name|isCheapToSpeculateCtlz
argument_list|()
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// \brief Return if the target supports combining a
comment|/// chain like:
comment|/// \code
comment|///   %andResult = and %val1, #imm-with-one-bit-set;
comment|///   %icmpResult = icmp %andResult, 0
comment|///   br i1 %icmpResult, label %dest1, label %dest2
comment|/// \endcode
comment|/// into a single machine instruction of a form like:
comment|/// \code
comment|///   brOnBitSet %register, #bitNumber, dest
comment|/// \endcode
name|bool
name|isMaskAndBranchFoldingLegal
argument_list|()
specifier|const
block|{
return|return
name|MaskAndBranchFoldingIsLegal
return|;
block|}
comment|/// \brief Return true if the target wants to use the optimization that
comment|/// turns ext(promotableInst1(...(promotableInstN(load)))) into
comment|/// promotedInst1(...(promotedInstN(ext(load)))).
name|bool
name|enableExtLdPromotion
argument_list|()
specifier|const
block|{
return|return
name|EnableExtLdPromotion
return|;
block|}
comment|/// Return true if the target can combine store(extractelement VectorTy,
comment|/// Idx).
comment|/// \p Cost[out] gives the cost of that transformation when this is true.
name|virtual
name|bool
name|canCombineStoreAndExtract
argument_list|(
name|Type
operator|*
name|VectorTy
argument_list|,
name|Value
operator|*
name|Idx
argument_list|,
name|unsigned
operator|&
name|Cost
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if target supports floating point exceptions.
name|bool
name|hasFloatingPointExceptions
argument_list|()
specifier|const
block|{
return|return
name|HasFloatingPointExceptions
return|;
block|}
comment|/// Return true if target always beneficiates from combining into FMA for a
comment|/// given value type. This must typically return false on targets where FMA
comment|/// takes more cycles to execute than FADD.
name|virtual
name|bool
name|enableAggressiveFMAFusion
argument_list|(
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return the ValueType of the result of SETCC operations.
name|virtual
name|EVT
name|getSetCCResultType
argument_list|(
name|LLVMContext
operator|&
name|Context
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
decl_stmt|;
comment|/// Return the ValueType for comparison libcalls. Comparions libcalls include
comment|/// floating point comparion calls, and Ordered/Unordered check calls on
comment|/// floating point numbers.
name|virtual
name|MVT
operator|::
name|SimpleValueType
name|getCmpLibcallReturnType
argument_list|()
specifier|const
expr_stmt|;
comment|/// For targets without i1 registers, this gives the nature of the high-bits
comment|/// of boolean values held in types wider than i1.
comment|///
comment|/// "Boolean values" are special true/false values produced by nodes like
comment|/// SETCC and consumed (as the condition) by nodes like SELECT and BRCOND.
comment|/// Not to be confused with general values promoted from i1.  Some cpus
comment|/// distinguish between vectors of boolean and scalars; the isVec parameter
comment|/// selects between the two kinds.  For example on X86 a scalar boolean should
comment|/// be zero extended from i1, while the elements of a vector of booleans
comment|/// should be sign extended from i1.
comment|///
comment|/// Some cpus also treat floating point types the same way as they treat
comment|/// vectors instead of the way they treat scalars.
name|BooleanContent
name|getBooleanContents
argument_list|(
name|bool
name|isVec
argument_list|,
name|bool
name|isFloat
argument_list|)
decl|const
block|{
if|if
condition|(
name|isVec
condition|)
return|return
name|BooleanVectorContents
return|;
return|return
name|isFloat
condition|?
name|BooleanFloatContents
else|:
name|BooleanContents
return|;
block|}
name|BooleanContent
name|getBooleanContents
argument_list|(
name|EVT
name|Type
argument_list|)
decl|const
block|{
return|return
name|getBooleanContents
argument_list|(
name|Type
operator|.
name|isVector
argument_list|()
argument_list|,
name|Type
operator|.
name|isFloatingPoint
argument_list|()
argument_list|)
return|;
block|}
comment|/// Return target scheduling preference.
name|Sched
operator|::
name|Preference
name|getSchedulingPreference
argument_list|()
specifier|const
block|{
return|return
name|SchedPreferenceInfo
return|;
block|}
comment|/// Some scheduler, e.g. hybrid, can switch to different scheduling heuristics
comment|/// for different nodes. This function returns the preference (or none) for
comment|/// the given node.
name|virtual
name|Sched
operator|::
name|Preference
name|getSchedulingPreference
argument_list|(
argument|SDNode *
argument_list|)
specifier|const
block|{
return|return
name|Sched
operator|::
name|None
return|;
block|}
comment|/// Return the register class that should be used for the specified value
comment|/// type.
name|virtual
specifier|const
name|TargetRegisterClass
modifier|*
name|getRegClassFor
argument_list|(
name|MVT
name|VT
argument_list|)
decl|const
block|{
specifier|const
name|TargetRegisterClass
modifier|*
name|RC
init|=
name|RegClassForVT
index|[
name|VT
operator|.
name|SimpleTy
index|]
decl_stmt|;
name|assert
argument_list|(
name|RC
operator|&&
literal|"This value type is not natively supported!"
argument_list|)
expr_stmt|;
return|return
name|RC
return|;
block|}
comment|/// Return the 'representative' register class for the specified value
comment|/// type.
comment|///
comment|/// The 'representative' register class is the largest legal super-reg
comment|/// register class for the register class of the value type.  For example, on
comment|/// i386 the rep register class for i8, i16, and i32 are GR32; while the rep
comment|/// register class is GR64 on x86_64.
name|virtual
specifier|const
name|TargetRegisterClass
modifier|*
name|getRepRegClassFor
argument_list|(
name|MVT
name|VT
argument_list|)
decl|const
block|{
specifier|const
name|TargetRegisterClass
modifier|*
name|RC
init|=
name|RepRegClassForVT
index|[
name|VT
operator|.
name|SimpleTy
index|]
decl_stmt|;
return|return
name|RC
return|;
block|}
comment|/// Return the cost of the 'representative' register class for the specified
comment|/// value type.
name|virtual
name|uint8_t
name|getRepRegClassCostFor
argument_list|(
name|MVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|RepRegClassCostForVT
index|[
name|VT
operator|.
name|SimpleTy
index|]
return|;
block|}
comment|/// Return true if the target has native support for the specified value type.
comment|/// This means that it has a register that directly holds it without
comment|/// promotions or expansions.
name|bool
name|isTypeLegal
argument_list|(
name|EVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
operator|!
name|VT
operator|.
name|isSimple
argument_list|()
operator|||
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
operator|<
name|array_lengthof
argument_list|(
name|RegClassForVT
argument_list|)
argument_list|)
expr_stmt|;
return|return
name|VT
operator|.
name|isSimple
argument_list|()
operator|&&
name|RegClassForVT
index|[
name|VT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
index|]
operator|!=
name|nullptr
return|;
block|}
name|class
name|ValueTypeActionImpl
block|{
comment|/// ValueTypeActions - For each value type, keep a LegalizeTypeAction enum
comment|/// that indicates how instruction selection should deal with the type.
name|uint8_t
name|ValueTypeActions
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
decl_stmt|;
name|public
label|:
name|ValueTypeActionImpl
argument_list|()
block|{
name|std
operator|::
name|fill
argument_list|(
name|std
operator|::
name|begin
argument_list|(
name|ValueTypeActions
argument_list|)
argument_list|,
name|std
operator|::
name|end
argument_list|(
name|ValueTypeActions
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
name|LegalizeTypeAction
name|getTypeAction
argument_list|(
name|MVT
name|VT
argument_list|)
decl|const
block|{
return|return
operator|(
name|LegalizeTypeAction
operator|)
name|ValueTypeActions
index|[
name|VT
operator|.
name|SimpleTy
index|]
return|;
block|}
name|void
name|setTypeAction
parameter_list|(
name|MVT
name|VT
parameter_list|,
name|LegalizeTypeAction
name|Action
parameter_list|)
block|{
name|unsigned
name|I
init|=
name|VT
operator|.
name|SimpleTy
decl_stmt|;
name|ValueTypeActions
index|[
name|I
index|]
operator|=
name|Action
expr_stmt|;
block|}
block|}
empty_stmt|;
specifier|const
name|ValueTypeActionImpl
operator|&
name|getValueTypeActions
argument_list|()
specifier|const
block|{
return|return
name|ValueTypeActions
return|;
block|}
comment|/// Return how we should legalize values of this type, either it is already
comment|/// legal (return 'Legal') or we need to promote it to a larger type (return
comment|/// 'Promote'), or we need to expand it into multiple registers of smaller
comment|/// integer type (return 'Expand').  'Custom' is not an option.
name|LegalizeTypeAction
name|getTypeAction
argument_list|(
name|LLVMContext
operator|&
name|Context
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|getTypeConversion
argument_list|(
name|Context
argument_list|,
name|VT
argument_list|)
operator|.
name|first
return|;
block|}
name|LegalizeTypeAction
name|getTypeAction
argument_list|(
name|MVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|ValueTypeActions
operator|.
name|getTypeAction
argument_list|(
name|VT
argument_list|)
return|;
block|}
comment|/// For types supported by the target, this is an identity function.  For
comment|/// types that must be promoted to larger types, this returns the larger type
comment|/// to promote to.  For integer types that are larger than the largest integer
comment|/// register, this contains one step in the expansion to get to the smaller
comment|/// register. For illegal floating point types, this returns the integer type
comment|/// to transform to.
name|EVT
name|getTypeToTransformTo
argument_list|(
name|LLVMContext
operator|&
name|Context
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|getTypeConversion
argument_list|(
name|Context
argument_list|,
name|VT
argument_list|)
operator|.
name|second
return|;
block|}
comment|/// For types supported by the target, this is an identity function.  For
comment|/// types that must be expanded (i.e. integer types that are larger than the
comment|/// largest integer register or illegal floating point types), this returns
comment|/// the largest legal type it will be expanded to.
name|EVT
name|getTypeToExpandTo
argument_list|(
name|LLVMContext
operator|&
name|Context
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
operator|!
name|VT
operator|.
name|isVector
argument_list|()
argument_list|)
expr_stmt|;
while|while
condition|(
name|true
condition|)
block|{
switch|switch
condition|(
name|getTypeAction
argument_list|(
name|Context
argument_list|,
name|VT
argument_list|)
condition|)
block|{
case|case
name|TypeLegal
case|:
return|return
name|VT
return|;
case|case
name|TypeExpandInteger
case|:
name|VT
operator|=
name|getTypeToTransformTo
argument_list|(
name|Context
argument_list|,
name|VT
argument_list|)
expr_stmt|;
break|break;
default|default:
name|llvm_unreachable
argument_list|(
literal|"Type is not legal nor is it to be expanded!"
argument_list|)
expr_stmt|;
block|}
block|}
block|}
comment|/// Vector types are broken down into some number of legal first class types.
comment|/// For example, EVT::v8f32 maps to 2 EVT::v4f32 with Altivec or SSE1, or 8
comment|/// promoted EVT::f64 values with the X86 FP stack.  Similarly, EVT::v2i64
comment|/// turns into 4 EVT::i32 values with both PPC and X86.
comment|///
comment|/// This method returns the number of registers needed, and the VT for each
comment|/// register.  It also returns the VT and quantity of the intermediate values
comment|/// before they are promoted/expanded.
name|unsigned
name|getVectorTypeBreakdown
argument_list|(
name|LLVMContext
operator|&
name|Context
argument_list|,
name|EVT
name|VT
argument_list|,
name|EVT
operator|&
name|IntermediateVT
argument_list|,
name|unsigned
operator|&
name|NumIntermediates
argument_list|,
name|MVT
operator|&
name|RegisterVT
argument_list|)
decl|const
decl_stmt|;
struct|struct
name|IntrinsicInfo
block|{
name|unsigned
name|opc
decl_stmt|;
comment|// target opcode
name|EVT
name|memVT
decl_stmt|;
comment|// memory VT
specifier|const
name|Value
modifier|*
name|ptrVal
decl_stmt|;
comment|// value representing memory location
name|int
name|offset
decl_stmt|;
comment|// offset off of ptrVal
name|unsigned
name|size
decl_stmt|;
comment|// the size of the memory location
comment|// (taken from memVT if zero)
name|unsigned
name|align
decl_stmt|;
comment|// alignment
name|bool
name|vol
decl_stmt|;
comment|// is volatile?
name|bool
name|readMem
decl_stmt|;
comment|// reads memory?
name|bool
name|writeMem
decl_stmt|;
comment|// writes memory?
name|IntrinsicInfo
argument_list|()
operator|:
name|opc
argument_list|(
literal|0
argument_list|)
operator|,
name|ptrVal
argument_list|(
name|nullptr
argument_list|)
operator|,
name|offset
argument_list|(
literal|0
argument_list|)
operator|,
name|size
argument_list|(
literal|0
argument_list|)
operator|,
name|align
argument_list|(
literal|1
argument_list|)
operator|,
name|vol
argument_list|(
name|false
argument_list|)
operator|,
name|readMem
argument_list|(
name|false
argument_list|)
operator|,
name|writeMem
argument_list|(
argument|false
argument_list|)
block|{}
block|}
struct|;
comment|/// Given an intrinsic, checks if on the target the intrinsic will need to map
comment|/// to a MemIntrinsicNode (touches memory). If this is the case, it returns
comment|/// true and store the intrinsic information into the IntrinsicInfo that was
comment|/// passed to the function.
name|virtual
name|bool
name|getTgtMemIntrinsic
argument_list|(
name|IntrinsicInfo
operator|&
argument_list|,
specifier|const
name|CallInst
operator|&
argument_list|,
name|unsigned
comment|/*Intrinsic*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Returns true if the target can instruction select the specified FP
comment|/// immediate natively. If false, the legalizer will materialize the FP
comment|/// immediate as a load from a constant pool.
name|virtual
name|bool
name|isFPImmLegal
argument_list|(
specifier|const
name|APFloat
operator|&
comment|/*Imm*/
argument_list|,
name|EVT
comment|/*VT*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Targets can use this to indicate that they only support *some*
comment|/// VECTOR_SHUFFLE operations, those with specific masks.  By default, if a
comment|/// target supports the VECTOR_SHUFFLE node, all mask values are assumed to be
comment|/// legal.
name|virtual
name|bool
name|isShuffleMaskLegal
argument_list|(
specifier|const
name|SmallVectorImpl
operator|<
name|int
operator|>
operator|&
comment|/*Mask*/
argument_list|,
name|EVT
comment|/*VT*/
argument_list|)
decl|const
block|{
return|return
name|true
return|;
block|}
comment|/// Returns true if the operation can trap for the value type.
comment|///
comment|/// VT must be a legal type. By default, we optimistically assume most
comment|/// operations don't trap except for divide and remainder.
name|virtual
name|bool
name|canOpTrap
argument_list|(
name|unsigned
name|Op
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
decl_stmt|;
comment|/// Similar to isShuffleMaskLegal. This is used by Targets can use this to
comment|/// indicate if there is a suitable VECTOR_SHUFFLE that can be used to replace
comment|/// a VAND with a constant pool entry.
name|virtual
name|bool
name|isVectorClearMaskLegal
argument_list|(
specifier|const
name|SmallVectorImpl
operator|<
name|int
operator|>
operator|&
comment|/*Mask*/
argument_list|,
name|EVT
comment|/*VT*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return how this operation should be treated: either it is legal, needs to
comment|/// be promoted to a larger size, needs to be expanded to some other code
comment|/// sequence, or the target has a custom expander for it.
name|LegalizeAction
name|getOperationAction
argument_list|(
name|unsigned
name|Op
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
if|if
condition|(
name|VT
operator|.
name|isExtended
argument_list|()
condition|)
return|return
name|Expand
return|;
comment|// If a target-specific SDNode requires legalization, require the target
comment|// to provide custom legalization for it.
if|if
condition|(
name|Op
operator|>
name|array_lengthof
argument_list|(
name|OpActions
index|[
literal|0
index|]
argument_list|)
condition|)
return|return
name|Custom
return|;
name|unsigned
name|I
init|=
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
decl_stmt|;
return|return
operator|(
name|LegalizeAction
operator|)
name|OpActions
index|[
name|I
index|]
index|[
name|Op
index|]
return|;
block|}
comment|/// Return true if the specified operation is legal on this target or can be
comment|/// made legal with custom lowering. This is used to help guide high-level
comment|/// lowering decisions.
name|bool
name|isOperationLegalOrCustom
argument_list|(
name|unsigned
name|Op
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
operator|(
name|VT
operator|==
name|MVT
operator|::
name|Other
operator|||
name|isTypeLegal
argument_list|(
name|VT
argument_list|)
operator|)
operator|&&
operator|(
name|getOperationAction
argument_list|(
name|Op
argument_list|,
name|VT
argument_list|)
operator|==
name|Legal
operator|||
name|getOperationAction
argument_list|(
name|Op
argument_list|,
name|VT
argument_list|)
operator|==
name|Custom
operator|)
return|;
block|}
comment|/// Return true if the specified operation is legal on this target or can be
comment|/// made legal using promotion. This is used to help guide high-level lowering
comment|/// decisions.
name|bool
name|isOperationLegalOrPromote
argument_list|(
name|unsigned
name|Op
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
operator|(
name|VT
operator|==
name|MVT
operator|::
name|Other
operator|||
name|isTypeLegal
argument_list|(
name|VT
argument_list|)
operator|)
operator|&&
operator|(
name|getOperationAction
argument_list|(
name|Op
argument_list|,
name|VT
argument_list|)
operator|==
name|Legal
operator|||
name|getOperationAction
argument_list|(
name|Op
argument_list|,
name|VT
argument_list|)
operator|==
name|Promote
operator|)
return|;
block|}
comment|/// Return true if the specified operation is illegal on this target or
comment|/// unlikely to be made legal with custom lowering. This is used to help guide
comment|/// high-level lowering decisions.
name|bool
name|isOperationExpand
argument_list|(
name|unsigned
name|Op
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
operator|(
operator|!
name|isTypeLegal
argument_list|(
name|VT
argument_list|)
operator|||
name|getOperationAction
argument_list|(
name|Op
argument_list|,
name|VT
argument_list|)
operator|==
name|Expand
operator|)
return|;
block|}
comment|/// Return true if the specified operation is legal on this target.
name|bool
name|isOperationLegal
argument_list|(
name|unsigned
name|Op
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
operator|(
name|VT
operator|==
name|MVT
operator|::
name|Other
operator|||
name|isTypeLegal
argument_list|(
name|VT
argument_list|)
operator|)
operator|&&
name|getOperationAction
argument_list|(
name|Op
argument_list|,
name|VT
argument_list|)
operator|==
name|Legal
return|;
block|}
comment|/// Return how this load with extension should be treated: either it is legal,
comment|/// needs to be promoted to a larger size, needs to be expanded to some other
comment|/// code sequence, or the target has a custom expander for it.
name|LegalizeAction
name|getLoadExtAction
argument_list|(
name|unsigned
name|ExtType
argument_list|,
name|EVT
name|ValVT
argument_list|,
name|EVT
name|MemVT
argument_list|)
decl|const
block|{
if|if
condition|(
name|ValVT
operator|.
name|isExtended
argument_list|()
operator|||
name|MemVT
operator|.
name|isExtended
argument_list|()
condition|)
return|return
name|Expand
return|;
name|unsigned
name|ValI
init|=
operator|(
name|unsigned
operator|)
name|ValVT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
decl_stmt|;
name|unsigned
name|MemI
init|=
operator|(
name|unsigned
operator|)
name|MemVT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
decl_stmt|;
name|assert
argument_list|(
name|ExtType
operator|<
name|ISD
operator|::
name|LAST_LOADEXT_TYPE
operator|&&
name|ValI
operator|<
name|MVT
operator|::
name|LAST_VALUETYPE
operator|&&
name|MemI
operator|<
name|MVT
operator|::
name|LAST_VALUETYPE
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
return|return
operator|(
name|LegalizeAction
operator|)
name|LoadExtActions
index|[
name|ValI
index|]
index|[
name|MemI
index|]
index|[
name|ExtType
index|]
return|;
block|}
comment|/// Return true if the specified load with extension is legal on this target.
name|bool
name|isLoadExtLegal
argument_list|(
name|unsigned
name|ExtType
argument_list|,
name|EVT
name|ValVT
argument_list|,
name|EVT
name|MemVT
argument_list|)
decl|const
block|{
return|return
name|ValVT
operator|.
name|isSimple
argument_list|()
operator|&&
name|MemVT
operator|.
name|isSimple
argument_list|()
operator|&&
name|getLoadExtAction
argument_list|(
name|ExtType
argument_list|,
name|ValVT
argument_list|,
name|MemVT
argument_list|)
operator|==
name|Legal
return|;
block|}
comment|/// Return how this store with truncation should be treated: either it is
comment|/// legal, needs to be promoted to a larger size, needs to be expanded to some
comment|/// other code sequence, or the target has a custom expander for it.
name|LegalizeAction
name|getTruncStoreAction
argument_list|(
name|EVT
name|ValVT
argument_list|,
name|EVT
name|MemVT
argument_list|)
decl|const
block|{
if|if
condition|(
name|ValVT
operator|.
name|isExtended
argument_list|()
operator|||
name|MemVT
operator|.
name|isExtended
argument_list|()
condition|)
return|return
name|Expand
return|;
name|unsigned
name|ValI
init|=
operator|(
name|unsigned
operator|)
name|ValVT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
decl_stmt|;
name|unsigned
name|MemI
init|=
operator|(
name|unsigned
operator|)
name|MemVT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
decl_stmt|;
name|assert
argument_list|(
name|ValI
operator|<
name|MVT
operator|::
name|LAST_VALUETYPE
operator|&&
name|MemI
operator|<
name|MVT
operator|::
name|LAST_VALUETYPE
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
return|return
operator|(
name|LegalizeAction
operator|)
name|TruncStoreActions
index|[
name|ValI
index|]
index|[
name|MemI
index|]
return|;
block|}
comment|/// Return true if the specified store with truncation is legal on this
comment|/// target.
name|bool
name|isTruncStoreLegal
argument_list|(
name|EVT
name|ValVT
argument_list|,
name|EVT
name|MemVT
argument_list|)
decl|const
block|{
return|return
name|isTypeLegal
argument_list|(
name|ValVT
argument_list|)
operator|&&
name|MemVT
operator|.
name|isSimple
argument_list|()
operator|&&
name|getTruncStoreAction
argument_list|(
name|ValVT
operator|.
name|getSimpleVT
argument_list|()
argument_list|,
name|MemVT
operator|.
name|getSimpleVT
argument_list|()
argument_list|)
operator|==
name|Legal
return|;
block|}
comment|/// Return how the indexed load should be treated: either it is legal, needs
comment|/// to be promoted to a larger size, needs to be expanded to some other code
comment|/// sequence, or the target has a custom expander for it.
name|LegalizeAction
name|getIndexedLoadAction
argument_list|(
name|unsigned
name|IdxMode
argument_list|,
name|MVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|IdxMode
operator|<
name|ISD
operator|::
name|LAST_INDEXED_MODE
operator|&&
name|VT
operator|.
name|isValid
argument_list|()
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
name|unsigned
name|Ty
init|=
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
decl_stmt|;
return|return
call|(
name|LegalizeAction
call|)
argument_list|(
operator|(
name|IndexedModeActions
index|[
name|Ty
index|]
index|[
name|IdxMode
index|]
operator|&
literal|0xf0
operator|)
operator|>>
literal|4
argument_list|)
return|;
block|}
comment|/// Return true if the specified indexed load is legal on this target.
name|bool
name|isIndexedLoadLegal
argument_list|(
name|unsigned
name|IdxMode
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|VT
operator|.
name|isSimple
argument_list|()
operator|&&
operator|(
name|getIndexedLoadAction
argument_list|(
name|IdxMode
argument_list|,
name|VT
operator|.
name|getSimpleVT
argument_list|()
argument_list|)
operator|==
name|Legal
operator|||
name|getIndexedLoadAction
argument_list|(
name|IdxMode
argument_list|,
name|VT
operator|.
name|getSimpleVT
argument_list|()
argument_list|)
operator|==
name|Custom
operator|)
return|;
block|}
comment|/// Return how the indexed store should be treated: either it is legal, needs
comment|/// to be promoted to a larger size, needs to be expanded to some other code
comment|/// sequence, or the target has a custom expander for it.
name|LegalizeAction
name|getIndexedStoreAction
argument_list|(
name|unsigned
name|IdxMode
argument_list|,
name|MVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|IdxMode
operator|<
name|ISD
operator|::
name|LAST_INDEXED_MODE
operator|&&
name|VT
operator|.
name|isValid
argument_list|()
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
name|unsigned
name|Ty
init|=
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
decl_stmt|;
return|return
call|(
name|LegalizeAction
call|)
argument_list|(
name|IndexedModeActions
index|[
name|Ty
index|]
index|[
name|IdxMode
index|]
operator|&
literal|0x0f
argument_list|)
return|;
block|}
comment|/// Return true if the specified indexed load is legal on this target.
name|bool
name|isIndexedStoreLegal
argument_list|(
name|unsigned
name|IdxMode
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|VT
operator|.
name|isSimple
argument_list|()
operator|&&
operator|(
name|getIndexedStoreAction
argument_list|(
name|IdxMode
argument_list|,
name|VT
operator|.
name|getSimpleVT
argument_list|()
argument_list|)
operator|==
name|Legal
operator|||
name|getIndexedStoreAction
argument_list|(
name|IdxMode
argument_list|,
name|VT
operator|.
name|getSimpleVT
argument_list|()
argument_list|)
operator|==
name|Custom
operator|)
return|;
block|}
comment|/// Return how the condition code should be treated: either it is legal, needs
comment|/// to be expanded to some other code sequence, or the target has a custom
comment|/// expander for it.
name|LegalizeAction
name|getCondCodeAction
argument_list|(
name|ISD
operator|::
name|CondCode
name|CC
argument_list|,
name|MVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
operator|(
name|unsigned
operator|)
name|CC
operator|<
name|array_lengthof
argument_list|(
name|CondCodeActions
argument_list|)
operator|&&
operator|(
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
operator|>>
literal|4
operator|)
operator|<
name|array_lengthof
argument_list|(
name|CondCodeActions
index|[
literal|0
index|]
argument_list|)
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
comment|// See setCondCodeAction for how this is encoded.
name|uint32_t
name|Shift
init|=
literal|2
operator|*
operator|(
name|VT
operator|.
name|SimpleTy
operator|&
literal|0xF
operator|)
decl_stmt|;
name|uint32_t
name|Value
init|=
name|CondCodeActions
index|[
name|CC
index|]
index|[
name|VT
operator|.
name|SimpleTy
operator|>>
literal|4
index|]
decl_stmt|;
name|LegalizeAction
name|Action
init|=
call|(
name|LegalizeAction
call|)
argument_list|(
operator|(
name|Value
operator|>>
name|Shift
operator|)
operator|&
literal|0x3
argument_list|)
decl_stmt|;
name|assert
argument_list|(
name|Action
operator|!=
name|Promote
operator|&&
literal|"Can't promote condition code!"
argument_list|)
expr_stmt|;
return|return
name|Action
return|;
block|}
comment|/// Return true if the specified condition code is legal on this target.
name|bool
name|isCondCodeLegal
argument_list|(
name|ISD
operator|::
name|CondCode
name|CC
argument_list|,
name|MVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|getCondCodeAction
argument_list|(
name|CC
argument_list|,
name|VT
argument_list|)
operator|==
name|Legal
operator|||
name|getCondCodeAction
argument_list|(
name|CC
argument_list|,
name|VT
argument_list|)
operator|==
name|Custom
return|;
block|}
comment|/// If the action for this operation is to promote, this method returns the
comment|/// ValueType to promote to.
name|MVT
name|getTypeToPromoteTo
argument_list|(
name|unsigned
name|Op
argument_list|,
name|MVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|getOperationAction
argument_list|(
name|Op
argument_list|,
name|VT
argument_list|)
operator|==
name|Promote
operator|&&
literal|"This operation isn't promoted!"
argument_list|)
expr_stmt|;
comment|// See if this has an explicit type specified.
name|std
operator|::
name|map
operator|<
name|std
operator|::
name|pair
operator|<
name|unsigned
operator|,
name|MVT
operator|::
name|SimpleValueType
operator|>
operator|,
name|MVT
operator|::
name|SimpleValueType
operator|>
operator|::
name|const_iterator
name|PTTI
operator|=
name|PromoteToType
operator|.
name|find
argument_list|(
name|std
operator|::
name|make_pair
argument_list|(
name|Op
argument_list|,
name|VT
operator|.
name|SimpleTy
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|PTTI
operator|!=
name|PromoteToType
operator|.
name|end
argument_list|()
condition|)
return|return
name|PTTI
operator|->
name|second
return|;
name|assert
argument_list|(
operator|(
name|VT
operator|.
name|isInteger
argument_list|()
operator|||
name|VT
operator|.
name|isFloatingPoint
argument_list|()
operator|)
operator|&&
literal|"Cannot autopromote this type, add it with AddPromotedToType."
argument_list|)
expr_stmt|;
name|MVT
name|NVT
init|=
name|VT
decl_stmt|;
do|do
block|{
name|NVT
operator|=
operator|(
name|MVT
operator|::
name|SimpleValueType
operator|)
operator|(
name|NVT
operator|.
name|SimpleTy
operator|+
literal|1
operator|)
expr_stmt|;
name|assert
argument_list|(
name|NVT
operator|.
name|isInteger
argument_list|()
operator|==
name|VT
operator|.
name|isInteger
argument_list|()
operator|&&
name|NVT
operator|!=
name|MVT
operator|::
name|isVoid
operator|&&
literal|"Didn't find type to promote to!"
argument_list|)
expr_stmt|;
block|}
do|while
condition|(
operator|!
name|isTypeLegal
argument_list|(
name|NVT
argument_list|)
operator|||
name|getOperationAction
argument_list|(
name|Op
argument_list|,
name|NVT
argument_list|)
operator|==
name|Promote
condition|)
do|;
return|return
name|NVT
return|;
block|}
comment|/// Return the EVT corresponding to this LLVM type.  This is fixed by the LLVM
comment|/// operations except for the pointer size.  If AllowUnknown is true, this
comment|/// will return MVT::Other for types with no EVT counterpart (e.g. structs),
comment|/// otherwise it will assert.
name|EVT
name|getValueType
argument_list|(
name|Type
operator|*
name|Ty
argument_list|,
name|bool
name|AllowUnknown
operator|=
name|false
argument_list|)
decl|const
block|{
comment|// Lower scalar pointers to native pointer types.
if|if
condition|(
name|PointerType
modifier|*
name|PTy
init|=
name|dyn_cast
operator|<
name|PointerType
operator|>
operator|(
name|Ty
operator|)
condition|)
return|return
name|getPointerTy
argument_list|(
name|PTy
operator|->
name|getAddressSpace
argument_list|()
argument_list|)
return|;
if|if
condition|(
name|Ty
operator|->
name|isVectorTy
argument_list|()
condition|)
block|{
name|VectorType
modifier|*
name|VTy
init|=
name|cast
operator|<
name|VectorType
operator|>
operator|(
name|Ty
operator|)
decl_stmt|;
name|Type
modifier|*
name|Elm
init|=
name|VTy
operator|->
name|getElementType
argument_list|()
decl_stmt|;
comment|// Lower vectors of pointers to native pointer types.
if|if
condition|(
name|PointerType
modifier|*
name|PT
init|=
name|dyn_cast
operator|<
name|PointerType
operator|>
operator|(
name|Elm
operator|)
condition|)
block|{
name|EVT
name|PointerTy
argument_list|(
name|getPointerTy
argument_list|(
name|PT
operator|->
name|getAddressSpace
argument_list|()
argument_list|)
argument_list|)
decl_stmt|;
name|Elm
operator|=
name|PointerTy
operator|.
name|getTypeForEVT
argument_list|(
name|Ty
operator|->
name|getContext
argument_list|()
argument_list|)
expr_stmt|;
block|}
return|return
name|EVT
operator|::
name|getVectorVT
argument_list|(
name|Ty
operator|->
name|getContext
argument_list|()
argument_list|,
name|EVT
operator|::
name|getEVT
argument_list|(
name|Elm
argument_list|,
name|false
argument_list|)
argument_list|,
name|VTy
operator|->
name|getNumElements
argument_list|()
argument_list|)
return|;
block|}
return|return
name|EVT
operator|::
name|getEVT
argument_list|(
name|Ty
argument_list|,
name|AllowUnknown
argument_list|)
return|;
block|}
comment|/// Return the MVT corresponding to this LLVM type. See getValueType.
name|MVT
name|getSimpleValueType
argument_list|(
name|Type
operator|*
name|Ty
argument_list|,
name|bool
name|AllowUnknown
operator|=
name|false
argument_list|)
decl|const
block|{
return|return
name|getValueType
argument_list|(
name|Ty
argument_list|,
name|AllowUnknown
argument_list|)
operator|.
name|getSimpleVT
argument_list|()
return|;
block|}
comment|/// Return the desired alignment for ByVal or InAlloca aggregate function
comment|/// arguments in the caller parameter area.  This is the actual alignment, not
comment|/// its logarithm.
name|virtual
name|unsigned
name|getByValTypeAlignment
argument_list|(
name|Type
operator|*
name|Ty
argument_list|)
decl|const
decl_stmt|;
comment|/// Return the type of registers that this ValueType will eventually require.
name|MVT
name|getRegisterType
argument_list|(
name|MVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
operator|<
name|array_lengthof
argument_list|(
name|RegisterTypeForVT
argument_list|)
argument_list|)
expr_stmt|;
return|return
name|RegisterTypeForVT
index|[
name|VT
operator|.
name|SimpleTy
index|]
return|;
block|}
comment|/// Return the type of registers that this ValueType will eventually require.
name|MVT
name|getRegisterType
argument_list|(
name|LLVMContext
operator|&
name|Context
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
if|if
condition|(
name|VT
operator|.
name|isSimple
argument_list|()
condition|)
block|{
name|assert
argument_list|(
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
operator|<
name|array_lengthof
argument_list|(
name|RegisterTypeForVT
argument_list|)
argument_list|)
expr_stmt|;
return|return
name|RegisterTypeForVT
index|[
name|VT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
index|]
return|;
block|}
if|if
condition|(
name|VT
operator|.
name|isVector
argument_list|()
condition|)
block|{
name|EVT
name|VT1
decl_stmt|;
name|MVT
name|RegisterVT
decl_stmt|;
name|unsigned
name|NumIntermediates
decl_stmt|;
operator|(
name|void
operator|)
name|getVectorTypeBreakdown
argument_list|(
name|Context
argument_list|,
name|VT
argument_list|,
name|VT1
argument_list|,
name|NumIntermediates
argument_list|,
name|RegisterVT
argument_list|)
expr_stmt|;
return|return
name|RegisterVT
return|;
block|}
if|if
condition|(
name|VT
operator|.
name|isInteger
argument_list|()
condition|)
block|{
return|return
name|getRegisterType
argument_list|(
name|Context
argument_list|,
name|getTypeToTransformTo
argument_list|(
name|Context
argument_list|,
name|VT
argument_list|)
argument_list|)
return|;
block|}
name|llvm_unreachable
argument_list|(
literal|"Unsupported extended type!"
argument_list|)
expr_stmt|;
block|}
comment|/// Return the number of registers that this ValueType will eventually
comment|/// require.
comment|///
comment|/// This is one for any types promoted to live in larger registers, but may be
comment|/// more than one for types (like i64) that are split into pieces.  For types
comment|/// like i140, which are first promoted then expanded, it is the number of
comment|/// registers needed to hold all the bits of the original type.  For an i140
comment|/// on a 32 bit machine this means 5 registers.
name|unsigned
name|getNumRegisters
argument_list|(
name|LLVMContext
operator|&
name|Context
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
if|if
condition|(
name|VT
operator|.
name|isSimple
argument_list|()
condition|)
block|{
name|assert
argument_list|(
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
operator|<
name|array_lengthof
argument_list|(
name|NumRegistersForVT
argument_list|)
argument_list|)
expr_stmt|;
return|return
name|NumRegistersForVT
index|[
name|VT
operator|.
name|getSimpleVT
argument_list|()
operator|.
name|SimpleTy
index|]
return|;
block|}
if|if
condition|(
name|VT
operator|.
name|isVector
argument_list|()
condition|)
block|{
name|EVT
name|VT1
decl_stmt|;
name|MVT
name|VT2
decl_stmt|;
name|unsigned
name|NumIntermediates
decl_stmt|;
return|return
name|getVectorTypeBreakdown
argument_list|(
name|Context
argument_list|,
name|VT
argument_list|,
name|VT1
argument_list|,
name|NumIntermediates
argument_list|,
name|VT2
argument_list|)
return|;
block|}
if|if
condition|(
name|VT
operator|.
name|isInteger
argument_list|()
condition|)
block|{
name|unsigned
name|BitWidth
init|=
name|VT
operator|.
name|getSizeInBits
argument_list|()
decl_stmt|;
name|unsigned
name|RegWidth
init|=
name|getRegisterType
argument_list|(
name|Context
argument_list|,
name|VT
argument_list|)
operator|.
name|getSizeInBits
argument_list|()
decl_stmt|;
return|return
operator|(
name|BitWidth
operator|+
name|RegWidth
operator|-
literal|1
operator|)
operator|/
name|RegWidth
return|;
block|}
name|llvm_unreachable
argument_list|(
literal|"Unsupported extended type!"
argument_list|)
expr_stmt|;
block|}
comment|/// If true, then instruction selection should seek to shrink the FP constant
comment|/// of the specified type to a smaller type in order to save space and / or
comment|/// reduce runtime.
name|virtual
name|bool
name|ShouldShrinkFPConstant
argument_list|(
name|EVT
argument_list|)
decl|const
block|{
return|return
name|true
return|;
block|}
comment|// Return true if it is profitable to reduce the given load node to a smaller
comment|// type.
comment|//
comment|// e.g. (i16 (trunc (i32 (load x))) -> i16 load x should be performed
name|virtual
name|bool
name|shouldReduceLoadWidth
argument_list|(
name|SDNode
operator|*
name|Load
argument_list|,
name|ISD
operator|::
name|LoadExtType
name|ExtTy
argument_list|,
name|EVT
name|NewVT
argument_list|)
decl|const
block|{
return|return
name|true
return|;
block|}
comment|/// When splitting a value of the specified type into parts, does the Lo
comment|/// or Hi part come first?  This usually follows the endianness, except
comment|/// for ppcf128, where the Hi part always comes first.
name|bool
name|hasBigEndianPartOrdering
argument_list|(
name|EVT
name|VT
argument_list|)
decl|const
block|{
return|return
name|isBigEndian
argument_list|()
operator|||
name|VT
operator|==
name|MVT
operator|::
name|ppcf128
return|;
block|}
comment|/// If true, the target has custom DAG combine transformations that it can
comment|/// perform for the specified node.
name|bool
name|hasTargetDAGCombine
argument_list|(
name|ISD
operator|::
name|NodeType
name|NT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|unsigned
argument_list|(
name|NT
operator|>>
literal|3
argument_list|)
operator|<
name|array_lengthof
argument_list|(
name|TargetDAGCombineArray
argument_list|)
argument_list|)
expr_stmt|;
return|return
name|TargetDAGCombineArray
index|[
name|NT
operator|>>
literal|3
index|]
operator|&
operator|(
literal|1
operator|<<
operator|(
name|NT
operator|&
literal|7
operator|)
operator|)
return|;
block|}
comment|/// \brief Get maximum # of store operations permitted for llvm.memset
comment|///
comment|/// This function returns the maximum number of store operations permitted
comment|/// to replace a call to llvm.memset. The value is set by the target at the
comment|/// performance threshold for such a replacement. If OptSize is true,
comment|/// return the limit for functions that have OptSize attribute.
name|unsigned
name|getMaxStoresPerMemset
argument_list|(
name|bool
name|OptSize
argument_list|)
decl|const
block|{
return|return
name|OptSize
condition|?
name|MaxStoresPerMemsetOptSize
else|:
name|MaxStoresPerMemset
return|;
block|}
comment|/// \brief Get maximum # of store operations permitted for llvm.memcpy
comment|///
comment|/// This function returns the maximum number of store operations permitted
comment|/// to replace a call to llvm.memcpy. The value is set by the target at the
comment|/// performance threshold for such a replacement. If OptSize is true,
comment|/// return the limit for functions that have OptSize attribute.
name|unsigned
name|getMaxStoresPerMemcpy
argument_list|(
name|bool
name|OptSize
argument_list|)
decl|const
block|{
return|return
name|OptSize
condition|?
name|MaxStoresPerMemcpyOptSize
else|:
name|MaxStoresPerMemcpy
return|;
block|}
comment|/// \brief Get maximum # of store operations permitted for llvm.memmove
comment|///
comment|/// This function returns the maximum number of store operations permitted
comment|/// to replace a call to llvm.memmove. The value is set by the target at the
comment|/// performance threshold for such a replacement. If OptSize is true,
comment|/// return the limit for functions that have OptSize attribute.
name|unsigned
name|getMaxStoresPerMemmove
argument_list|(
name|bool
name|OptSize
argument_list|)
decl|const
block|{
return|return
name|OptSize
condition|?
name|MaxStoresPerMemmoveOptSize
else|:
name|MaxStoresPerMemmove
return|;
block|}
comment|/// \brief Determine if the target supports unaligned memory accesses.
comment|///
comment|/// This function returns true if the target allows unaligned memory accesses
comment|/// of the specified type in the given address space. If true, it also returns
comment|/// whether the unaligned memory access is "fast" in the last argument by
comment|/// reference. This is used, for example, in situations where an array
comment|/// copy/move/set is converted to a sequence of store operations. Its use
comment|/// helps to ensure that such replacements don't generate code that causes an
comment|/// alignment error (trap) on the target machine.
name|virtual
name|bool
name|allowsMisalignedMemoryAccesses
argument_list|(
name|EVT
argument_list|,
name|unsigned
name|AddrSpace
operator|=
literal|0
argument_list|,
name|unsigned
name|Align
operator|=
literal|1
argument_list|,
name|bool
operator|*
comment|/*Fast*/
operator|=
name|nullptr
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Returns the target specific optimal type for load and store operations as
comment|/// a result of memset, memcpy, and memmove lowering.
comment|///
comment|/// If DstAlign is zero that means it's safe to destination alignment can
comment|/// satisfy any constraint. Similarly if SrcAlign is zero it means there isn't
comment|/// a need to check it against alignment requirement, probably because the
comment|/// source does not need to be loaded. If 'IsMemset' is true, that means it's
comment|/// expanding a memset. If 'ZeroMemset' is true, that means it's a memset of
comment|/// zero. 'MemcpyStrSrc' indicates whether the memcpy source is constant so it
comment|/// does not need to be loaded.  It returns EVT::Other if the type should be
comment|/// determined using generic target-independent logic.
name|virtual
name|EVT
name|getOptimalMemOpType
argument_list|(
name|uint64_t
comment|/*Size*/
argument_list|,
name|unsigned
comment|/*DstAlign*/
argument_list|,
name|unsigned
comment|/*SrcAlign*/
argument_list|,
name|bool
comment|/*IsMemset*/
argument_list|,
name|bool
comment|/*ZeroMemset*/
argument_list|,
name|bool
comment|/*MemcpyStrSrc*/
argument_list|,
name|MachineFunction
operator|&
comment|/*MF*/
argument_list|)
decl|const
block|{
return|return
name|MVT
operator|::
name|Other
return|;
block|}
comment|/// Returns true if it's safe to use load / store of the specified type to
comment|/// expand memcpy / memset inline.
comment|///
comment|/// This is mostly true for all types except for some special cases. For
comment|/// example, on X86 targets without SSE2 f64 load / store are done with fldl /
comment|/// fstpl which also does type conversion. Note the specified type doesn't
comment|/// have to be legal as the hook is used before type legalization.
name|virtual
name|bool
name|isSafeMemOpType
argument_list|(
name|MVT
comment|/*VT*/
argument_list|)
decl|const
block|{
return|return
name|true
return|;
block|}
comment|/// Determine if we should use _setjmp or setjmp to implement llvm.setjmp.
name|bool
name|usesUnderscoreSetJmp
argument_list|()
specifier|const
block|{
return|return
name|UseUnderscoreSetJmp
return|;
block|}
comment|/// Determine if we should use _longjmp or longjmp to implement llvm.longjmp.
name|bool
name|usesUnderscoreLongJmp
argument_list|()
specifier|const
block|{
return|return
name|UseUnderscoreLongJmp
return|;
block|}
comment|/// Return integer threshold on number of blocks to use jump tables rather
comment|/// than if sequence.
name|int
name|getMinimumJumpTableEntries
argument_list|()
specifier|const
block|{
return|return
name|MinimumJumpTableEntries
return|;
block|}
comment|/// If a physical register, this specifies the register that
comment|/// llvm.savestack/llvm.restorestack should save and restore.
name|unsigned
name|getStackPointerRegisterToSaveRestore
argument_list|()
specifier|const
block|{
return|return
name|StackPointerRegisterToSaveRestore
return|;
block|}
comment|/// If a physical register, this returns the register that receives the
comment|/// exception address on entry to a landing pad.
name|unsigned
name|getExceptionPointerRegister
argument_list|()
specifier|const
block|{
return|return
name|ExceptionPointerRegister
return|;
block|}
comment|/// If a physical register, this returns the register that receives the
comment|/// exception typeid on entry to a landing pad.
name|unsigned
name|getExceptionSelectorRegister
argument_list|()
specifier|const
block|{
return|return
name|ExceptionSelectorRegister
return|;
block|}
comment|/// Returns the target's jmp_buf size in bytes (if never set, the default is
comment|/// 200)
name|unsigned
name|getJumpBufSize
argument_list|()
specifier|const
block|{
return|return
name|JumpBufSize
return|;
block|}
comment|/// Returns the target's jmp_buf alignment in bytes (if never set, the default
comment|/// is 0)
name|unsigned
name|getJumpBufAlignment
argument_list|()
specifier|const
block|{
return|return
name|JumpBufAlignment
return|;
block|}
comment|/// Return the minimum stack alignment of an argument.
name|unsigned
name|getMinStackArgumentAlignment
argument_list|()
specifier|const
block|{
return|return
name|MinStackArgumentAlignment
return|;
block|}
comment|/// Return the minimum function alignment.
name|unsigned
name|getMinFunctionAlignment
argument_list|()
specifier|const
block|{
return|return
name|MinFunctionAlignment
return|;
block|}
comment|/// Return the preferred function alignment.
name|unsigned
name|getPrefFunctionAlignment
argument_list|()
specifier|const
block|{
return|return
name|PrefFunctionAlignment
return|;
block|}
comment|/// Return the preferred loop alignment.
name|virtual
name|unsigned
name|getPrefLoopAlignment
argument_list|(
name|MachineLoop
operator|*
name|ML
operator|=
name|nullptr
argument_list|)
decl|const
block|{
return|return
name|PrefLoopAlignment
return|;
block|}
comment|/// Return whether the DAG builder should automatically insert fences and
comment|/// reduce ordering for atomics.
name|bool
name|getInsertFencesForAtomic
argument_list|()
specifier|const
block|{
return|return
name|InsertFencesForAtomic
return|;
block|}
comment|/// Return true if the target stores stack protector cookies at a fixed offset
comment|/// in some non-standard address space, and populates the address space and
comment|/// offset as appropriate.
name|virtual
name|bool
name|getStackCookieLocation
argument_list|(
name|unsigned
operator|&
comment|/*AddressSpace*/
argument_list|,
name|unsigned
operator|&
comment|/*Offset*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Returns the maximal possible offset which can be used for loads / stores
comment|/// from the global.
name|virtual
name|unsigned
name|getMaximalGlobalOffset
argument_list|()
specifier|const
block|{
return|return
literal|0
return|;
block|}
comment|/// Returns true if a cast between SrcAS and DestAS is a noop.
name|virtual
name|bool
name|isNoopAddrSpaceCast
argument_list|(
name|unsigned
name|SrcAS
argument_list|,
name|unsigned
name|DestAS
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|//===--------------------------------------------------------------------===//
comment|/// \name Helpers for TargetTransformInfo implementations
comment|/// @{
comment|/// Get the ISD node that corresponds to the Instruction class opcode.
name|int
name|InstructionOpcodeToISD
argument_list|(
name|unsigned
name|Opcode
argument_list|)
decl|const
decl_stmt|;
comment|/// Estimate the cost of type-legalization and the legalized type.
name|std
operator|::
name|pair
operator|<
name|unsigned
operator|,
name|MVT
operator|>
name|getTypeLegalizationCost
argument_list|(
argument|Type *Ty
argument_list|)
specifier|const
expr_stmt|;
comment|/// @}
comment|//===--------------------------------------------------------------------===//
comment|/// \name Helpers for atomic expansion.
comment|/// @{
comment|/// True if AtomicExpandPass should use emitLoadLinked/emitStoreConditional
comment|/// and expand AtomicCmpXchgInst.
name|virtual
name|bool
name|hasLoadLinkedStoreConditional
argument_list|()
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// Perform a load-linked operation on Addr, returning a "Value *" with the
comment|/// corresponding pointee type. This may entail some non-trivial operations to
comment|/// truncate or reconstruct types that will be illegal in the backend. See
comment|/// ARMISelLowering for an example implementation.
name|virtual
name|Value
modifier|*
name|emitLoadLinked
argument_list|(
name|IRBuilder
operator|<
operator|>
operator|&
name|Builder
argument_list|,
name|Value
operator|*
name|Addr
argument_list|,
name|AtomicOrdering
name|Ord
argument_list|)
decl|const
block|{
name|llvm_unreachable
argument_list|(
literal|"Load linked unimplemented on this target"
argument_list|)
expr_stmt|;
block|}
comment|/// Perform a store-conditional operation to Addr. Return the status of the
comment|/// store. This should be 0 if the store succeeded, non-zero otherwise.
name|virtual
name|Value
modifier|*
name|emitStoreConditional
argument_list|(
name|IRBuilder
operator|<
operator|>
operator|&
name|Builder
argument_list|,
name|Value
operator|*
name|Val
argument_list|,
name|Value
operator|*
name|Addr
argument_list|,
name|AtomicOrdering
name|Ord
argument_list|)
decl|const
block|{
name|llvm_unreachable
argument_list|(
literal|"Store conditional unimplemented on this target"
argument_list|)
expr_stmt|;
block|}
comment|/// Inserts in the IR a target-specific intrinsic specifying a fence.
comment|/// It is called by AtomicExpandPass before expanding an
comment|///   AtomicRMW/AtomicCmpXchg/AtomicStore/AtomicLoad.
comment|/// RMW and CmpXchg set both IsStore and IsLoad to true.
comment|/// This function should either return a nullptr, or a pointer to an IR-level
comment|///   Instruction*. Even complex fence sequences can be represented by a
comment|///   single Instruction* through an intrinsic to be lowered later.
comment|/// Backends with !getInsertFencesForAtomic() should keep a no-op here.
comment|/// Backends should override this method to produce target-specific intrinsic
comment|///   for their fences.
comment|/// FIXME: Please note that the default implementation here in terms of
comment|///   IR-level fences exists for historical/compatibility reasons and is
comment|///   *unsound* ! Fences cannot, in general, be used to restore sequential
comment|///   consistency. For example, consider the following example:
comment|/// atomic<int> x = y = 0;
comment|/// int r1, r2, r3, r4;
comment|/// Thread 0:
comment|///   x.store(1);
comment|/// Thread 1:
comment|///   y.store(1);
comment|/// Thread 2:
comment|///   r1 = x.load();
comment|///   r2 = y.load();
comment|/// Thread 3:
comment|///   r3 = y.load();
comment|///   r4 = x.load();
comment|///  r1 = r3 = 1 and r2 = r4 = 0 is impossible as long as the accesses are all
comment|///  seq_cst. But if they are lowered to monotonic accesses, no amount of
comment|///  IR-level fences can prevent it.
comment|/// @{
name|virtual
name|Instruction
modifier|*
name|emitLeadingFence
argument_list|(
name|IRBuilder
operator|<
operator|>
operator|&
name|Builder
argument_list|,
name|AtomicOrdering
name|Ord
argument_list|,
name|bool
name|IsStore
argument_list|,
name|bool
name|IsLoad
argument_list|)
decl|const
block|{
if|if
condition|(
operator|!
name|getInsertFencesForAtomic
argument_list|()
condition|)
return|return
name|nullptr
return|;
if|if
condition|(
name|isAtLeastRelease
argument_list|(
name|Ord
argument_list|)
operator|&&
name|IsStore
condition|)
return|return
name|Builder
operator|.
name|CreateFence
argument_list|(
name|Ord
argument_list|)
return|;
else|else
return|return
name|nullptr
return|;
block|}
name|virtual
name|Instruction
modifier|*
name|emitTrailingFence
argument_list|(
name|IRBuilder
operator|<
operator|>
operator|&
name|Builder
argument_list|,
name|AtomicOrdering
name|Ord
argument_list|,
name|bool
name|IsStore
argument_list|,
name|bool
name|IsLoad
argument_list|)
decl|const
block|{
if|if
condition|(
operator|!
name|getInsertFencesForAtomic
argument_list|()
condition|)
return|return
name|nullptr
return|;
if|if
condition|(
name|isAtLeastAcquire
argument_list|(
name|Ord
argument_list|)
condition|)
return|return
name|Builder
operator|.
name|CreateFence
argument_list|(
name|Ord
argument_list|)
return|;
else|else
return|return
name|nullptr
return|;
block|}
comment|/// @}
comment|/// Returns true if the given (atomic) store should be expanded by the
comment|/// IR-level AtomicExpand pass into an "atomic xchg" which ignores its input.
name|virtual
name|bool
name|shouldExpandAtomicStoreInIR
argument_list|(
name|StoreInst
operator|*
name|SI
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Returns true if the given (atomic) load should be expanded by the
comment|/// IR-level AtomicExpand pass into a load-linked instruction
comment|/// (through emitLoadLinked()).
name|virtual
name|bool
name|shouldExpandAtomicLoadInIR
argument_list|(
name|LoadInst
operator|*
name|LI
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Returns true if the given AtomicRMW should be expanded by the
comment|/// IR-level AtomicExpand pass into a loop using LoadLinked/StoreConditional.
name|virtual
name|bool
name|shouldExpandAtomicRMWInIR
argument_list|(
name|AtomicRMWInst
operator|*
name|RMWI
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// On some platforms, an AtomicRMW that never actually modifies the value
comment|/// (such as fetch_add of 0) can be turned into a fence followed by an
comment|/// atomic load. This may sound useless, but it makes it possible for the
comment|/// processor to keep the cacheline shared, dramatically improving
comment|/// performance. And such idempotent RMWs are useful for implementing some
comment|/// kinds of locks, see for example (justification + benchmarks):
comment|/// http://www.hpl.hp.com/techreports/2012/HPL-2012-68.pdf
comment|/// This method tries doing that transformation, returning the atomic load if
comment|/// it succeeds, and nullptr otherwise.
comment|/// If shouldExpandAtomicLoadInIR returns true on that load, it will undergo
comment|/// another round of expansion.
name|virtual
name|LoadInst
modifier|*
name|lowerIdempotentRMWIntoFencedLoad
argument_list|(
name|AtomicRMWInst
operator|*
name|RMWI
argument_list|)
decl|const
block|{
return|return
name|nullptr
return|;
block|}
comment|//===--------------------------------------------------------------------===//
comment|// TargetLowering Configuration Methods - These methods should be invoked by
comment|// the derived class constructor to configure this object for the target.
comment|//
comment|/// \brief Reset the operation actions based on target options.
name|virtual
name|void
name|resetOperationActions
parameter_list|()
block|{}
name|protected
label|:
comment|/// Specify how the target extends the result of integer and floating point
comment|/// boolean values from i1 to a wider type.  See getBooleanContents.
name|void
name|setBooleanContents
parameter_list|(
name|BooleanContent
name|Ty
parameter_list|)
block|{
name|BooleanContents
operator|=
name|Ty
expr_stmt|;
name|BooleanFloatContents
operator|=
name|Ty
expr_stmt|;
block|}
comment|/// Specify how the target extends the result of integer and floating point
comment|/// boolean values from i1 to a wider type.  See getBooleanContents.
name|void
name|setBooleanContents
parameter_list|(
name|BooleanContent
name|IntTy
parameter_list|,
name|BooleanContent
name|FloatTy
parameter_list|)
block|{
name|BooleanContents
operator|=
name|IntTy
expr_stmt|;
name|BooleanFloatContents
operator|=
name|FloatTy
expr_stmt|;
block|}
comment|/// Specify how the target extends the result of a vector boolean value from a
comment|/// vector of i1 to a wider type.  See getBooleanContents.
name|void
name|setBooleanVectorContents
parameter_list|(
name|BooleanContent
name|Ty
parameter_list|)
block|{
name|BooleanVectorContents
operator|=
name|Ty
expr_stmt|;
block|}
comment|/// Specify the target scheduling preference.
name|void
name|setSchedulingPreference
argument_list|(
name|Sched
operator|::
name|Preference
name|Pref
argument_list|)
block|{
name|SchedPreferenceInfo
operator|=
name|Pref
expr_stmt|;
block|}
comment|/// Indicate whether this target prefers to use _setjmp to implement
comment|/// llvm.setjmp or the version without _.  Defaults to false.
name|void
name|setUseUnderscoreSetJmp
parameter_list|(
name|bool
name|Val
parameter_list|)
block|{
name|UseUnderscoreSetJmp
operator|=
name|Val
expr_stmt|;
block|}
comment|/// Indicate whether this target prefers to use _longjmp to implement
comment|/// llvm.longjmp or the version without _.  Defaults to false.
name|void
name|setUseUnderscoreLongJmp
parameter_list|(
name|bool
name|Val
parameter_list|)
block|{
name|UseUnderscoreLongJmp
operator|=
name|Val
expr_stmt|;
block|}
comment|/// Indicate the number of blocks to generate jump tables rather than if
comment|/// sequence.
name|void
name|setMinimumJumpTableEntries
parameter_list|(
name|int
name|Val
parameter_list|)
block|{
name|MinimumJumpTableEntries
operator|=
name|Val
expr_stmt|;
block|}
comment|/// If set to a physical register, this specifies the register that
comment|/// llvm.savestack/llvm.restorestack should save and restore.
name|void
name|setStackPointerRegisterToSaveRestore
parameter_list|(
name|unsigned
name|R
parameter_list|)
block|{
name|StackPointerRegisterToSaveRestore
operator|=
name|R
expr_stmt|;
block|}
comment|/// If set to a physical register, this sets the register that receives the
comment|/// exception address on entry to a landing pad.
name|void
name|setExceptionPointerRegister
parameter_list|(
name|unsigned
name|R
parameter_list|)
block|{
name|ExceptionPointerRegister
operator|=
name|R
expr_stmt|;
block|}
comment|/// If set to a physical register, this sets the register that receives the
comment|/// exception typeid on entry to a landing pad.
name|void
name|setExceptionSelectorRegister
parameter_list|(
name|unsigned
name|R
parameter_list|)
block|{
name|ExceptionSelectorRegister
operator|=
name|R
expr_stmt|;
block|}
comment|/// Tells the code generator not to expand operations into sequences that use
comment|/// the select operations if possible.
name|void
name|setSelectIsExpensive
parameter_list|(
name|bool
name|isExpensive
init|=
name|true
parameter_list|)
block|{
name|SelectIsExpensive
operator|=
name|isExpensive
expr_stmt|;
block|}
comment|/// Tells the code generator that the target has multiple (allocatable)
comment|/// condition registers that can be used to store the results of comparisons
comment|/// for use by selects and conditional branches. With multiple condition
comment|/// registers, the code generator will not aggressively sink comparisons into
comment|/// the blocks of their users.
name|void
name|setHasMultipleConditionRegisters
parameter_list|(
name|bool
name|hasManyRegs
init|=
name|true
parameter_list|)
block|{
name|HasMultipleConditionRegisters
operator|=
name|hasManyRegs
expr_stmt|;
block|}
comment|/// Tells the code generator that the target has BitExtract instructions.
comment|/// The code generator will aggressively sink "shift"s into the blocks of
comment|/// their users if the users will generate "and" instructions which can be
comment|/// combined with "shift" to BitExtract instructions.
name|void
name|setHasExtractBitsInsn
parameter_list|(
name|bool
name|hasExtractInsn
init|=
name|true
parameter_list|)
block|{
name|HasExtractBitsInsn
operator|=
name|hasExtractInsn
expr_stmt|;
block|}
comment|/// Tells the code generator not to expand sequence of operations into a
comment|/// separate sequences that increases the amount of flow control.
name|void
name|setJumpIsExpensive
parameter_list|(
name|bool
name|isExpensive
init|=
name|true
parameter_list|)
block|{
name|JumpIsExpensive
operator|=
name|isExpensive
expr_stmt|;
block|}
comment|/// Tells the code generator that integer divide is expensive, and if
comment|/// possible, should be replaced by an alternate sequence of instructions not
comment|/// containing an integer divide.
name|void
name|setIntDivIsCheap
parameter_list|(
name|bool
name|isCheap
init|=
name|true
parameter_list|)
block|{
name|IntDivIsCheap
operator|=
name|isCheap
expr_stmt|;
block|}
comment|/// Tells the code generator that fsqrt is cheap, and should not be replaced
comment|/// with an alternative sequence of instructions.
name|void
name|setFsqrtIsCheap
parameter_list|(
name|bool
name|isCheap
init|=
name|true
parameter_list|)
block|{
name|FsqrtIsCheap
operator|=
name|isCheap
expr_stmt|;
block|}
comment|/// Tells the code generator that this target supports floating point
comment|/// exceptions and cares about preserving floating point exception behavior.
name|void
name|setHasFloatingPointExceptions
parameter_list|(
name|bool
name|FPExceptions
init|=
name|true
parameter_list|)
block|{
name|HasFloatingPointExceptions
operator|=
name|FPExceptions
expr_stmt|;
block|}
comment|/// Tells the code generator which bitwidths to bypass.
name|void
name|addBypassSlowDiv
parameter_list|(
name|unsigned
name|int
name|SlowBitWidth
parameter_list|,
name|unsigned
name|int
name|FastBitWidth
parameter_list|)
block|{
name|BypassSlowDivWidths
index|[
name|SlowBitWidth
index|]
operator|=
name|FastBitWidth
expr_stmt|;
block|}
comment|/// Tells the code generator that it shouldn't generate sra/srl/add/sra for a
comment|/// signed divide by power of two; let the target handle it.
name|void
name|setPow2SDivIsCheap
parameter_list|(
name|bool
name|isCheap
init|=
name|true
parameter_list|)
block|{
name|Pow2SDivIsCheap
operator|=
name|isCheap
expr_stmt|;
block|}
comment|/// Add the specified register class as an available regclass for the
comment|/// specified value type. This indicates the selector can handle values of
comment|/// that class natively.
name|void
name|addRegisterClass
parameter_list|(
name|MVT
name|VT
parameter_list|,
specifier|const
name|TargetRegisterClass
modifier|*
name|RC
parameter_list|)
block|{
name|assert
argument_list|(
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
operator|<
name|array_lengthof
argument_list|(
name|RegClassForVT
argument_list|)
argument_list|)
expr_stmt|;
name|AvailableRegClasses
operator|.
name|push_back
argument_list|(
name|std
operator|::
name|make_pair
argument_list|(
name|VT
argument_list|,
name|RC
argument_list|)
argument_list|)
expr_stmt|;
name|RegClassForVT
index|[
name|VT
operator|.
name|SimpleTy
index|]
operator|=
name|RC
expr_stmt|;
block|}
comment|/// Remove all register classes.
name|void
name|clearRegisterClasses
parameter_list|()
block|{
name|memset
argument_list|(
name|RegClassForVT
argument_list|,
literal|0
argument_list|,
name|MVT
operator|::
name|LAST_VALUETYPE
operator|*
sizeof|sizeof
argument_list|(
name|TargetRegisterClass
operator|*
argument_list|)
argument_list|)
expr_stmt|;
name|AvailableRegClasses
operator|.
name|clear
argument_list|()
expr_stmt|;
block|}
comment|/// \brief Remove all operation actions.
name|void
name|clearOperationActions
parameter_list|()
block|{   }
comment|/// Return the largest legal super-reg register class of the register class
comment|/// for the specified type and its associated "cost".
name|virtual
name|std
operator|::
name|pair
operator|<
specifier|const
name|TargetRegisterClass
operator|*
operator|,
name|uint8_t
operator|>
name|findRepresentativeClass
argument_list|(
argument|MVT VT
argument_list|)
specifier|const
expr_stmt|;
comment|/// Once all of the register classes are added, this allows us to compute
comment|/// derived properties we expose.
name|void
name|computeRegisterProperties
parameter_list|()
function_decl|;
comment|/// Indicate that the specified operation does not work with the specified
comment|/// type and indicate what to do about it.
name|void
name|setOperationAction
parameter_list|(
name|unsigned
name|Op
parameter_list|,
name|MVT
name|VT
parameter_list|,
name|LegalizeAction
name|Action
parameter_list|)
block|{
name|assert
argument_list|(
name|Op
operator|<
name|array_lengthof
argument_list|(
name|OpActions
index|[
literal|0
index|]
argument_list|)
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
name|OpActions
index|[
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
index|]
index|[
name|Op
index|]
operator|=
operator|(
name|uint8_t
operator|)
name|Action
expr_stmt|;
block|}
comment|/// Indicate that the specified load with extension does not work with the
comment|/// specified type and indicate what to do about it.
name|void
name|setLoadExtAction
parameter_list|(
name|unsigned
name|ExtType
parameter_list|,
name|MVT
name|ValVT
parameter_list|,
name|MVT
name|MemVT
parameter_list|,
name|LegalizeAction
name|Action
parameter_list|)
block|{
name|assert
argument_list|(
name|ExtType
operator|<
name|ISD
operator|::
name|LAST_LOADEXT_TYPE
operator|&&
name|ValVT
operator|.
name|isValid
argument_list|()
operator|&&
name|MemVT
operator|.
name|isValid
argument_list|()
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
name|LoadExtActions
index|[
name|ValVT
operator|.
name|SimpleTy
index|]
index|[
name|MemVT
operator|.
name|SimpleTy
index|]
index|[
name|ExtType
index|]
operator|=
operator|(
name|uint8_t
operator|)
name|Action
expr_stmt|;
block|}
comment|/// Indicate that the specified truncating store does not work with the
comment|/// specified type and indicate what to do about it.
name|void
name|setTruncStoreAction
parameter_list|(
name|MVT
name|ValVT
parameter_list|,
name|MVT
name|MemVT
parameter_list|,
name|LegalizeAction
name|Action
parameter_list|)
block|{
name|assert
argument_list|(
name|ValVT
operator|.
name|isValid
argument_list|()
operator|&&
name|MemVT
operator|.
name|isValid
argument_list|()
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
name|TruncStoreActions
index|[
name|ValVT
operator|.
name|SimpleTy
index|]
index|[
name|MemVT
operator|.
name|SimpleTy
index|]
operator|=
operator|(
name|uint8_t
operator|)
name|Action
expr_stmt|;
block|}
comment|/// Indicate that the specified indexed load does or does not work with the
comment|/// specified type and indicate what to do abort it.
comment|///
comment|/// NOTE: All indexed mode loads are initialized to Expand in
comment|/// TargetLowering.cpp
name|void
name|setIndexedLoadAction
parameter_list|(
name|unsigned
name|IdxMode
parameter_list|,
name|MVT
name|VT
parameter_list|,
name|LegalizeAction
name|Action
parameter_list|)
block|{
name|assert
argument_list|(
name|VT
operator|.
name|isValid
argument_list|()
operator|&&
name|IdxMode
operator|<
name|ISD
operator|::
name|LAST_INDEXED_MODE
operator|&&
operator|(
name|unsigned
operator|)
name|Action
operator|<
literal|0xf
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
comment|// Load action are kept in the upper half.
name|IndexedModeActions
index|[
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
index|]
index|[
name|IdxMode
index|]
operator|&=
operator|~
literal|0xf0
expr_stmt|;
name|IndexedModeActions
index|[
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
index|]
index|[
name|IdxMode
index|]
operator||=
operator|(
operator|(
name|uint8_t
operator|)
name|Action
operator|)
operator|<<
literal|4
expr_stmt|;
block|}
comment|/// Indicate that the specified indexed store does or does not work with the
comment|/// specified type and indicate what to do about it.
comment|///
comment|/// NOTE: All indexed mode stores are initialized to Expand in
comment|/// TargetLowering.cpp
name|void
name|setIndexedStoreAction
parameter_list|(
name|unsigned
name|IdxMode
parameter_list|,
name|MVT
name|VT
parameter_list|,
name|LegalizeAction
name|Action
parameter_list|)
block|{
name|assert
argument_list|(
name|VT
operator|.
name|isValid
argument_list|()
operator|&&
name|IdxMode
operator|<
name|ISD
operator|::
name|LAST_INDEXED_MODE
operator|&&
operator|(
name|unsigned
operator|)
name|Action
operator|<
literal|0xf
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
comment|// Store action are kept in the lower half.
name|IndexedModeActions
index|[
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
index|]
index|[
name|IdxMode
index|]
operator|&=
operator|~
literal|0x0f
expr_stmt|;
name|IndexedModeActions
index|[
operator|(
name|unsigned
operator|)
name|VT
operator|.
name|SimpleTy
index|]
index|[
name|IdxMode
index|]
operator||=
operator|(
operator|(
name|uint8_t
operator|)
name|Action
operator|)
expr_stmt|;
block|}
comment|/// Indicate that the specified condition code is or isn't supported on the
comment|/// target and indicate what to do about it.
name|void
name|setCondCodeAction
argument_list|(
name|ISD
operator|::
name|CondCode
name|CC
argument_list|,
name|MVT
name|VT
argument_list|,
name|LegalizeAction
name|Action
argument_list|)
block|{
name|assert
argument_list|(
name|VT
operator|.
name|isValid
argument_list|()
operator|&&
operator|(
name|unsigned
operator|)
name|CC
operator|<
name|array_lengthof
argument_list|(
name|CondCodeActions
argument_list|)
operator|&&
literal|"Table isn't big enough!"
argument_list|)
expr_stmt|;
comment|/// The lower 5 bits of the SimpleTy index into Nth 2bit set from the 32-bit
comment|/// value and the upper 27 bits index into the second dimension of the array
comment|/// to select what 32-bit value to use.
name|uint32_t
name|Shift
init|=
literal|2
operator|*
operator|(
name|VT
operator|.
name|SimpleTy
operator|&
literal|0xF
operator|)
decl_stmt|;
name|CondCodeActions
index|[
name|CC
index|]
index|[
name|VT
operator|.
name|SimpleTy
operator|>>
literal|4
index|]
operator|&=
operator|~
operator|(
operator|(
name|uint32_t
operator|)
literal|0x3
operator|<<
name|Shift
operator|)
expr_stmt|;
name|CondCodeActions
index|[
name|CC
index|]
index|[
name|VT
operator|.
name|SimpleTy
operator|>>
literal|4
index|]
operator||=
operator|(
name|uint32_t
operator|)
name|Action
operator|<<
name|Shift
expr_stmt|;
block|}
comment|/// If Opc/OrigVT is specified as being promoted, the promotion code defaults
comment|/// to trying a larger integer/fp until it can find one that works. If that
comment|/// default is insufficient, this method can be used by the target to override
comment|/// the default.
name|void
name|AddPromotedToType
parameter_list|(
name|unsigned
name|Opc
parameter_list|,
name|MVT
name|OrigVT
parameter_list|,
name|MVT
name|DestVT
parameter_list|)
block|{
name|PromoteToType
index|[
name|std
operator|::
name|make_pair
argument_list|(
name|Opc
argument_list|,
name|OrigVT
operator|.
name|SimpleTy
argument_list|)
index|]
operator|=
name|DestVT
operator|.
name|SimpleTy
expr_stmt|;
block|}
comment|/// Targets should invoke this method for each target independent node that
comment|/// they want to provide a custom DAG combiner for by implementing the
comment|/// PerformDAGCombine virtual method.
name|void
name|setTargetDAGCombine
argument_list|(
name|ISD
operator|::
name|NodeType
name|NT
argument_list|)
block|{
name|assert
argument_list|(
name|unsigned
argument_list|(
name|NT
operator|>>
literal|3
argument_list|)
operator|<
name|array_lengthof
argument_list|(
name|TargetDAGCombineArray
argument_list|)
argument_list|)
expr_stmt|;
name|TargetDAGCombineArray
index|[
name|NT
operator|>>
literal|3
index|]
operator||=
literal|1
operator|<<
operator|(
name|NT
operator|&
literal|7
operator|)
expr_stmt|;
block|}
comment|/// Set the target's required jmp_buf buffer size (in bytes); default is 200
name|void
name|setJumpBufSize
parameter_list|(
name|unsigned
name|Size
parameter_list|)
block|{
name|JumpBufSize
operator|=
name|Size
expr_stmt|;
block|}
comment|/// Set the target's required jmp_buf buffer alignment (in bytes); default is
comment|/// 0
name|void
name|setJumpBufAlignment
parameter_list|(
name|unsigned
name|Align
parameter_list|)
block|{
name|JumpBufAlignment
operator|=
name|Align
expr_stmt|;
block|}
comment|/// Set the target's minimum function alignment (in log2(bytes))
name|void
name|setMinFunctionAlignment
parameter_list|(
name|unsigned
name|Align
parameter_list|)
block|{
name|MinFunctionAlignment
operator|=
name|Align
expr_stmt|;
block|}
comment|/// Set the target's preferred function alignment.  This should be set if
comment|/// there is a performance benefit to higher-than-minimum alignment (in
comment|/// log2(bytes))
name|void
name|setPrefFunctionAlignment
parameter_list|(
name|unsigned
name|Align
parameter_list|)
block|{
name|PrefFunctionAlignment
operator|=
name|Align
expr_stmt|;
block|}
comment|/// Set the target's preferred loop alignment. Default alignment is zero, it
comment|/// means the target does not care about loop alignment.  The alignment is
comment|/// specified in log2(bytes). The target may also override
comment|/// getPrefLoopAlignment to provide per-loop values.
name|void
name|setPrefLoopAlignment
parameter_list|(
name|unsigned
name|Align
parameter_list|)
block|{
name|PrefLoopAlignment
operator|=
name|Align
expr_stmt|;
block|}
comment|/// Set the minimum stack alignment of an argument (in log2(bytes)).
name|void
name|setMinStackArgumentAlignment
parameter_list|(
name|unsigned
name|Align
parameter_list|)
block|{
name|MinStackArgumentAlignment
operator|=
name|Align
expr_stmt|;
block|}
comment|/// Set if the DAG builder should automatically insert fences and reduce the
comment|/// order of atomic memory operations to Monotonic.
name|void
name|setInsertFencesForAtomic
parameter_list|(
name|bool
name|fence
parameter_list|)
block|{
name|InsertFencesForAtomic
operator|=
name|fence
expr_stmt|;
block|}
name|public
label|:
comment|//===--------------------------------------------------------------------===//
comment|// Addressing mode description hooks (used by LSR etc).
comment|//
comment|/// CodeGenPrepare sinks address calculations into the same BB as Load/Store
comment|/// instructions reading the address. This allows as much computation as
comment|/// possible to be done in the address mode for that operand. This hook lets
comment|/// targets also pass back when this should be done on intrinsics which
comment|/// load/store.
name|virtual
name|bool
name|GetAddrModeArguments
argument_list|(
name|IntrinsicInst
operator|*
comment|/*I*/
argument_list|,
name|SmallVectorImpl
operator|<
name|Value
operator|*
operator|>
operator|&
comment|/*Ops*/
argument_list|,
name|Type
operator|*
operator|&
comment|/*AccessTy*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// This represents an addressing mode of:
comment|///    BaseGV + BaseOffs + BaseReg + Scale*ScaleReg
comment|/// If BaseGV is null,  there is no BaseGV.
comment|/// If BaseOffs is zero, there is no base offset.
comment|/// If HasBaseReg is false, there is no base register.
comment|/// If Scale is zero, there is no ScaleReg.  Scale of 1 indicates a reg with
comment|/// no scale.
struct|struct
name|AddrMode
block|{
name|GlobalValue
modifier|*
name|BaseGV
decl_stmt|;
name|int64_t
name|BaseOffs
decl_stmt|;
name|bool
name|HasBaseReg
decl_stmt|;
name|int64_t
name|Scale
decl_stmt|;
name|AddrMode
argument_list|()
operator|:
name|BaseGV
argument_list|(
name|nullptr
argument_list|)
operator|,
name|BaseOffs
argument_list|(
literal|0
argument_list|)
operator|,
name|HasBaseReg
argument_list|(
name|false
argument_list|)
operator|,
name|Scale
argument_list|(
literal|0
argument_list|)
block|{}
block|}
struct|;
comment|/// Return true if the addressing mode represented by AM is legal for this
comment|/// target, for a load/store of the specified type.
comment|///
comment|/// The type may be VoidTy, in which case only return true if the addressing
comment|/// mode is legal for a load/store of any legal type.  TODO: Handle
comment|/// pre/postinc as well.
name|virtual
name|bool
name|isLegalAddressingMode
argument_list|(
specifier|const
name|AddrMode
operator|&
name|AM
argument_list|,
name|Type
operator|*
name|Ty
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Return the cost of the scaling factor used in the addressing mode
comment|/// represented by AM for this target, for a load/store of the specified type.
comment|///
comment|/// If the AM is supported, the return value must be>= 0.
comment|/// If the AM is not supported, it returns a negative value.
comment|/// TODO: Handle pre/postinc as well.
name|virtual
name|int
name|getScalingFactorCost
argument_list|(
specifier|const
name|AddrMode
operator|&
name|AM
argument_list|,
name|Type
operator|*
name|Ty
argument_list|)
decl|const
block|{
comment|// Default: assume that any scaling factor used in a legal AM is free.
if|if
condition|(
name|isLegalAddressingMode
argument_list|(
name|AM
argument_list|,
name|Ty
argument_list|)
condition|)
return|return
literal|0
return|;
return|return
operator|-
literal|1
return|;
block|}
comment|/// Return true if the specified immediate is legal icmp immediate, that is
comment|/// the target has icmp instructions which can compare a register against the
comment|/// immediate without having to materialize the immediate into a register.
name|virtual
name|bool
name|isLegalICmpImmediate
argument_list|(
name|int64_t
argument_list|)
decl|const
block|{
return|return
name|true
return|;
block|}
comment|/// Return true if the specified immediate is legal add immediate, that is the
comment|/// target has add instructions which can add a register with the immediate
comment|/// without having to materialize the immediate into a register.
name|virtual
name|bool
name|isLegalAddImmediate
argument_list|(
name|int64_t
argument_list|)
decl|const
block|{
return|return
name|true
return|;
block|}
comment|/// Return true if it's significantly cheaper to shift a vector by a uniform
comment|/// scalar than by an amount which will vary across each lane. On x86, for
comment|/// example, there is a "psllw" instruction for the former case, but no simple
comment|/// instruction for a general "a<< b" operation on vectors.
name|virtual
name|bool
name|isVectorShiftByScalarCheap
argument_list|(
name|Type
operator|*
name|Ty
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if it's free to truncate a value of type Ty1 to type
comment|/// Ty2. e.g. On x86 it's free to truncate a i32 value in register EAX to i16
comment|/// by referencing its sub-register AX.
name|virtual
name|bool
name|isTruncateFree
argument_list|(
name|Type
operator|*
comment|/*Ty1*/
argument_list|,
name|Type
operator|*
comment|/*Ty2*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if a truncation from Ty1 to Ty2 is permitted when deciding
comment|/// whether a call is in tail position. Typically this means that both results
comment|/// would be assigned to the same register or stack slot, but it could mean
comment|/// the target performs adequate checks of its own before proceeding with the
comment|/// tail call.
name|virtual
name|bool
name|allowTruncateForTailCall
argument_list|(
name|Type
operator|*
comment|/*Ty1*/
argument_list|,
name|Type
operator|*
comment|/*Ty2*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
name|virtual
name|bool
name|isTruncateFree
argument_list|(
name|EVT
comment|/*VT1*/
argument_list|,
name|EVT
comment|/*VT2*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if any actual instruction that defines a value of type Ty1
comment|/// implicitly zero-extends the value to Ty2 in the result register.
comment|///
comment|/// This does not necessarily include registers defined in unknown ways, such
comment|/// as incoming arguments, or copies from unknown virtual registers. Also, if
comment|/// isTruncateFree(Ty2, Ty1) is true, this does not necessarily apply to
comment|/// truncate instructions. e.g. on x86-64, all instructions that define 32-bit
comment|/// values implicit zero-extend the result out to 64 bits.
name|virtual
name|bool
name|isZExtFree
argument_list|(
name|Type
operator|*
comment|/*Ty1*/
argument_list|,
name|Type
operator|*
comment|/*Ty2*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
name|virtual
name|bool
name|isZExtFree
argument_list|(
name|EVT
comment|/*VT1*/
argument_list|,
name|EVT
comment|/*VT2*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if the target supplies and combines to a paired load
comment|/// two loaded values of type LoadedType next to each other in memory.
comment|/// RequiredAlignment gives the minimal alignment constraints that must be met
comment|/// to be able to select this paired load.
comment|///
comment|/// This information is *not* used to generate actual paired loads, but it is
comment|/// used to generate a sequence of loads that is easier to combine into a
comment|/// paired load.
comment|/// For instance, something like this:
comment|/// a = load i64* addr
comment|/// b = trunc i64 a to i32
comment|/// c = lshr i64 a, 32
comment|/// d = trunc i64 c to i32
comment|/// will be optimized into:
comment|/// b = load i32* addr1
comment|/// d = load i32* addr2
comment|/// Where addr1 = addr2 +/- sizeof(i32).
comment|///
comment|/// In other words, unless the target performs a post-isel load combining,
comment|/// this information should not be provided because it will generate more
comment|/// loads.
name|virtual
name|bool
name|hasPairedLoad
argument_list|(
name|Type
operator|*
comment|/*LoadedType*/
argument_list|,
name|unsigned
operator|&
comment|/*RequiredAligment*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
name|virtual
name|bool
name|hasPairedLoad
argument_list|(
name|EVT
comment|/*LoadedType*/
argument_list|,
name|unsigned
operator|&
comment|/*RequiredAligment*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if zero-extending the specific node Val to type VT2 is free
comment|/// (either because it's implicitly zero-extended such as ARM ldrb / ldrh or
comment|/// because it's folded such as X86 zero-extending loads).
name|virtual
name|bool
name|isZExtFree
argument_list|(
name|SDValue
name|Val
argument_list|,
name|EVT
name|VT2
argument_list|)
decl|const
block|{
return|return
name|isZExtFree
argument_list|(
name|Val
operator|.
name|getValueType
argument_list|()
argument_list|,
name|VT2
argument_list|)
return|;
block|}
comment|/// Return true if an fpext operation is free (for instance, because
comment|/// single-precision floating-point numbers are implicitly extended to
comment|/// double-precision).
name|virtual
name|bool
name|isFPExtFree
argument_list|(
name|EVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|VT
operator|.
name|isFloatingPoint
argument_list|()
argument_list|)
expr_stmt|;
return|return
name|false
return|;
block|}
comment|/// Return true if an fneg operation is free to the point where it is never
comment|/// worthwhile to replace it with a bitwise operation.
name|virtual
name|bool
name|isFNegFree
argument_list|(
name|EVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|VT
operator|.
name|isFloatingPoint
argument_list|()
argument_list|)
expr_stmt|;
return|return
name|false
return|;
block|}
comment|/// Return true if an fabs operation is free to the point where it is never
comment|/// worthwhile to replace it with a bitwise operation.
name|virtual
name|bool
name|isFAbsFree
argument_list|(
name|EVT
name|VT
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|VT
operator|.
name|isFloatingPoint
argument_list|()
argument_list|)
expr_stmt|;
return|return
name|false
return|;
block|}
comment|/// Return true if an FMA operation is faster than a pair of fmul and fadd
comment|/// instructions. fmuladd intrinsics will be expanded to FMAs when this method
comment|/// returns true, otherwise fmuladd is expanded to fmul + fadd.
comment|///
comment|/// NOTE: This may be called before legalization on types for which FMAs are
comment|/// not legal, but should return true if those types will eventually legalize
comment|/// to types that support FMAs. After legalization, it will only be called on
comment|/// types that support FMAs (via Legal or Custom actions)
name|virtual
name|bool
name|isFMAFasterThanFMulAndFAdd
argument_list|(
name|EVT
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if it's profitable to narrow operations of type VT1 to
comment|/// VT2. e.g. on x86, it's profitable to narrow from i32 to i8 but not from
comment|/// i32 to i16.
name|virtual
name|bool
name|isNarrowingProfitable
argument_list|(
name|EVT
comment|/*VT1*/
argument_list|,
name|EVT
comment|/*VT2*/
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// \brief Return true if it is beneficial to convert a load of a constant to
comment|/// just the constant itself.
comment|/// On some targets it might be more efficient to use a combination of
comment|/// arithmetic instructions to materialize the constant instead of loading it
comment|/// from a constant pool.
name|virtual
name|bool
name|shouldConvertConstantLoadToIntImm
argument_list|(
specifier|const
name|APInt
operator|&
name|Imm
argument_list|,
name|Type
operator|*
name|Ty
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if EXTRACT_SUBVECTOR is cheap for this result type
comment|/// with this index. This is needed because EXTRACT_SUBVECTOR usually
comment|/// has custom lowering that depends on the index of the first element,
comment|/// and only the target knows which lowering is cheap.
name|virtual
name|bool
name|isExtractSubvectorCheap
argument_list|(
name|EVT
name|ResVT
argument_list|,
name|unsigned
name|Index
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
comment|//===--------------------------------------------------------------------===//
comment|// Runtime Library hooks
comment|//
comment|/// Rename the default libcall routine name for the specified libcall.
name|void
name|setLibcallName
argument_list|(
name|RTLIB
operator|::
name|Libcall
name|Call
argument_list|,
specifier|const
name|char
operator|*
name|Name
argument_list|)
block|{
name|LibcallRoutineNames
index|[
name|Call
index|]
operator|=
name|Name
expr_stmt|;
block|}
comment|/// Get the libcall routine name for the specified libcall.
specifier|const
name|char
modifier|*
name|getLibcallName
argument_list|(
name|RTLIB
operator|::
name|Libcall
name|Call
argument_list|)
decl|const
block|{
return|return
name|LibcallRoutineNames
index|[
name|Call
index|]
return|;
block|}
comment|/// Override the default CondCode to be used to test the result of the
comment|/// comparison libcall against zero.
name|void
name|setCmpLibcallCC
argument_list|(
name|RTLIB
operator|::
name|Libcall
name|Call
argument_list|,
name|ISD
operator|::
name|CondCode
name|CC
argument_list|)
block|{
name|CmpLibcallCCs
index|[
name|Call
index|]
operator|=
name|CC
expr_stmt|;
block|}
comment|/// Get the CondCode that's to be used to test the result of the comparison
comment|/// libcall against zero.
name|ISD
operator|::
name|CondCode
name|getCmpLibcallCC
argument_list|(
argument|RTLIB::Libcall Call
argument_list|)
specifier|const
block|{
return|return
name|CmpLibcallCCs
index|[
name|Call
index|]
return|;
block|}
comment|/// Set the CallingConv that should be used for the specified libcall.
name|void
name|setLibcallCallingConv
argument_list|(
name|RTLIB
operator|::
name|Libcall
name|Call
argument_list|,
name|CallingConv
operator|::
name|ID
name|CC
argument_list|)
block|{
name|LibcallCallingConvs
index|[
name|Call
index|]
operator|=
name|CC
expr_stmt|;
block|}
comment|/// Get the CallingConv that should be used for the specified libcall.
name|CallingConv
operator|::
name|ID
name|getLibcallCallingConv
argument_list|(
argument|RTLIB::Libcall Call
argument_list|)
specifier|const
block|{
return|return
name|LibcallCallingConvs
index|[
name|Call
index|]
return|;
block|}
name|private
label|:
specifier|const
name|TargetMachine
modifier|&
name|TM
decl_stmt|;
specifier|const
name|DataLayout
modifier|*
name|DL
decl_stmt|;
comment|/// True if this is a little endian target.
name|bool
name|IsLittleEndian
decl_stmt|;
comment|/// Tells the code generator not to expand operations into sequences that use
comment|/// the select operations if possible.
name|bool
name|SelectIsExpensive
decl_stmt|;
comment|/// Tells the code generator that the target has multiple (allocatable)
comment|/// condition registers that can be used to store the results of comparisons
comment|/// for use by selects and conditional branches. With multiple condition
comment|/// registers, the code generator will not aggressively sink comparisons into
comment|/// the blocks of their users.
name|bool
name|HasMultipleConditionRegisters
decl_stmt|;
comment|/// Tells the code generator that the target has BitExtract instructions.
comment|/// The code generator will aggressively sink "shift"s into the blocks of
comment|/// their users if the users will generate "and" instructions which can be
comment|/// combined with "shift" to BitExtract instructions.
name|bool
name|HasExtractBitsInsn
decl_stmt|;
comment|/// Tells the code generator not to expand integer divides by constants into a
comment|/// sequence of muls, adds, and shifts.  This is a hack until a real cost
comment|/// model is in place.  If we ever optimize for size, this will be set to true
comment|/// unconditionally.
name|bool
name|IntDivIsCheap
decl_stmt|;
comment|// Don't expand fsqrt with an approximation based on the inverse sqrt.
name|bool
name|FsqrtIsCheap
decl_stmt|;
comment|/// Tells the code generator to bypass slow divide or remainder
comment|/// instructions. For example, BypassSlowDivWidths[32,8] tells the code
comment|/// generator to bypass 32-bit integer div/rem with an 8-bit unsigned integer
comment|/// div/rem when the operands are positive and less than 256.
name|DenseMap
operator|<
name|unsigned
name|int
operator|,
name|unsigned
name|int
operator|>
name|BypassSlowDivWidths
expr_stmt|;
comment|/// Tells the code generator that it shouldn't generate sra/srl/add/sra for a
comment|/// signed divide by power of two; let the target handle it.
name|bool
name|Pow2SDivIsCheap
decl_stmt|;
comment|/// Tells the code generator that it shouldn't generate extra flow control
comment|/// instructions and should attempt to combine flow control instructions via
comment|/// predication.
name|bool
name|JumpIsExpensive
decl_stmt|;
comment|/// Whether the target supports or cares about preserving floating point
comment|/// exception behavior.
name|bool
name|HasFloatingPointExceptions
decl_stmt|;
comment|/// This target prefers to use _setjmp to implement llvm.setjmp.
comment|///
comment|/// Defaults to false.
name|bool
name|UseUnderscoreSetJmp
decl_stmt|;
comment|/// This target prefers to use _longjmp to implement llvm.longjmp.
comment|///
comment|/// Defaults to false.
name|bool
name|UseUnderscoreLongJmp
decl_stmt|;
comment|/// Number of blocks threshold to use jump tables.
name|int
name|MinimumJumpTableEntries
decl_stmt|;
comment|/// Information about the contents of the high-bits in boolean values held in
comment|/// a type wider than i1. See getBooleanContents.
name|BooleanContent
name|BooleanContents
decl_stmt|;
comment|/// Information about the contents of the high-bits in boolean values held in
comment|/// a type wider than i1. See getBooleanContents.
name|BooleanContent
name|BooleanFloatContents
decl_stmt|;
comment|/// Information about the contents of the high-bits in boolean vector values
comment|/// when the element type is wider than i1. See getBooleanContents.
name|BooleanContent
name|BooleanVectorContents
decl_stmt|;
comment|/// The target scheduling preference: shortest possible total cycles or lowest
comment|/// register usage.
name|Sched
operator|::
name|Preference
name|SchedPreferenceInfo
expr_stmt|;
comment|/// The size, in bytes, of the target's jmp_buf buffers
name|unsigned
name|JumpBufSize
decl_stmt|;
comment|/// The alignment, in bytes, of the target's jmp_buf buffers
name|unsigned
name|JumpBufAlignment
decl_stmt|;
comment|/// The minimum alignment that any argument on the stack needs to have.
name|unsigned
name|MinStackArgumentAlignment
decl_stmt|;
comment|/// The minimum function alignment (used when optimizing for size, and to
comment|/// prevent explicitly provided alignment from leading to incorrect code).
name|unsigned
name|MinFunctionAlignment
decl_stmt|;
comment|/// The preferred function alignment (used when alignment unspecified and
comment|/// optimizing for speed).
name|unsigned
name|PrefFunctionAlignment
decl_stmt|;
comment|/// The preferred loop alignment.
name|unsigned
name|PrefLoopAlignment
decl_stmt|;
comment|/// Whether the DAG builder should automatically insert fences and reduce
comment|/// ordering for atomics.  (This will be set for for most architectures with
comment|/// weak memory ordering.)
name|bool
name|InsertFencesForAtomic
decl_stmt|;
comment|/// If set to a physical register, this specifies the register that
comment|/// llvm.savestack/llvm.restorestack should save and restore.
name|unsigned
name|StackPointerRegisterToSaveRestore
decl_stmt|;
comment|/// If set to a physical register, this specifies the register that receives
comment|/// the exception address on entry to a landing pad.
name|unsigned
name|ExceptionPointerRegister
decl_stmt|;
comment|/// If set to a physical register, this specifies the register that receives
comment|/// the exception typeid on entry to a landing pad.
name|unsigned
name|ExceptionSelectorRegister
decl_stmt|;
comment|/// This indicates the default register class to use for each ValueType the
comment|/// target supports natively.
specifier|const
name|TargetRegisterClass
modifier|*
name|RegClassForVT
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
decl_stmt|;
name|unsigned
name|char
name|NumRegistersForVT
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
decl_stmt|;
name|MVT
name|RegisterTypeForVT
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
decl_stmt|;
comment|/// This indicates the "representative" register class to use for each
comment|/// ValueType the target supports natively. This information is used by the
comment|/// scheduler to track register pressure. By default, the representative
comment|/// register class is the largest legal super-reg register class of the
comment|/// register class of the specified type. e.g. On x86, i8, i16, and i32's
comment|/// representative class would be GR32.
specifier|const
name|TargetRegisterClass
modifier|*
name|RepRegClassForVT
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
decl_stmt|;
comment|/// This indicates the "cost" of the "representative" register class for each
comment|/// ValueType. The cost is used by the scheduler to approximate register
comment|/// pressure.
name|uint8_t
name|RepRegClassCostForVT
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
decl_stmt|;
comment|/// For any value types we are promoting or expanding, this contains the value
comment|/// type that we are changing to.  For Expanded types, this contains one step
comment|/// of the expand (e.g. i64 -> i32), even if there are multiple steps required
comment|/// (e.g. i64 -> i16).  For types natively supported by the system, this holds
comment|/// the same type (e.g. i32 -> i32).
name|MVT
name|TransformToType
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
decl_stmt|;
comment|/// For each operation and each value type, keep a LegalizeAction that
comment|/// indicates how instruction selection should deal with the operation.  Most
comment|/// operations are Legal (aka, supported natively by the target), but
comment|/// operations that are not should be described.  Note that operations on
comment|/// non-legal value types are not described here.
name|uint8_t
name|OpActions
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
index|[
name|ISD
operator|::
name|BUILTIN_OP_END
index|]
decl_stmt|;
comment|/// For each load extension type and each value type, keep a LegalizeAction
comment|/// that indicates how instruction selection should deal with a load of a
comment|/// specific value type and extension type.
name|uint8_t
name|LoadExtActions
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
index|[
name|ISD
operator|::
name|LAST_LOADEXT_TYPE
index|]
decl_stmt|;
comment|/// For each value type pair keep a LegalizeAction that indicates whether a
comment|/// truncating store of a specific value type and truncating type is legal.
name|uint8_t
name|TruncStoreActions
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
decl_stmt|;
comment|/// For each indexed mode and each value type, keep a pair of LegalizeAction
comment|/// that indicates how instruction selection should deal with the load /
comment|/// store.
comment|///
comment|/// The first dimension is the value_type for the reference. The second
comment|/// dimension represents the various modes for load store.
name|uint8_t
name|IndexedModeActions
index|[
name|MVT
operator|::
name|LAST_VALUETYPE
index|]
index|[
name|ISD
operator|::
name|LAST_INDEXED_MODE
index|]
decl_stmt|;
comment|/// For each condition code (ISD::CondCode) keep a LegalizeAction that
comment|/// indicates how instruction selection should deal with the condition code.
comment|///
comment|/// Because each CC action takes up 2 bits, we need to have the array size be
comment|/// large enough to fit all of the value types. This can be done by rounding
comment|/// up the MVT::LAST_VALUETYPE value to the next multiple of 16.
name|uint32_t
name|CondCodeActions
index|[
name|ISD
operator|::
name|SETCC_INVALID
index|]
index|[
operator|(
name|MVT
operator|::
name|LAST_VALUETYPE
operator|+
literal|15
operator|)
operator|/
literal|16
index|]
decl_stmt|;
name|ValueTypeActionImpl
name|ValueTypeActions
decl_stmt|;
name|public
label|:
name|LegalizeKind
name|getTypeConversion
argument_list|(
name|LLVMContext
operator|&
name|Context
argument_list|,
name|EVT
name|VT
argument_list|)
decl|const
block|{
comment|// If this is a simple type, use the ComputeRegisterProp mechanism.
if|if
condition|(
name|VT
operator|.
name|isSimple
argument_list|()
condition|)
block|{
name|MVT
name|SVT
init|=
name|VT
operator|.
name|getSimpleVT
argument_list|()
decl_stmt|;
name|assert
argument_list|(
operator|(
name|unsigned
operator|)
name|SVT
operator|.
name|SimpleTy
operator|<
name|array_lengthof
argument_list|(
name|TransformToType
argument_list|)
argument_list|)
expr_stmt|;
name|MVT
name|NVT
init|=
name|TransformToType
index|[
name|SVT
operator|.
name|SimpleTy
index|]
decl_stmt|;
name|LegalizeTypeAction
name|LA
init|=
name|ValueTypeActions
operator|.
name|getTypeAction
argument_list|(
name|SVT
argument_list|)
decl_stmt|;
name|assert
argument_list|(
operator|(
name|LA
operator|==
name|TypeLegal
operator|||
name|LA
operator|==
name|TypeSoftenFloat
operator|||
name|ValueTypeActions
operator|.
name|getTypeAction
argument_list|(
name|NVT
argument_list|)
operator|!=
name|TypePromoteInteger
operator|)
operator|&&
literal|"Promote may not follow Expand or Promote"
argument_list|)
expr_stmt|;
if|if
condition|(
name|LA
operator|==
name|TypeSplitVector
condition|)
return|return
name|LegalizeKind
argument_list|(
name|LA
argument_list|,
name|EVT
operator|::
name|getVectorVT
argument_list|(
name|Context
argument_list|,
name|SVT
operator|.
name|getVectorElementType
argument_list|()
argument_list|,
name|SVT
operator|.
name|getVectorNumElements
argument_list|()
operator|/
literal|2
argument_list|)
argument_list|)
return|;
if|if
condition|(
name|LA
operator|==
name|TypeScalarizeVector
condition|)
return|return
name|LegalizeKind
argument_list|(
name|LA
argument_list|,
name|SVT
operator|.
name|getVectorElementType
argument_list|()
argument_list|)
return|;
return|return
name|LegalizeKind
argument_list|(
name|LA
argument_list|,
name|NVT
argument_list|)
return|;
block|}
comment|// Handle Extended Scalar Types.
if|if
condition|(
operator|!
name|VT
operator|.
name|isVector
argument_list|()
condition|)
block|{
name|assert
argument_list|(
name|VT
operator|.
name|isInteger
argument_list|()
operator|&&
literal|"Float types must be simple"
argument_list|)
expr_stmt|;
name|unsigned
name|BitSize
init|=
name|VT
operator|.
name|getSizeInBits
argument_list|()
decl_stmt|;
comment|// First promote to a power-of-two size, then expand if necessary.
if|if
condition|(
name|BitSize
operator|<
literal|8
operator|||
operator|!
name|isPowerOf2_32
argument_list|(
name|BitSize
argument_list|)
condition|)
block|{
name|EVT
name|NVT
init|=
name|VT
operator|.
name|getRoundIntegerType
argument_list|(
name|Context
argument_list|)
decl_stmt|;
name|assert
argument_list|(
name|NVT
operator|!=
name|VT
operator|&&
literal|"Unable to round integer VT"
argument_list|)
expr_stmt|;
name|LegalizeKind
name|NextStep
init|=
name|getTypeConversion
argument_list|(
name|Context
argument_list|,
name|NVT
argument_list|)
decl_stmt|;
comment|// Avoid multi-step promotion.
if|if
condition|(
name|NextStep
operator|.
name|first
operator|==
name|TypePromoteInteger
condition|)
return|return
name|NextStep
return|;
comment|// Return rounded integer type.
return|return
name|LegalizeKind
argument_list|(
name|TypePromoteInteger
argument_list|,
name|NVT
argument_list|)
return|;
block|}
return|return
name|LegalizeKind
argument_list|(
name|TypeExpandInteger
argument_list|,
name|EVT
operator|::
name|getIntegerVT
argument_list|(
name|Context
argument_list|,
name|VT
operator|.
name|getSizeInBits
argument_list|()
operator|/
literal|2
argument_list|)
argument_list|)
return|;
block|}
comment|// Handle vector types.
name|unsigned
name|NumElts
init|=
name|VT
operator|.
name|getVectorNumElements
argument_list|()
decl_stmt|;
name|EVT
name|EltVT
init|=
name|VT
operator|.
name|getVectorElementType
argument_list|()
decl_stmt|;
comment|// Vectors with only one element are always scalarized.
if|if
condition|(
name|NumElts
operator|==
literal|1
condition|)
return|return
name|LegalizeKind
argument_list|(
name|TypeScalarizeVector
argument_list|,
name|EltVT
argument_list|)
return|;
comment|// Try to widen vector elements until the element type is a power of two and
comment|// promote it to a legal type later on, for example:
comment|//<3 x i8> -><4 x i8> -><4 x i32>
if|if
condition|(
name|EltVT
operator|.
name|isInteger
argument_list|()
condition|)
block|{
comment|// Vectors with a number of elements that is not a power of two are always
comment|// widened, for example<3 x i8> -><4 x i8>.
if|if
condition|(
operator|!
name|VT
operator|.
name|isPow2VectorType
argument_list|()
condition|)
block|{
name|NumElts
operator|=
operator|(
name|unsigned
operator|)
name|NextPowerOf2
argument_list|(
name|NumElts
argument_list|)
expr_stmt|;
name|EVT
name|NVT
init|=
name|EVT
operator|::
name|getVectorVT
argument_list|(
name|Context
argument_list|,
name|EltVT
argument_list|,
name|NumElts
argument_list|)
decl_stmt|;
return|return
name|LegalizeKind
argument_list|(
name|TypeWidenVector
argument_list|,
name|NVT
argument_list|)
return|;
block|}
comment|// Examine the element type.
name|LegalizeKind
name|LK
init|=
name|getTypeConversion
argument_list|(
name|Context
argument_list|,
name|EltVT
argument_list|)
decl_stmt|;
comment|// If type is to be expanded, split the vector.
comment|//<4 x i140> -><2 x i140>
if|if
condition|(
name|LK
operator|.
name|first
operator|==
name|TypeExpandInteger
condition|)
return|return
name|LegalizeKind
argument_list|(
name|TypeSplitVector
argument_list|,
name|EVT
operator|::
name|getVectorVT
argument_list|(
name|Context
argument_list|,
name|EltVT
argument_list|,
name|NumElts
operator|/
literal|2
argument_list|)
argument_list|)
return|;
comment|// Promote the integer element types until a legal vector type is found
comment|// or until the element integer type is too big. If a legal type was not
comment|// found, fallback to the usual mechanism of widening/splitting the
comment|// vector.
name|EVT
name|OldEltVT
init|=
name|EltVT
decl_stmt|;
while|while
condition|(
literal|1
condition|)
block|{
comment|// Increase the bitwidth of the element to the next pow-of-two
comment|// (which is greater than 8 bits).
name|EltVT
operator|=
name|EVT
operator|::
name|getIntegerVT
argument_list|(
name|Context
argument_list|,
literal|1
operator|+
name|EltVT
operator|.
name|getSizeInBits
argument_list|()
argument_list|)
operator|.
name|getRoundIntegerType
argument_list|(
name|Context
argument_list|)
expr_stmt|;
comment|// Stop trying when getting a non-simple element type.
comment|// Note that vector elements may be greater than legal vector element
comment|// types. Example: X86 XMM registers hold 64bit element on 32bit
comment|// systems.
if|if
condition|(
operator|!
name|EltVT
operator|.
name|isSimple
argument_list|()
condition|)
break|break;
comment|// Build a new vector type and check if it is legal.
name|MVT
name|NVT
init|=
name|MVT
operator|::
name|getVectorVT
argument_list|(
name|EltVT
operator|.
name|getSimpleVT
argument_list|()
argument_list|,
name|NumElts
argument_list|)
decl_stmt|;
comment|// Found a legal promoted vector type.
if|if
condition|(
name|NVT
operator|!=
name|MVT
argument_list|()
operator|&&
name|ValueTypeActions
operator|.
name|getTypeAction
argument_list|(
name|NVT
argument_list|)
operator|==
name|TypeLegal
condition|)
return|return
name|LegalizeKind
argument_list|(
name|TypePromoteInteger
argument_list|,
name|EVT
operator|::
name|getVectorVT
argument_list|(
name|Context
argument_list|,
name|EltVT
argument_list|,
name|NumElts
argument_list|)
argument_list|)
return|;
block|}
comment|// Reset the type to the unexpanded type if we did not find a legal vector
comment|// type with a promoted vector element type.
name|EltVT
operator|=
name|OldEltVT
expr_stmt|;
block|}
comment|// Try to widen the vector until a legal type is found.
comment|// If there is no wider legal type, split the vector.
while|while
condition|(
literal|1
condition|)
block|{
comment|// Round up to the next power of 2.
name|NumElts
operator|=
operator|(
name|unsigned
operator|)
name|NextPowerOf2
argument_list|(
name|NumElts
argument_list|)
expr_stmt|;
comment|// If there is no simple vector type with this many elements then there
comment|// cannot be a larger legal vector type.  Note that this assumes that
comment|// there are no skipped intermediate vector types in the simple types.
if|if
condition|(
operator|!
name|EltVT
operator|.
name|isSimple
argument_list|()
condition|)
break|break;
name|MVT
name|LargerVector
init|=
name|MVT
operator|::
name|getVectorVT
argument_list|(
name|EltVT
operator|.
name|getSimpleVT
argument_list|()
argument_list|,
name|NumElts
argument_list|)
decl_stmt|;
if|if
condition|(
name|LargerVector
operator|==
name|MVT
argument_list|()
condition|)
break|break;
comment|// If this type is legal then widen the vector.
if|if
condition|(
name|ValueTypeActions
operator|.
name|getTypeAction
argument_list|(
name|LargerVector
argument_list|)
operator|==
name|TypeLegal
condition|)
return|return
name|LegalizeKind
argument_list|(
name|TypeWidenVector
argument_list|,
name|LargerVector
argument_list|)
return|;
block|}
comment|// Widen odd vectors to next power of two.
if|if
condition|(
operator|!
name|VT
operator|.
name|isPow2VectorType
argument_list|()
condition|)
block|{
name|EVT
name|NVT
init|=
name|VT
operator|.
name|getPow2VectorType
argument_list|(
name|Context
argument_list|)
decl_stmt|;
return|return
name|LegalizeKind
argument_list|(
name|TypeWidenVector
argument_list|,
name|NVT
argument_list|)
return|;
block|}
comment|// Vectors with illegal element types are expanded.
name|EVT
name|NVT
init|=
name|EVT
operator|::
name|getVectorVT
argument_list|(
name|Context
argument_list|,
name|EltVT
argument_list|,
name|VT
operator|.
name|getVectorNumElements
argument_list|()
operator|/
literal|2
argument_list|)
decl_stmt|;
return|return
name|LegalizeKind
argument_list|(
name|TypeSplitVector
argument_list|,
name|NVT
argument_list|)
return|;
block|}
name|private
label|:
name|std
operator|::
name|vector
operator|<
name|std
operator|::
name|pair
operator|<
name|MVT
operator|,
specifier|const
name|TargetRegisterClass
operator|*
operator|>
expr|>
name|AvailableRegClasses
expr_stmt|;
comment|/// Targets can specify ISD nodes that they would like PerformDAGCombine
comment|/// callbacks for by calling setTargetDAGCombine(), which sets a bit in this
comment|/// array.
name|unsigned
name|char
name|TargetDAGCombineArray
index|[
operator|(
name|ISD
operator|::
name|BUILTIN_OP_END
operator|+
name|CHAR_BIT
operator|-
literal|1
operator|)
operator|/
name|CHAR_BIT
index|]
decl_stmt|;
comment|/// For operations that must be promoted to a specific type, this holds the
comment|/// destination type.  This map should be sparse, so don't hold it as an
comment|/// array.
comment|///
comment|/// Targets add entries to this map with AddPromotedToType(..), clients access
comment|/// this with getTypeToPromoteTo(..).
name|std
operator|::
name|map
operator|<
name|std
operator|::
name|pair
operator|<
name|unsigned
operator|,
name|MVT
operator|::
name|SimpleValueType
operator|>
operator|,
name|MVT
operator|::
name|SimpleValueType
operator|>
name|PromoteToType
expr_stmt|;
comment|/// Stores the name each libcall.
specifier|const
name|char
modifier|*
name|LibcallRoutineNames
index|[
name|RTLIB
operator|::
name|UNKNOWN_LIBCALL
index|]
decl_stmt|;
comment|/// The ISD::CondCode that should be used to test the result of each of the
comment|/// comparison libcall against zero.
name|ISD
operator|::
name|CondCode
name|CmpLibcallCCs
index|[
name|RTLIB
operator|::
name|UNKNOWN_LIBCALL
index|]
expr_stmt|;
comment|/// Stores the CallingConv that should be used for each libcall.
name|CallingConv
operator|::
name|ID
name|LibcallCallingConvs
index|[
name|RTLIB
operator|::
name|UNKNOWN_LIBCALL
index|]
expr_stmt|;
name|protected
label|:
comment|/// \brief Specify maximum number of store instructions per memset call.
comment|///
comment|/// When lowering \@llvm.memset this field specifies the maximum number of
comment|/// store operations that may be substituted for the call to memset. Targets
comment|/// must set this value based on the cost threshold for that target. Targets
comment|/// should assume that the memset will be done using as many of the largest
comment|/// store operations first, followed by smaller ones, if necessary, per
comment|/// alignment restrictions. For example, storing 9 bytes on a 32-bit machine
comment|/// with 16-bit alignment would result in four 2-byte stores and one 1-byte
comment|/// store.  This only applies to setting a constant array of a constant size.
name|unsigned
name|MaxStoresPerMemset
decl_stmt|;
comment|/// Maximum number of stores operations that may be substituted for the call
comment|/// to memset, used for functions with OptSize attribute.
name|unsigned
name|MaxStoresPerMemsetOptSize
decl_stmt|;
comment|/// \brief Specify maximum bytes of store instructions per memcpy call.
comment|///
comment|/// When lowering \@llvm.memcpy this field specifies the maximum number of
comment|/// store operations that may be substituted for a call to memcpy. Targets
comment|/// must set this value based on the cost threshold for that target. Targets
comment|/// should assume that the memcpy will be done using as many of the largest
comment|/// store operations first, followed by smaller ones, if necessary, per
comment|/// alignment restrictions. For example, storing 7 bytes on a 32-bit machine
comment|/// with 32-bit alignment would result in one 4-byte store, a one 2-byte store
comment|/// and one 1-byte store. This only applies to copying a constant array of
comment|/// constant size.
name|unsigned
name|MaxStoresPerMemcpy
decl_stmt|;
comment|/// Maximum number of store operations that may be substituted for a call to
comment|/// memcpy, used for functions with OptSize attribute.
name|unsigned
name|MaxStoresPerMemcpyOptSize
decl_stmt|;
comment|/// \brief Specify maximum bytes of store instructions per memmove call.
comment|///
comment|/// When lowering \@llvm.memmove this field specifies the maximum number of
comment|/// store instructions that may be substituted for a call to memmove. Targets
comment|/// must set this value based on the cost threshold for that target. Targets
comment|/// should assume that the memmove will be done using as many of the largest
comment|/// store operations first, followed by smaller ones, if necessary, per
comment|/// alignment restrictions. For example, moving 9 bytes on a 32-bit machine
comment|/// with 8-bit alignment would result in nine 1-byte stores.  This only
comment|/// applies to copying a constant array of constant size.
name|unsigned
name|MaxStoresPerMemmove
decl_stmt|;
comment|/// Maximum number of store instructions that may be substituted for a call to
comment|/// memmove, used for functions with OpSize attribute.
name|unsigned
name|MaxStoresPerMemmoveOptSize
decl_stmt|;
comment|/// Tells the code generator that select is more expensive than a branch if
comment|/// the branch is usually predicted right.
name|bool
name|PredictableSelectIsExpensive
decl_stmt|;
comment|/// MaskAndBranchFoldingIsLegal - Indicates if the target supports folding
comment|/// a mask of a single bit, a compare, and a branch into a single instruction.
name|bool
name|MaskAndBranchFoldingIsLegal
decl_stmt|;
comment|/// \see enableExtLdPromotion.
name|bool
name|EnableExtLdPromotion
decl_stmt|;
name|protected
label|:
comment|/// Return true if the value types that can be represented by the specified
comment|/// register class are all legal.
name|bool
name|isLegalRC
argument_list|(
specifier|const
name|TargetRegisterClass
operator|*
name|RC
argument_list|)
decl|const
decl_stmt|;
comment|/// Replace/modify any TargetFrameIndex operands with a targte-dependent
comment|/// sequence of memory operands that is recognized by PrologEpilogInserter.
name|MachineBasicBlock
modifier|*
name|emitPatchPoint
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|MBB
argument_list|)
decl|const
decl_stmt|;
block|}
end_decl_stmt

begin_empty_stmt
empty_stmt|;
end_empty_stmt

begin_comment
comment|/// This class defines information used to lower LLVM code to legal SelectionDAG
end_comment

begin_comment
comment|/// operators that the target instruction selector can accept natively.
end_comment

begin_comment
comment|///
end_comment

begin_comment
comment|/// This class also defines callbacks that targets must implement to lower
end_comment

begin_comment
comment|/// target-specific constructs to SelectionDAG operators.
end_comment

begin_decl_stmt
name|class
name|TargetLowering
range|:
name|public
name|TargetLoweringBase
block|{
name|TargetLowering
argument_list|(
argument|const TargetLowering&
argument_list|)
name|LLVM_DELETED_FUNCTION
block|;
name|void
name|operator
operator|=
operator|(
specifier|const
name|TargetLowering
operator|&
operator|)
name|LLVM_DELETED_FUNCTION
block|;
name|public
operator|:
comment|/// NOTE: The TargetMachine owns TLOF.
name|explicit
name|TargetLowering
argument_list|(
specifier|const
name|TargetMachine
operator|&
name|TM
argument_list|)
block|;
comment|/// Returns true by value, base pointer and offset pointer and addressing mode
comment|/// by reference if the node's address can be legally represented as
comment|/// pre-indexed load / store address.
name|virtual
name|bool
name|getPreIndexedAddressParts
argument_list|(
argument|SDNode *
comment|/*N*/
argument_list|,
argument|SDValue&
comment|/*Base*/
argument_list|,
argument|SDValue&
comment|/*Offset*/
argument_list|,
argument|ISD::MemIndexedMode&
comment|/*AM*/
argument_list|,
argument|SelectionDAG&
comment|/*DAG*/
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// Returns true by value, base pointer and offset pointer and addressing mode
comment|/// by reference if this node can be combined with a load / store to form a
comment|/// post-indexed load / store.
name|virtual
name|bool
name|getPostIndexedAddressParts
argument_list|(
argument|SDNode *
comment|/*N*/
argument_list|,
argument|SDNode *
comment|/*Op*/
argument_list|,
argument|SDValue&
comment|/*Base*/
argument_list|,
argument|SDValue&
comment|/*Offset*/
argument_list|,
argument|ISD::MemIndexedMode&
comment|/*AM*/
argument_list|,
argument|SelectionDAG&
comment|/*DAG*/
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return the entry encoding for a jump table in the current function.  The
comment|/// returned value is a member of the MachineJumpTableInfo::JTEntryKind enum.
name|virtual
name|unsigned
name|getJumpTableEncoding
argument_list|()
specifier|const
block|;
name|virtual
specifier|const
name|MCExpr
operator|*
name|LowerCustomJumpTableEntry
argument_list|(
argument|const MachineJumpTableInfo *
comment|/*MJTI*/
argument_list|,
argument|const MachineBasicBlock *
comment|/*MBB*/
argument_list|,
argument|unsigned
comment|/*uid*/
argument_list|,
argument|MCContext&
comment|/*Ctx*/
argument_list|)
specifier|const
block|{
name|llvm_unreachable
argument_list|(
literal|"Need to implement this hook if target has custom JTIs"
argument_list|)
block|;   }
comment|/// Returns relocation base for the given PIC jumptable.
name|virtual
name|SDValue
name|getPICJumpTableRelocBase
argument_list|(
argument|SDValue Table
argument_list|,
argument|SelectionDAG&DAG
argument_list|)
specifier|const
block|;
comment|/// This returns the relocation base for the given PIC jumptable, the same as
comment|/// getPICJumpTableRelocBase, but as an MCExpr.
name|virtual
specifier|const
name|MCExpr
operator|*
name|getPICJumpTableRelocBaseExpr
argument_list|(
argument|const MachineFunction *MF
argument_list|,
argument|unsigned JTI
argument_list|,
argument|MCContext&Ctx
argument_list|)
specifier|const
block|;
comment|/// Return true if folding a constant offset with the given GlobalAddress is
comment|/// legal.  It is frequently not legal in PIC relocation models.
name|virtual
name|bool
name|isOffsetFoldingLegal
argument_list|(
argument|const GlobalAddressSDNode *GA
argument_list|)
specifier|const
block|;
name|bool
name|isInTailCallPosition
argument_list|(
argument|SelectionDAG&DAG
argument_list|,
argument|SDNode *Node
argument_list|,
argument|SDValue&Chain
argument_list|)
specifier|const
block|;
name|void
name|softenSetCCOperands
argument_list|(
argument|SelectionDAG&DAG
argument_list|,
argument|EVT VT
argument_list|,
argument|SDValue&NewLHS
argument_list|,
argument|SDValue&NewRHS
argument_list|,
argument|ISD::CondCode&CCCode
argument_list|,
argument|SDLoc DL
argument_list|)
specifier|const
block|;
comment|/// Returns a pair of (return value, chain).
name|std
operator|::
name|pair
operator|<
name|SDValue
block|,
name|SDValue
operator|>
name|makeLibCall
argument_list|(
argument|SelectionDAG&DAG
argument_list|,
argument|RTLIB::Libcall LC
argument_list|,
argument|EVT RetVT
argument_list|,
argument|const SDValue *Ops
argument_list|,
argument|unsigned NumOps
argument_list|,
argument|bool isSigned
argument_list|,
argument|SDLoc dl
argument_list|,
argument|bool doesNotReturn = false
argument_list|,
argument|bool isReturnValueUsed = true
argument_list|)
specifier|const
block|;
comment|//===--------------------------------------------------------------------===//
comment|// TargetLowering Optimization Methods
comment|//
comment|/// A convenience struct that encapsulates a DAG, and two SDValues for
comment|/// returning information from TargetLowering to its clients that want to
comment|/// combine.
block|struct
name|TargetLoweringOpt
block|{
name|SelectionDAG
operator|&
name|DAG
block|;
name|bool
name|LegalTys
block|;
name|bool
name|LegalOps
block|;
name|SDValue
name|Old
block|;
name|SDValue
name|New
block|;
name|explicit
name|TargetLoweringOpt
argument_list|(
argument|SelectionDAG&InDAG
argument_list|,
argument|bool LT
argument_list|,
argument|bool LO
argument_list|)
operator|:
name|DAG
argument_list|(
name|InDAG
argument_list|)
block|,
name|LegalTys
argument_list|(
name|LT
argument_list|)
block|,
name|LegalOps
argument_list|(
argument|LO
argument_list|)
block|{}
name|bool
name|LegalTypes
argument_list|()
specifier|const
block|{
return|return
name|LegalTys
return|;
block|}
name|bool
name|LegalOperations
argument_list|()
specifier|const
block|{
return|return
name|LegalOps
return|;
block|}
name|bool
name|CombineTo
argument_list|(
argument|SDValue O
argument_list|,
argument|SDValue N
argument_list|)
block|{
name|Old
operator|=
name|O
block|;
name|New
operator|=
name|N
block|;
return|return
name|true
return|;
block|}
comment|/// Check to see if the specified operand of the specified instruction is a
comment|/// constant integer.  If so, check to see if there are any bits set in the
comment|/// constant that are not demanded.  If so, shrink the constant and return
comment|/// true.
name|bool
name|ShrinkDemandedConstant
argument_list|(
argument|SDValue Op
argument_list|,
argument|const APInt&Demanded
argument_list|)
block|;
comment|/// Convert x+y to (VT)((SmallVT)x+(SmallVT)y) if the casts are free.  This
comment|/// uses isZExtFree and ZERO_EXTEND for the widening cast, but it could be
comment|/// generalized for targets with other types of implicit widening casts.
name|bool
name|ShrinkDemandedOp
argument_list|(
argument|SDValue Op
argument_list|,
argument|unsigned BitWidth
argument_list|,
argument|const APInt&Demanded
argument_list|,
argument|SDLoc dl
argument_list|)
block|;   }
block|;
comment|/// Look at Op.  At this point, we know that only the DemandedMask bits of the
comment|/// result of Op are ever used downstream.  If we can use this information to
comment|/// simplify Op, create a new simplified DAG node and return true, returning
comment|/// the original and new nodes in Old and New.  Otherwise, analyze the
comment|/// expression and return a mask of KnownOne and KnownZero bits for the
comment|/// expression (used to simplify the caller).  The KnownZero/One bits may only
comment|/// be accurate for those bits in the DemandedMask.
name|bool
name|SimplifyDemandedBits
argument_list|(
argument|SDValue Op
argument_list|,
argument|const APInt&DemandedMask
argument_list|,
argument|APInt&KnownZero
argument_list|,
argument|APInt&KnownOne
argument_list|,
argument|TargetLoweringOpt&TLO
argument_list|,
argument|unsigned Depth =
literal|0
argument_list|)
specifier|const
block|;
comment|/// Determine which of the bits specified in Mask are known to be either zero
comment|/// or one and return them in the KnownZero/KnownOne bitsets.
name|virtual
name|void
name|computeKnownBitsForTargetNode
argument_list|(
argument|const SDValue Op
argument_list|,
argument|APInt&KnownZero
argument_list|,
argument|APInt&KnownOne
argument_list|,
argument|const SelectionDAG&DAG
argument_list|,
argument|unsigned Depth =
literal|0
argument_list|)
specifier|const
block|;
comment|/// This method can be implemented by targets that want to expose additional
comment|/// information about sign bits to the DAG Combiner.
name|virtual
name|unsigned
name|ComputeNumSignBitsForTargetNode
argument_list|(
argument|SDValue Op
argument_list|,
argument|const SelectionDAG&DAG
argument_list|,
argument|unsigned Depth =
literal|0
argument_list|)
specifier|const
block|;    struct
name|DAGCombinerInfo
block|{
name|void
operator|*
name|DC
block|;
comment|// The DAG Combiner object.
name|CombineLevel
name|Level
block|;
name|bool
name|CalledByLegalizer
block|;
name|public
operator|:
name|SelectionDAG
operator|&
name|DAG
block|;
name|DAGCombinerInfo
argument_list|(
argument|SelectionDAG&dag
argument_list|,
argument|CombineLevel level
argument_list|,
argument|bool cl
argument_list|,
argument|void *dc
argument_list|)
operator|:
name|DC
argument_list|(
name|dc
argument_list|)
block|,
name|Level
argument_list|(
name|level
argument_list|)
block|,
name|CalledByLegalizer
argument_list|(
name|cl
argument_list|)
block|,
name|DAG
argument_list|(
argument|dag
argument_list|)
block|{}
name|bool
name|isBeforeLegalize
argument_list|()
specifier|const
block|{
return|return
name|Level
operator|==
name|BeforeLegalizeTypes
return|;
block|}
name|bool
name|isBeforeLegalizeOps
argument_list|()
specifier|const
block|{
return|return
name|Level
operator|<
name|AfterLegalizeVectorOps
return|;
block|}
name|bool
name|isAfterLegalizeVectorOps
argument_list|()
specifier|const
block|{
return|return
name|Level
operator|==
name|AfterLegalizeDAG
return|;
block|}
name|CombineLevel
name|getDAGCombineLevel
argument_list|()
block|{
return|return
name|Level
return|;
block|}
name|bool
name|isCalledByLegalizer
argument_list|()
specifier|const
block|{
return|return
name|CalledByLegalizer
return|;
block|}
name|void
name|AddToWorklist
argument_list|(
name|SDNode
operator|*
name|N
argument_list|)
block|;
name|void
name|RemoveFromWorklist
argument_list|(
name|SDNode
operator|*
name|N
argument_list|)
block|;
name|SDValue
name|CombineTo
argument_list|(
argument|SDNode *N
argument_list|,
argument|const std::vector<SDValue>&To
argument_list|,
argument|bool AddTo = true
argument_list|)
block|;
name|SDValue
name|CombineTo
argument_list|(
argument|SDNode *N
argument_list|,
argument|SDValue Res
argument_list|,
argument|bool AddTo = true
argument_list|)
block|;
name|SDValue
name|CombineTo
argument_list|(
argument|SDNode *N
argument_list|,
argument|SDValue Res0
argument_list|,
argument|SDValue Res1
argument_list|,
argument|bool AddTo = true
argument_list|)
block|;
name|void
name|CommitTargetLoweringOpt
argument_list|(
specifier|const
name|TargetLoweringOpt
operator|&
name|TLO
argument_list|)
block|;   }
block|;
comment|/// Return if the N is a constant or constant vector equal to the true value
comment|/// from getBooleanContents().
name|bool
name|isConstTrueVal
argument_list|(
argument|const SDNode *N
argument_list|)
specifier|const
block|;
comment|/// Return if the N is a constant or constant vector equal to the false value
comment|/// from getBooleanContents().
name|bool
name|isConstFalseVal
argument_list|(
argument|const SDNode *N
argument_list|)
specifier|const
block|;
comment|/// Try to simplify a setcc built with the specified operands and cc. If it is
comment|/// unable to simplify it, return a null SDValue.
name|SDValue
name|SimplifySetCC
argument_list|(
argument|EVT VT
argument_list|,
argument|SDValue N0
argument_list|,
argument|SDValue N1
argument_list|,
argument|ISD::CondCode Cond
argument_list|,
argument|bool foldBooleans
argument_list|,
argument|DAGCombinerInfo&DCI
argument_list|,
argument|SDLoc dl
argument_list|)
specifier|const
block|;
comment|/// Returns true (and the GlobalValue and the offset) if the node is a
comment|/// GlobalAddress + offset.
name|virtual
name|bool
name|isGAPlusOffset
argument_list|(
argument|SDNode *N
argument_list|,
argument|const GlobalValue*&GA
argument_list|,
argument|int64_t&Offset
argument_list|)
specifier|const
block|;
comment|/// This method will be invoked for all target nodes and for any
comment|/// target-independent nodes that the target has registered with invoke it
comment|/// for.
comment|///
comment|/// The semantics are as follows:
comment|/// Return Value:
comment|///   SDValue.Val == 0   - No change was made
comment|///   SDValue.Val == N   - N was replaced, is dead, and is already handled.
comment|///   otherwise          - N should be replaced by the returned Operand.
comment|///
comment|/// In addition, methods provided by DAGCombinerInfo may be used to perform
comment|/// more complex transformations.
comment|///
name|virtual
name|SDValue
name|PerformDAGCombine
argument_list|(
argument|SDNode *N
argument_list|,
argument|DAGCombinerInfo&DCI
argument_list|)
specifier|const
block|;
comment|/// Return true if it is profitable to move a following shift through this
comment|//  node, adjusting any immediate operands as necessary to preserve semantics.
comment|//  This transformation may not be desirable if it disrupts a particularly
comment|//  auspicious target-specific tree (e.g. bitfield extraction in AArch64).
comment|//  By default, it returns true.
name|virtual
name|bool
name|isDesirableToCommuteWithShift
argument_list|(
argument|const SDNode *N
comment|/*Op*/
argument_list|)
specifier|const
block|{
return|return
name|true
return|;
block|}
comment|/// Return true if the target has native support for the specified value type
comment|/// and it is 'desirable' to use the type for the given node type. e.g. On x86
comment|/// i16 is legal, but undesirable since i16 instruction encodings are longer
comment|/// and some i16 instructions are slow.
name|virtual
name|bool
name|isTypeDesirableForOp
argument_list|(
argument|unsigned
comment|/*Opc*/
argument_list|,
argument|EVT VT
argument_list|)
specifier|const
block|{
comment|// By default, assume all legal types are desirable.
return|return
name|isTypeLegal
argument_list|(
name|VT
argument_list|)
return|;
block|}
comment|/// Return true if it is profitable for dag combiner to transform a floating
comment|/// point op of specified opcode to a equivalent op of an integer
comment|/// type. e.g. f32 load -> i32 load can be profitable on ARM.
name|virtual
name|bool
name|isDesirableToTransformToIntegerOp
argument_list|(
argument|unsigned
comment|/*Opc*/
argument_list|,
argument|EVT
comment|/*VT*/
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// This method query the target whether it is beneficial for dag combiner to
comment|/// promote the specified node. If true, it should return the desired
comment|/// promotion type by reference.
name|virtual
name|bool
name|IsDesirableToPromoteOp
argument_list|(
argument|SDValue
comment|/*Op*/
argument_list|,
argument|EVT&
comment|/*PVT*/
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|//===--------------------------------------------------------------------===//
comment|// Lowering methods - These methods must be implemented by targets so that
comment|// the SelectionDAGBuilder code knows how to lower these.
comment|//
comment|/// This hook must be implemented to lower the incoming (formal) arguments,
comment|/// described by the Ins array, into the specified DAG. The implementation
comment|/// should fill in the InVals array with legal-type argument values, and
comment|/// return the resulting token chain value.
comment|///
name|virtual
name|SDValue
name|LowerFormalArguments
argument_list|(
argument|SDValue
comment|/*Chain*/
argument_list|,
argument|CallingConv::ID
comment|/*CallConv*/
argument_list|,
argument|bool
comment|/*isVarArg*/
argument_list|,
argument|const SmallVectorImpl<ISD::InputArg>&
comment|/*Ins*/
argument_list|,
argument|SDLoc
comment|/*dl*/
argument_list|,
argument|SelectionDAG&
comment|/*DAG*/
argument_list|,
argument|SmallVectorImpl<SDValue>&
comment|/*InVals*/
argument_list|)
specifier|const
block|{
name|llvm_unreachable
argument_list|(
literal|"Not Implemented"
argument_list|)
block|;   }
expr|struct
name|ArgListEntry
block|{
name|SDValue
name|Node
block|;
name|Type
operator|*
name|Ty
block|;
name|bool
name|isSExt
operator|:
literal|1
block|;
name|bool
name|isZExt
operator|:
literal|1
block|;
name|bool
name|isInReg
operator|:
literal|1
block|;
name|bool
name|isSRet
operator|:
literal|1
block|;
name|bool
name|isNest
operator|:
literal|1
block|;
name|bool
name|isByVal
operator|:
literal|1
block|;
name|bool
name|isInAlloca
operator|:
literal|1
block|;
name|bool
name|isReturned
operator|:
literal|1
block|;
name|uint16_t
name|Alignment
block|;
name|ArgListEntry
argument_list|()
operator|:
name|isSExt
argument_list|(
name|false
argument_list|)
block|,
name|isZExt
argument_list|(
name|false
argument_list|)
block|,
name|isInReg
argument_list|(
name|false
argument_list|)
block|,
name|isSRet
argument_list|(
name|false
argument_list|)
block|,
name|isNest
argument_list|(
name|false
argument_list|)
block|,
name|isByVal
argument_list|(
name|false
argument_list|)
block|,
name|isInAlloca
argument_list|(
name|false
argument_list|)
block|,
name|isReturned
argument_list|(
name|false
argument_list|)
block|,
name|Alignment
argument_list|(
literal|0
argument_list|)
block|{ }
name|void
name|setAttributes
argument_list|(
argument|ImmutableCallSite *CS
argument_list|,
argument|unsigned AttrIdx
argument_list|)
block|;   }
block|;
typedef|typedef
name|std
operator|::
name|vector
operator|<
name|ArgListEntry
operator|>
name|ArgListTy
expr_stmt|;
comment|/// This structure contains all information that is necessary for lowering
comment|/// calls. It is passed to TLI::LowerCallTo when the SelectionDAG builder
comment|/// needs to lower a call, and targets will see this struct in their LowerCall
comment|/// implementation.
block|struct
name|CallLoweringInfo
block|{
name|SDValue
name|Chain
block|;
name|Type
operator|*
name|RetTy
block|;
name|bool
name|RetSExt
operator|:
literal|1
block|;
name|bool
name|RetZExt
operator|:
literal|1
block|;
name|bool
name|IsVarArg
operator|:
literal|1
block|;
name|bool
name|IsInReg
operator|:
literal|1
block|;
name|bool
name|DoesNotReturn
operator|:
literal|1
block|;
name|bool
name|IsReturnValueUsed
operator|:
literal|1
block|;
comment|// IsTailCall should be modified by implementations of
comment|// TargetLowering::LowerCall that perform tail call conversions.
name|bool
name|IsTailCall
block|;
name|unsigned
name|NumFixedArgs
block|;
name|CallingConv
operator|::
name|ID
name|CallConv
block|;
name|SDValue
name|Callee
block|;
name|ArgListTy
name|Args
block|;
name|SelectionDAG
operator|&
name|DAG
block|;
name|SDLoc
name|DL
block|;
name|ImmutableCallSite
operator|*
name|CS
block|;
name|bool
name|IsPatchPoint
block|;
name|SmallVector
operator|<
name|ISD
operator|::
name|OutputArg
block|,
literal|32
operator|>
name|Outs
block|;
name|SmallVector
operator|<
name|SDValue
block|,
literal|32
operator|>
name|OutVals
block|;
name|SmallVector
operator|<
name|ISD
operator|::
name|InputArg
block|,
literal|32
operator|>
name|Ins
block|;
name|CallLoweringInfo
argument_list|(
name|SelectionDAG
operator|&
name|DAG
argument_list|)
operator|:
name|RetTy
argument_list|(
name|nullptr
argument_list|)
block|,
name|RetSExt
argument_list|(
name|false
argument_list|)
block|,
name|RetZExt
argument_list|(
name|false
argument_list|)
block|,
name|IsVarArg
argument_list|(
name|false
argument_list|)
block|,
name|IsInReg
argument_list|(
name|false
argument_list|)
block|,
name|DoesNotReturn
argument_list|(
name|false
argument_list|)
block|,
name|IsReturnValueUsed
argument_list|(
name|true
argument_list|)
block|,
name|IsTailCall
argument_list|(
name|false
argument_list|)
block|,
name|NumFixedArgs
argument_list|(
operator|-
literal|1
argument_list|)
block|,
name|CallConv
argument_list|(
name|CallingConv
operator|::
name|C
argument_list|)
block|,
name|DAG
argument_list|(
name|DAG
argument_list|)
block|,
name|CS
argument_list|(
name|nullptr
argument_list|)
block|,
name|IsPatchPoint
argument_list|(
argument|false
argument_list|)
block|{}
name|CallLoweringInfo
operator|&
name|setDebugLoc
argument_list|(
argument|SDLoc dl
argument_list|)
block|{
name|DL
operator|=
name|dl
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setChain
argument_list|(
argument|SDValue InChain
argument_list|)
block|{
name|Chain
operator|=
name|InChain
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setCallee
argument_list|(
argument|CallingConv::ID CC
argument_list|,
argument|Type *ResultType
argument_list|,
argument|SDValue Target
argument_list|,
argument|ArgListTy&&ArgsList
argument_list|,
argument|unsigned FixedArgs = -
literal|1
argument_list|)
block|{
name|RetTy
operator|=
name|ResultType
block|;
name|Callee
operator|=
name|Target
block|;
name|CallConv
operator|=
name|CC
block|;
name|NumFixedArgs
operator|=
operator|(
name|FixedArgs
operator|==
name|static_cast
operator|<
name|unsigned
operator|>
operator|(
operator|-
literal|1
operator|)
condition|?
name|Args
operator|.
name|size
argument_list|()
else|:
name|FixedArgs
operator|)
block|;
name|Args
operator|=
name|std
operator|::
name|move
argument_list|(
name|ArgsList
argument_list|)
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setCallee
argument_list|(
argument|Type *ResultType
argument_list|,
argument|FunctionType *FTy
argument_list|,
argument|SDValue Target
argument_list|,
argument|ArgListTy&&ArgsList
argument_list|,
argument|ImmutableCallSite&Call
argument_list|)
block|{
name|RetTy
operator|=
name|ResultType
block|;
name|IsInReg
operator|=
name|Call
operator|.
name|paramHasAttr
argument_list|(
literal|0
argument_list|,
name|Attribute
operator|::
name|InReg
argument_list|)
block|;
name|DoesNotReturn
operator|=
name|Call
operator|.
name|doesNotReturn
argument_list|()
block|;
name|IsVarArg
operator|=
name|FTy
operator|->
name|isVarArg
argument_list|()
block|;
name|IsReturnValueUsed
operator|=
operator|!
name|Call
operator|.
name|getInstruction
argument_list|()
operator|->
name|use_empty
argument_list|()
block|;
name|RetSExt
operator|=
name|Call
operator|.
name|paramHasAttr
argument_list|(
literal|0
argument_list|,
name|Attribute
operator|::
name|SExt
argument_list|)
block|;
name|RetZExt
operator|=
name|Call
operator|.
name|paramHasAttr
argument_list|(
literal|0
argument_list|,
name|Attribute
operator|::
name|ZExt
argument_list|)
block|;
name|Callee
operator|=
name|Target
block|;
name|CallConv
operator|=
name|Call
operator|.
name|getCallingConv
argument_list|()
block|;
name|NumFixedArgs
operator|=
name|FTy
operator|->
name|getNumParams
argument_list|()
block|;
name|Args
operator|=
name|std
operator|::
name|move
argument_list|(
name|ArgsList
argument_list|)
block|;
name|CS
operator|=
operator|&
name|Call
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setInRegister
argument_list|(
argument|bool Value = true
argument_list|)
block|{
name|IsInReg
operator|=
name|Value
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setNoReturn
argument_list|(
argument|bool Value = true
argument_list|)
block|{
name|DoesNotReturn
operator|=
name|Value
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setVarArg
argument_list|(
argument|bool Value = true
argument_list|)
block|{
name|IsVarArg
operator|=
name|Value
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setTailCall
argument_list|(
argument|bool Value = true
argument_list|)
block|{
name|IsTailCall
operator|=
name|Value
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setDiscardResult
argument_list|(
argument|bool Value = true
argument_list|)
block|{
name|IsReturnValueUsed
operator|=
operator|!
name|Value
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setSExtResult
argument_list|(
argument|bool Value = true
argument_list|)
block|{
name|RetSExt
operator|=
name|Value
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setZExtResult
argument_list|(
argument|bool Value = true
argument_list|)
block|{
name|RetZExt
operator|=
name|Value
block|;
return|return
operator|*
name|this
return|;
block|}
name|CallLoweringInfo
operator|&
name|setIsPatchPoint
argument_list|(
argument|bool Value = true
argument_list|)
block|{
name|IsPatchPoint
operator|=
name|Value
block|;
return|return
operator|*
name|this
return|;
block|}
name|ArgListTy
operator|&
name|getArgs
argument_list|()
block|{
return|return
name|Args
return|;
block|}
expr|}
block|;
comment|/// This function lowers an abstract call to a function into an actual call.
comment|/// This returns a pair of operands.  The first element is the return value
comment|/// for the function (if RetTy is not VoidTy).  The second element is the
comment|/// outgoing token chain. It calls LowerCall to do the actual lowering.
name|std
operator|::
name|pair
operator|<
name|SDValue
block|,
name|SDValue
operator|>
name|LowerCallTo
argument_list|(
argument|CallLoweringInfo&CLI
argument_list|)
specifier|const
block|;
comment|/// This hook must be implemented to lower calls into the the specified
comment|/// DAG. The outgoing arguments to the call are described by the Outs array,
comment|/// and the values to be returned by the call are described by the Ins
comment|/// array. The implementation should fill in the InVals array with legal-type
comment|/// return values from the call, and return the resulting token chain value.
name|virtual
name|SDValue
name|LowerCall
argument_list|(
argument|CallLoweringInfo&
comment|/*CLI*/
argument_list|,
argument|SmallVectorImpl<SDValue>&
comment|/*InVals*/
argument_list|)
specifier|const
block|{
name|llvm_unreachable
argument_list|(
literal|"Not Implemented"
argument_list|)
block|;   }
comment|/// Target-specific cleanup for formal ByVal parameters.
name|virtual
name|void
name|HandleByVal
argument_list|(
argument|CCState *
argument_list|,
argument|unsigned&
argument_list|,
argument|unsigned
argument_list|)
specifier|const
block|{}
comment|/// This hook should be implemented to check whether the return values
comment|/// described by the Outs array can fit into the return registers.  If false
comment|/// is returned, an sret-demotion is performed.
name|virtual
name|bool
name|CanLowerReturn
argument_list|(
argument|CallingConv::ID
comment|/*CallConv*/
argument_list|,
argument|MachineFunction&
comment|/*MF*/
argument_list|,
argument|bool
comment|/*isVarArg*/
argument_list|,
argument|const SmallVectorImpl<ISD::OutputArg>&
comment|/*Outs*/
argument_list|,
argument|LLVMContext&
comment|/*Context*/
argument_list|)
specifier|const
block|{
comment|// Return true by default to get preexisting behavior.
return|return
name|true
return|;
block|}
comment|/// This hook must be implemented to lower outgoing return values, described
comment|/// by the Outs array, into the specified DAG. The implementation should
comment|/// return the resulting token chain value.
name|virtual
name|SDValue
name|LowerReturn
argument_list|(
argument|SDValue
comment|/*Chain*/
argument_list|,
argument|CallingConv::ID
comment|/*CallConv*/
argument_list|,
argument|bool
comment|/*isVarArg*/
argument_list|,
argument|const SmallVectorImpl<ISD::OutputArg>&
comment|/*Outs*/
argument_list|,
argument|const SmallVectorImpl<SDValue>&
comment|/*OutVals*/
argument_list|,
argument|SDLoc
comment|/*dl*/
argument_list|,
argument|SelectionDAG&
comment|/*DAG*/
argument_list|)
specifier|const
block|{
name|llvm_unreachable
argument_list|(
literal|"Not Implemented"
argument_list|)
block|;   }
comment|/// Return true if result of the specified node is used by a return node
comment|/// only. It also compute and return the input chain for the tail call.
comment|///
comment|/// This is used to determine whether it is possible to codegen a libcall as
comment|/// tail call at legalization time.
name|virtual
name|bool
name|isUsedByReturnOnly
argument_list|(
argument|SDNode *
argument_list|,
argument|SDValue&
comment|/*Chain*/
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return true if the target may be able emit the call instruction as a tail
comment|/// call. This is used by optimization passes to determine if it's profitable
comment|/// to duplicate return instructions to enable tailcall optimization.
name|virtual
name|bool
name|mayBeEmittedAsTailCall
argument_list|(
argument|CallInst *
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// Return the builtin name for the __builtin___clear_cache intrinsic
comment|/// Default is to invoke the clear cache library call
name|virtual
specifier|const
name|char
operator|*
name|getClearCacheBuiltinName
argument_list|()
specifier|const
block|{
return|return
literal|"__clear_cache"
return|;
block|}
comment|/// Return the register ID of the name passed in. Used by named register
comment|/// global variables extension. There is no target-independent behaviour
comment|/// so the default action is to bail.
name|virtual
name|unsigned
name|getRegisterByName
argument_list|(
argument|const char* RegName
argument_list|,
argument|EVT VT
argument_list|)
specifier|const
block|{
name|report_fatal_error
argument_list|(
literal|"Named registers not implemented for this target"
argument_list|)
block|;   }
comment|/// Return the type that should be used to zero or sign extend a
comment|/// zeroext/signext integer argument or return value.  FIXME: Most C calling
comment|/// convention requires the return type to be promoted, but this is not true
comment|/// all the time, e.g. i1 on x86-64. It is also not necessary for non-C
comment|/// calling conventions. The frontend should handle this and include all of
comment|/// the necessary information.
name|virtual
name|EVT
name|getTypeForExtArgOrReturn
argument_list|(
argument|LLVMContext&Context
argument_list|,
argument|EVT VT
argument_list|,
argument|ISD::NodeType
comment|/*ExtendKind*/
argument_list|)
specifier|const
block|{
name|EVT
name|MinVT
operator|=
name|getRegisterType
argument_list|(
name|Context
argument_list|,
name|MVT
operator|::
name|i32
argument_list|)
block|;
return|return
name|VT
operator|.
name|bitsLT
argument_list|(
name|MinVT
argument_list|)
condition|?
name|MinVT
else|:
name|VT
return|;
block|}
comment|/// For some targets, an LLVM struct type must be broken down into multiple
comment|/// simple types, but the calling convention specifies that the entire struct
comment|/// must be passed in a block of consecutive registers.
name|virtual
name|bool
name|functionArgumentNeedsConsecutiveRegisters
argument_list|(
argument|Type *Ty
argument_list|,
argument|CallingConv::ID CallConv
argument_list|,
argument|bool isVarArg
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
comment|/// Returns a 0 terminated array of registers that can be safely used as
comment|/// scratch registers.
name|virtual
specifier|const
name|MCPhysReg
operator|*
name|getScratchRegisters
argument_list|(
argument|CallingConv::ID CC
argument_list|)
specifier|const
block|{
return|return
name|nullptr
return|;
block|}
comment|/// This callback is used to prepare for a volatile or atomic load.
comment|/// It takes a chain node as input and returns the chain for the load itself.
comment|///
comment|/// Having a callback like this is necessary for targets like SystemZ,
comment|/// which allows a CPU to reuse the result of a previous load indefinitely,
comment|/// even if a cache-coherent store is performed by another CPU.  The default
comment|/// implementation does nothing.
name|virtual
name|SDValue
name|prepareVolatileOrAtomicLoad
argument_list|(
argument|SDValue Chain
argument_list|,
argument|SDLoc DL
argument_list|,
argument|SelectionDAG&DAG
argument_list|)
specifier|const
block|{
return|return
name|Chain
return|;
block|}
comment|/// This callback is invoked by the type legalizer to legalize nodes with an
comment|/// illegal operand type but legal result types.  It replaces the
comment|/// LowerOperation callback in the type Legalizer.  The reason we can not do
comment|/// away with LowerOperation entirely is that LegalizeDAG isn't yet ready to
comment|/// use this callback.
comment|///
comment|/// TODO: Consider merging with ReplaceNodeResults.
comment|///
comment|/// The target places new result values for the node in Results (their number
comment|/// and types must exactly match those of the original return values of
comment|/// the node), or leaves Results empty, which indicates that the node is not
comment|/// to be custom lowered after all.
comment|/// The default implementation calls LowerOperation.
name|virtual
name|void
name|LowerOperationWrapper
argument_list|(
argument|SDNode *N
argument_list|,
argument|SmallVectorImpl<SDValue>&Results
argument_list|,
argument|SelectionDAG&DAG
argument_list|)
specifier|const
block|;
comment|/// This callback is invoked for operations that are unsupported by the
comment|/// target, which are registered to use 'custom' lowering, and whose defined
comment|/// values are all legal.  If the target has no operations that require custom
comment|/// lowering, it need not implement this.  The default implementation of this
comment|/// aborts.
name|virtual
name|SDValue
name|LowerOperation
argument_list|(
argument|SDValue Op
argument_list|,
argument|SelectionDAG&DAG
argument_list|)
specifier|const
block|;
comment|/// This callback is invoked when a node result type is illegal for the
comment|/// target, and the operation was registered to use 'custom' lowering for that
comment|/// result type.  The target places new result values for the node in Results
comment|/// (their number and types must exactly match those of the original return
comment|/// values of the node), or leaves Results empty, which indicates that the
comment|/// node is not to be custom lowered after all.
comment|///
comment|/// If the target has no operations that require custom lowering, it need not
comment|/// implement this.  The default implementation aborts.
name|virtual
name|void
name|ReplaceNodeResults
argument_list|(
argument|SDNode *
comment|/*N*/
argument_list|,
argument|SmallVectorImpl<SDValue>&
comment|/*Results*/
argument_list|,
argument|SelectionDAG&
comment|/*DAG*/
argument_list|)
specifier|const
block|{
name|llvm_unreachable
argument_list|(
literal|"ReplaceNodeResults not implemented for this target!"
argument_list|)
block|;   }
comment|/// This method returns the name of a target specific DAG node.
name|virtual
specifier|const
name|char
operator|*
name|getTargetNodeName
argument_list|(
argument|unsigned Opcode
argument_list|)
specifier|const
block|;
comment|/// This method returns a target specific FastISel object, or null if the
comment|/// target does not support "fast" ISel.
name|virtual
name|FastISel
operator|*
name|createFastISel
argument_list|(
argument|FunctionLoweringInfo&
argument_list|,
argument|const TargetLibraryInfo *
argument_list|)
specifier|const
block|{
return|return
name|nullptr
return|;
block|}
name|bool
name|verifyReturnAddressArgumentIsConstant
argument_list|(
argument|SDValue Op
argument_list|,
argument|SelectionDAG&DAG
argument_list|)
specifier|const
block|;
comment|//===--------------------------------------------------------------------===//
comment|// Inline Asm Support hooks
comment|//
comment|/// This hook allows the target to expand an inline asm call to be explicit
comment|/// llvm code if it wants to.  This is useful for turning simple inline asms
comment|/// into LLVM intrinsics, which gives the compiler more information about the
comment|/// behavior of the code.
name|virtual
name|bool
name|ExpandInlineAsm
argument_list|(
argument|CallInst *
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
expr|enum
name|ConstraintType
block|{
name|C_Register
block|,
comment|// Constraint represents specific register(s).
name|C_RegisterClass
block|,
comment|// Constraint represents any of register(s) in class.
name|C_Memory
block|,
comment|// Memory constraint.
name|C_Other
block|,
comment|// Something else.
name|C_Unknown
comment|// Unsupported constraint.
block|}
block|;    enum
name|ConstraintWeight
block|{
comment|// Generic weights.
name|CW_Invalid
operator|=
operator|-
literal|1
block|,
comment|// No match.
name|CW_Okay
operator|=
literal|0
block|,
comment|// Acceptable.
name|CW_Good
operator|=
literal|1
block|,
comment|// Good weight.
name|CW_Better
operator|=
literal|2
block|,
comment|// Better weight.
name|CW_Best
operator|=
literal|3
block|,
comment|// Best weight.
comment|// Well-known weights.
name|CW_SpecificReg
operator|=
name|CW_Okay
block|,
comment|// Specific register operands.
name|CW_Register
operator|=
name|CW_Good
block|,
comment|// Register operands.
name|CW_Memory
operator|=
name|CW_Better
block|,
comment|// Memory operands.
name|CW_Constant
operator|=
name|CW_Best
block|,
comment|// Constant operand.
name|CW_Default
operator|=
name|CW_Okay
comment|// Default or don't know type.
block|}
block|;
comment|/// This contains information for each constraint that we are lowering.
block|struct
name|AsmOperandInfo
operator|:
name|public
name|InlineAsm
operator|::
name|ConstraintInfo
block|{
comment|/// This contains the actual string for the code, like "m".  TargetLowering
comment|/// picks the 'best' code from ConstraintInfo::Codes that most closely
comment|/// matches the operand.
name|std
operator|::
name|string
name|ConstraintCode
block|;
comment|/// Information about the constraint code, e.g. Register, RegisterClass,
comment|/// Memory, Other, Unknown.
name|TargetLowering
operator|::
name|ConstraintType
name|ConstraintType
block|;
comment|/// If this is the result output operand or a clobber, this is null,
comment|/// otherwise it is the incoming operand to the CallInst.  This gets
comment|/// modified as the asm is processed.
name|Value
operator|*
name|CallOperandVal
block|;
comment|/// The ValueType for the operand value.
name|MVT
name|ConstraintVT
block|;
comment|/// Return true of this is an input operand that is a matching constraint
comment|/// like "4".
name|bool
name|isMatchingInputConstraint
argument_list|()
specifier|const
block|;
comment|/// If this is an input matching constraint, this method returns the output
comment|/// operand it matches.
name|unsigned
name|getMatchedOperand
argument_list|()
specifier|const
block|;
comment|/// Copy constructor for copying from a ConstraintInfo.
name|AsmOperandInfo
argument_list|(
argument|InlineAsm::ConstraintInfo Info
argument_list|)
operator|:
name|InlineAsm
operator|::
name|ConstraintInfo
argument_list|(
name|std
operator|::
name|move
argument_list|(
name|Info
argument_list|)
argument_list|)
block|,
name|ConstraintType
argument_list|(
name|TargetLowering
operator|::
name|C_Unknown
argument_list|)
block|,
name|CallOperandVal
argument_list|(
name|nullptr
argument_list|)
block|,
name|ConstraintVT
argument_list|(
argument|MVT::Other
argument_list|)
block|{}
block|}
block|;
typedef|typedef
name|std
operator|::
name|vector
operator|<
name|AsmOperandInfo
operator|>
name|AsmOperandInfoVector
expr_stmt|;
comment|/// Split up the constraint string from the inline assembly value into the
comment|/// specific constraints and their prefixes, and also tie in the associated
comment|/// operand values.  If this returns an empty vector, and if the constraint
comment|/// string itself isn't empty, there was an error parsing.
name|virtual
name|AsmOperandInfoVector
name|ParseConstraints
argument_list|(
argument|ImmutableCallSite CS
argument_list|)
specifier|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// Examine constraint type and operand type and determine a weight value.
end_comment

begin_comment
comment|/// The operand object must already have been set up with the operand type.
end_comment

begin_decl_stmt
name|virtual
name|ConstraintWeight
name|getMultipleConstraintMatchWeight
argument_list|(
name|AsmOperandInfo
operator|&
name|info
argument_list|,
name|int
name|maIndex
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// Examine constraint string and operand type and determine a weight value.
end_comment

begin_comment
comment|/// The operand object must already have been set up with the operand type.
end_comment

begin_decl_stmt
name|virtual
name|ConstraintWeight
name|getSingleConstraintMatchWeight
argument_list|(
name|AsmOperandInfo
operator|&
name|info
argument_list|,
specifier|const
name|char
operator|*
name|constraint
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// Determines the constraint code and constraint type to use for the specific
end_comment

begin_comment
comment|/// AsmOperandInfo, setting OpInfo.ConstraintCode and OpInfo.ConstraintType.
end_comment

begin_comment
comment|/// If the actual operand being passed in is available, it can be passed in as
end_comment

begin_comment
comment|/// Op, otherwise an empty SDValue can be passed.
end_comment

begin_decl_stmt
name|virtual
name|void
name|ComputeConstraintToUse
argument_list|(
name|AsmOperandInfo
operator|&
name|OpInfo
argument_list|,
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|*
name|DAG
operator|=
name|nullptr
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// Given a constraint, return the type of constraint it is for this target.
end_comment

begin_decl_stmt
name|virtual
name|ConstraintType
name|getConstraintType
argument_list|(
specifier|const
name|std
operator|::
name|string
operator|&
name|Constraint
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// Given a physical register constraint (e.g.  {edx}), return the register
end_comment

begin_comment
comment|/// number and the register class for the register.
end_comment

begin_comment
comment|///
end_comment

begin_comment
comment|/// Given a register class constraint, like 'r', if this corresponds directly
end_comment

begin_comment
comment|/// to an LLVM register class, return a register of 0 and the register class
end_comment

begin_comment
comment|/// pointer.
end_comment

begin_comment
comment|///
end_comment

begin_comment
comment|/// This should only be used for C_Register constraints.  On error, this
end_comment

begin_comment
comment|/// returns a register number of 0 and a null register class pointer..
end_comment

begin_expr_stmt
name|virtual
name|std
operator|::
name|pair
operator|<
name|unsigned
operator|,
specifier|const
name|TargetRegisterClass
operator|*
operator|>
name|getRegForInlineAsmConstraint
argument_list|(
argument|const std::string&Constraint
argument_list|,
argument|MVT VT
argument_list|)
specifier|const
expr_stmt|;
end_expr_stmt

begin_comment
comment|/// Try to replace an X constraint, which matches anything, with another that
end_comment

begin_comment
comment|/// has more specific requirements based on the type of the corresponding
end_comment

begin_comment
comment|/// operand.  This returns null if there is no replacement to make.
end_comment

begin_decl_stmt
name|virtual
specifier|const
name|char
modifier|*
name|LowerXConstraint
argument_list|(
name|EVT
name|ConstraintVT
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// Lower the specified operand into the Ops vector.  If it is invalid, don't
end_comment

begin_comment
comment|/// add anything to Ops.
end_comment

begin_decl_stmt
name|virtual
name|void
name|LowerAsmOperandForConstraint
argument_list|(
name|SDValue
name|Op
argument_list|,
name|std
operator|::
name|string
operator|&
name|Constraint
argument_list|,
name|std
operator|::
name|vector
operator|<
name|SDValue
operator|>
operator|&
name|Ops
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|//===--------------------------------------------------------------------===//
end_comment

begin_comment
comment|// Div utility functions
end_comment

begin_comment
comment|//
end_comment

begin_decl_stmt
name|SDValue
name|BuildExactSDIV
argument_list|(
name|SDValue
name|Op1
argument_list|,
name|SDValue
name|Op2
argument_list|,
name|SDLoc
name|dl
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|SDValue
name|BuildSDIV
argument_list|(
name|SDNode
operator|*
name|N
argument_list|,
specifier|const
name|APInt
operator|&
name|Divisor
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|,
name|bool
name|IsAfterLegalization
argument_list|,
name|std
operator|::
name|vector
operator|<
name|SDNode
operator|*
operator|>
operator|*
name|Created
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|SDValue
name|BuildUDIV
argument_list|(
name|SDNode
operator|*
name|N
argument_list|,
specifier|const
name|APInt
operator|&
name|Divisor
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|,
name|bool
name|IsAfterLegalization
argument_list|,
name|std
operator|::
name|vector
operator|<
name|SDNode
operator|*
operator|>
operator|*
name|Created
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|virtual
name|SDValue
name|BuildSDIVPow2
argument_list|(
name|SDNode
operator|*
name|N
argument_list|,
specifier|const
name|APInt
operator|&
name|Divisor
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|,
name|std
operator|::
name|vector
operator|<
name|SDNode
operator|*
operator|>
operator|*
name|Created
argument_list|)
decl|const
block|{
return|return
name|SDValue
argument_list|()
return|;
block|}
end_decl_stmt

begin_comment
comment|/// Indicate whether this target prefers to combine the given number of FDIVs
end_comment

begin_comment
comment|/// with the same divisor.
end_comment

begin_decl_stmt
name|virtual
name|bool
name|combineRepeatedFPDivisors
argument_list|(
name|unsigned
name|NumUsers
argument_list|)
decl|const
block|{
return|return
name|false
return|;
block|}
end_decl_stmt

begin_comment
comment|/// Hooks for building estimates in place of slower divisions and square
end_comment

begin_comment
comment|/// roots.
end_comment

begin_comment
comment|/// Return a reciprocal square root estimate value for the input operand.
end_comment

begin_comment
comment|/// The RefinementSteps output is the number of Newton-Raphson refinement
end_comment

begin_comment
comment|/// iterations required to generate a sufficient (though not necessarily
end_comment

begin_comment
comment|/// IEEE-754 compliant) estimate for the value type.
end_comment

begin_comment
comment|/// The boolean UseOneConstNR output is used to select a Newton-Raphson
end_comment

begin_comment
comment|/// algorithm implementation that uses one constant or two constants.
end_comment

begin_comment
comment|/// A target may choose to implement its own refinement within this function.
end_comment

begin_comment
comment|/// If that's true, then return '0' as the number of RefinementSteps to avoid
end_comment

begin_comment
comment|/// any further refinement of the estimate.
end_comment

begin_comment
comment|/// An empty SDValue return means no estimate sequence can be created.
end_comment

begin_decl_stmt
name|virtual
name|SDValue
name|getRsqrtEstimate
argument_list|(
name|SDValue
name|Operand
argument_list|,
name|DAGCombinerInfo
operator|&
name|DCI
argument_list|,
name|unsigned
operator|&
name|RefinementSteps
argument_list|,
name|bool
operator|&
name|UseOneConstNR
argument_list|)
decl|const
block|{
return|return
name|SDValue
argument_list|()
return|;
block|}
end_decl_stmt

begin_comment
comment|/// Return a reciprocal estimate value for the input operand.
end_comment

begin_comment
comment|/// The RefinementSteps output is the number of Newton-Raphson refinement
end_comment

begin_comment
comment|/// iterations required to generate a sufficient (though not necessarily
end_comment

begin_comment
comment|/// IEEE-754 compliant) estimate for the value type.
end_comment

begin_comment
comment|/// A target may choose to implement its own refinement within this function.
end_comment

begin_comment
comment|/// If that's true, then return '0' as the number of RefinementSteps to avoid
end_comment

begin_comment
comment|/// any further refinement of the estimate.
end_comment

begin_comment
comment|/// An empty SDValue return means no estimate sequence can be created.
end_comment

begin_decl_stmt
name|virtual
name|SDValue
name|getRecipEstimate
argument_list|(
name|SDValue
name|Operand
argument_list|,
name|DAGCombinerInfo
operator|&
name|DCI
argument_list|,
name|unsigned
operator|&
name|RefinementSteps
argument_list|)
decl|const
block|{
return|return
name|SDValue
argument_list|()
return|;
block|}
end_decl_stmt

begin_comment
comment|//===--------------------------------------------------------------------===//
end_comment

begin_comment
comment|// Legalization utility functions
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|/// Expand a MUL into two nodes.  One that computes the high bits of
end_comment

begin_comment
comment|/// the result and one that computes the low bits.
end_comment

begin_comment
comment|/// \param HiLoVT The value type to use for the Lo and Hi nodes.
end_comment

begin_comment
comment|/// \param LL Low bits of the LHS of the MUL.  You can use this parameter
end_comment

begin_comment
comment|///        if you want to control how low bits are extracted from the LHS.
end_comment

begin_comment
comment|/// \param LH High bits of the LHS of the MUL.  See LL for meaning.
end_comment

begin_comment
comment|/// \param RL Low bits of the RHS of the MUL.  See LL for meaning
end_comment

begin_comment
comment|/// \param RH High bits of the RHS of the MUL.  See LL for meaning.
end_comment

begin_comment
comment|/// \returns true if the node has been expanded. false if it has not
end_comment

begin_decl_stmt
name|bool
name|expandMUL
argument_list|(
name|SDNode
operator|*
name|N
argument_list|,
name|SDValue
operator|&
name|Lo
argument_list|,
name|SDValue
operator|&
name|Hi
argument_list|,
name|EVT
name|HiLoVT
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|,
name|SDValue
name|LL
operator|=
name|SDValue
argument_list|()
argument_list|,
name|SDValue
name|LH
operator|=
name|SDValue
argument_list|()
argument_list|,
name|SDValue
name|RL
operator|=
name|SDValue
argument_list|()
argument_list|,
name|SDValue
name|RH
operator|=
name|SDValue
argument_list|()
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// Expand float(f32) to SINT(i64) conversion
end_comment

begin_comment
comment|/// \param N Node to expand
end_comment

begin_comment
comment|/// \param Result output after conversion
end_comment

begin_comment
comment|/// \returns True, if the expansion was successful, false otherwise
end_comment

begin_decl_stmt
name|bool
name|expandFP_TO_SINT
argument_list|(
name|SDNode
operator|*
name|N
argument_list|,
name|SDValue
operator|&
name|Result
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|//===--------------------------------------------------------------------===//
end_comment

begin_comment
comment|// Instruction Emitting Hooks
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|/// This method should be implemented by targets that mark instructions with
end_comment

begin_comment
comment|/// the 'usesCustomInserter' flag.  These instructions are special in various
end_comment

begin_comment
comment|/// ways, which require special support to insert.  The specified MachineInstr
end_comment

begin_comment
comment|/// is created but not inserted into any basic blocks, and this method is
end_comment

begin_comment
comment|/// called to expand it into a sequence of instructions, potentially also
end_comment

begin_comment
comment|/// creating new basic blocks and control flow.
end_comment

begin_decl_stmt
name|virtual
name|MachineBasicBlock
modifier|*
name|EmitInstrWithCustomInserter
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|MBB
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// This method should be implemented by targets that mark instructions with
end_comment

begin_comment
comment|/// the 'hasPostISelHook' flag. These instructions must be adjusted after
end_comment

begin_comment
comment|/// instruction selection by target hooks.  e.g. To fill in optional defs for
end_comment

begin_comment
comment|/// ARM 's' setting instructions.
end_comment

begin_decl_stmt
name|virtual
name|void
name|AdjustInstrPostInstrSelection
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|SDNode
operator|*
name|Node
argument_list|)
decl|const
decl_stmt|;
end_decl_stmt

begin_comment
comment|/// If this function returns true, SelectionDAGBuilder emits a
end_comment

begin_comment
comment|/// LOAD_STACK_GUARD node when it is lowering Intrinsic::stackprotector.
end_comment

begin_expr_stmt
name|virtual
name|bool
name|useLoadStackGuardNode
argument_list|()
specifier|const
block|{
return|return
name|false
return|;
block|}
end_expr_stmt

begin_comment
unit|};
comment|/// Given an LLVM IR type and return type attributes, compute the return value
end_comment

begin_comment
comment|/// EVTs and flags, and optionally also the offsets, if the return value is
end_comment

begin_comment
comment|/// being lowered to memory.
end_comment

begin_decl_stmt
name|void
name|GetReturnInfo
argument_list|(
name|Type
operator|*
name|ReturnType
argument_list|,
name|AttributeSet
name|attr
argument_list|,
name|SmallVectorImpl
operator|<
name|ISD
operator|::
name|OutputArg
operator|>
operator|&
name|Outs
argument_list|,
specifier|const
name|TargetLowering
operator|&
name|TLI
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
unit|}
comment|// end llvm namespace
end_comment

begin_endif
endif|#
directive|endif
end_endif

end_unit

