
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_1__1_
die area:    ( 0 0 ) ( 86050 96770 )
trackPts:    12
defvias:     4
#components: 985
#terminals:  86
#snets:      2
#nets:       274

reading guide ...

#guides:     2145
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 29

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 10905
mcon shape region query size = 528
met1 shape region query size = 3828
via shape region query size = 280
met2 shape region query size = 180
via2 shape region query size = 280
met3 shape region query size = 184
via3 shape region query size = 280
met4 shape region query size = 85
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
Error: no ap for PIN/VPWR
Error: no ap for PIN/VGND
  complete 26 pins
  complete 23 unique inst patterns
  complete 367 groups
Expt1 runtime (pin-level access point gen): 0.187738
Expt2 runtime (design-level access pattern gen): 0.0399606
#scanned instances     = 985
#unique  instances     = 29
#stdCellGenAp          = 264
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 157
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 787
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.20 (MB), peak = 10.36 (MB)

post process guides ...
GCELLGRID X -1 DO 14 STEP 6900 ;
GCELLGRID Y -1 DO 12 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 474
mcon guide region query size = 0
met1 guide region query size = 457
via guide region query size = 0
met2 guide region query size = 450
via2 guide region query size = 0
met3 guide region query size = 228
via3 guide region query size = 0
met4 guide region query size = 2
via4 guide region query size = 0
met5 guide region query size = 1

init gr pin query ...


start track assignment
Done with 926 vertical wires in 1 frboxes and 686 horizontal wires in 1 frboxes.
Done with 237 vertical wires in 1 frboxes and 141 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.60 (MB), peak = 16.43 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/04-09_10-32//results/routing/sb_1__1_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.66 (MB), peak = 16.43 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 23.58 (MB)
    completing 20% with 119 violations
    elapsed time = 00:00:02, memory = 22.82 (MB)
    completing 30% with 112 violations
    elapsed time = 00:00:03, memory = 25.64 (MB)
    completing 40% with 101 violations
    elapsed time = 00:00:03, memory = 22.80 (MB)
  number of violations = 115
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 360.64 (MB), peak = 377.51 (MB)
total wire length = 9998 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1614 um
total wire length on LAYER met2 = 4758 um
total wire length on LAYER met3 = 3570 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 53 um
total number of vias = 1683
up-via summary (total 1683):

-----------------------
 FR_MASTERSLICE       0
            li1     616
           met1     739
           met2     324
           met3       2
           met4       2
-----------------------
                   1683


start 1st optimization iteration ...
    completing 10% with 115 violations
    elapsed time = 00:00:00, memory = 361.67 (MB)
    completing 20% with 115 violations
    elapsed time = 00:00:00, memory = 361.67 (MB)
    completing 30% with 117 violations
    elapsed time = 00:00:01, memory = 373.88 (MB)
    completing 40% with 111 violations
    elapsed time = 00:00:01, memory = 366.59 (MB)
    completing 50% with 111 violations
    elapsed time = 00:00:02, memory = 373.06 (MB)
    completing 60% with 118 violations
    elapsed time = 00:00:04, memory = 377.32 (MB)
  number of violations = 68
cpu time = 00:00:05, elapsed time = 00:00:04, memory = 365.05 (MB), peak = 381.68 (MB)
total wire length = 9933 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1649 um
total wire length on LAYER met2 = 4717 um
total wire length on LAYER met3 = 3498 um
total wire length on LAYER met4 = 9 um
total wire length on LAYER met5 = 53 um
total number of vias = 1677
up-via summary (total 1677):

-----------------------
 FR_MASTERSLICE       0
            li1     617
           met1     747
           met2     307
           met3       4
           met4       2
-----------------------
                   1677


start 2nd optimization iteration ...
    completing 10% with 68 violations
    elapsed time = 00:00:00, memory = 366.09 (MB)
    completing 20% with 68 violations
    elapsed time = 00:00:00, memory = 366.30 (MB)
    completing 30% with 68 violations
    elapsed time = 00:00:00, memory = 368.37 (MB)
    completing 40% with 68 violations
    elapsed time = 00:00:00, memory = 368.47 (MB)
    completing 50% with 63 violations
    elapsed time = 00:00:00, memory = 365.37 (MB)
    completing 60% with 63 violations
    elapsed time = 00:00:00, memory = 365.37 (MB)
    completing 70% with 65 violations
    elapsed time = 00:00:00, memory = 374.89 (MB)
    completing 80% with 65 violations
    elapsed time = 00:00:01, memory = 375.97 (MB)
    completing 90% with 54 violations
    elapsed time = 00:00:06, memory = 388.47 (MB)
    completing 100% with 103 violations
    elapsed time = 00:00:06, memory = 363.99 (MB)
  number of violations = 103
cpu time = 00:00:07, elapsed time = 00:00:06, memory = 363.98 (MB), peak = 388.52 (MB)
total wire length = 9906 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1599 um
total wire length on LAYER met2 = 4727 um
total wire length on LAYER met3 = 3514 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 53 um
total number of vias = 1656
up-via summary (total 1656):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     729
           met2     303
           met3       7
           met4       2
-----------------------
                   1656


start 3rd optimization iteration ...
    completing 10% with 103 violations
    elapsed time = 00:00:00, memory = 363.98 (MB)
    completing 20% with 67 violations
    elapsed time = 00:00:01, memory = 376.56 (MB)
    completing 30% with 45 violations
    elapsed time = 00:00:02, memory = 374.79 (MB)
    completing 40% with 13 violations
    elapsed time = 00:00:02, memory = 372.14 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 363.95 (MB), peak = 388.52 (MB)
total wire length = 9897 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1859 um
total wire length on LAYER met2 = 4733 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1646
up-via summary (total 1646):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     747
           met2     278
           met3       4
           met4       2
-----------------------
                   1646


start 4th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 363.73 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 363.73 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 363.73 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 363.73 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 366.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 369.49 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.49 (MB), peak = 388.52 (MB)
total wire length = 9895 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1861 um
total wire length on LAYER met2 = 4729 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1645
up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     746
           met2     278
           met3       4
           met4       2
-----------------------
                   1645


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 363.73 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 363.99 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.03 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.54 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.48 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 364.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.64 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.64 (MB), peak = 388.52 (MB)
total wire length = 9895 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1861 um
total wire length on LAYER met2 = 4729 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1645
up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     746
           met2     278
           met3       4
           met4       2
-----------------------
                   1645


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.65 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.19 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.71 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.71 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 369.22 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 368.86 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.24 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.91 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.91 (MB), peak = 388.52 (MB)
total wire length = 9895 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1861 um
total wire length on LAYER met2 = 4729 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1645
up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     746
           met2     278
           met3       4
           met4       2
-----------------------
                   1645


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.00 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.63 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.15 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.02 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.83 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.62 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.62 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.60 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.45 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.07 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.07 (MB), peak = 388.52 (MB)
total wire length = 9895 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1861 um
total wire length on LAYER met2 = 4729 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1645
up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     746
           met2     278
           met3       4
           met4       2
-----------------------
                   1645


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.69 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.10 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.15 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.91 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.81 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 364.85 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 367.32 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.25 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.25 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.25 (MB), peak = 388.52 (MB)
total wire length = 9895 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1861 um
total wire length on LAYER met2 = 4729 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1645
up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     746
           met2     278
           met3       4
           met4       2
-----------------------
                   1645


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.68 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.90 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 367.11 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 367.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.00 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.70 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.88 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.32 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.30 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.30 (MB), peak = 388.52 (MB)
total wire length = 9895 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1861 um
total wire length on LAYER met2 = 4729 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1645
up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     746
           met2     278
           met3       4
           met4       2
-----------------------
                   1645


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.38 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.32 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.31 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.15 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.67 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.99 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.41 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.44 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 368.21 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.15 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.15 (MB), peak = 388.52 (MB)
total wire length = 9895 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1861 um
total wire length on LAYER met2 = 4729 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1645
up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     746
           met2     278
           met3       4
           met4       2
-----------------------
                   1645


complete detail routing
total wire length = 9895 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1861 um
total wire length on LAYER met2 = 4729 um
total wire length on LAYER met3 = 3247 um
total wire length on LAYER met4 = 2 um
total wire length on LAYER met5 = 53 um
total number of vias = 1645
up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     746
           met2     278
           met3       4
           met4       2
-----------------------
                   1645

cpu time = 00:00:22, elapsed time = 00:00:19, memory = 368.15 (MB), peak = 388.52 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/04-09_10-32//results/routing/sb_1__1_.def.ref at line 2.


Runtime taken (hrt): 20.6713
