User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/WriteEDP/SRAM/16KB/16KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 16KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy-delay-product ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 5305 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Write Energy-Delay-Product
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 256 x 16
 - Row Activation   : 1 / 256
 - Column Activation: 16 / 16
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 678.637um x 71.8787um = 48779.6um^2
 |--- Mat Area      = 2.65093um x 4.49242um = 11.9091um^2   (18.9876%)
 |--- Subarray Area = 1.32546um x 1.94189um = 2.5739um^2   (21.9632%)
 - Area Efficiency = 18.9876%
Timing:
 -  Read Latency = 140.138ps
 |--- H-Tree Latency = 54.9481ps
 |--- Mat Latency    = 85.1903ps
    |--- Predecoder Latency = 18.9293ps
    |--- Subarray Latency   = 66.261ps
       |--- Row Decoder Latency = 18.8063ps
       |--- Bitline Latency     = 20.0363ps,1e+41s,1.39115e+11s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 23.4305ps
       |--- Precharge Latency   = 9.19656ps
       |--- Read Pulse   = 0ps
 - Write Latency = 112.664ps
 |--- H-Tree Latency = 27.474ps
 |--- Mat Latency    = 85.1903ps
    |--- Predecoder Latency = 18.9293ps
    |--- Subarray Latency   = 66.261ps
       |--- Row Decoder Latency = 18.8063ps
       |--- Charge Latency      = 1.47114ps
 - Read Bandwidth  = 282.43GB/s
 - Write Bandwidth = 241.469GB/s
Power:
 -  Read Dynamic Energy = 10.9063pJ
 |--- H-Tree Dynamic Energy = 10.4512pJ
 |--- Mat Dynamic Energy    = 0.0284424pJ per mat
    |--- Predecoder Dynamic Energy = 0.000203145pJ
    |--- Subarray Dynamic Energy   = 0.00705982pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Senseamp Dynamic Energy    = 0.000726993pJ
       |--- Mux Dynamic Energy         = 0.000499663pJ
       |--- Precharge Dynamic Energy   = 0.00308782pJ
 - Write Dynamic Energy = 10.649pJ
 |--- H-Tree Dynamic Energy = 10.4512pJ
 |--- Mat Dynamic Energy    = 0.0123615pJ per mat
    |--- Predecoder Dynamic Energy = 0.000203145pJ
    |--- Subarray Dynamic Energy   = 0.00303959pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Mux Dynamic Energy         = 0.000499663pJ
 - Leakage Power = 5.72252uW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 1.3971nW per mat

Finished!
