$date
	Sat Apr 20 02:24:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$scope module cnt $end
$var wire 1 " clk $end
$var wire 4 & data [3:0] $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
b0 #
1"
b0 !
$end
#10
0%
0"
#20
b1 !
b1 '
1"
#30
0"
#40
b10 !
b10 '
1"
#50
0"
#60
b11 !
b11 '
1"
#70
0"
#80
b100 !
b100 '
1"
#90
0"
#100
b101 !
b101 '
1"
#110
0"
#120
b110 !
b110 '
1"
#130
0"
#135
b101 #
b101 &
1$
#140
b101 !
b101 '
1"
#150
0"
#160
1"
#170
0"
#175
b0 #
b0 &
0$
#180
b110 !
b110 '
1"
#190
0"
#200
b111 !
b111 '
1"
#210
0"
#220
b1000 !
b1000 '
1"
#225
b1010 #
b1010 &
1$
#230
0"
#240
b1010 !
b1010 '
1"
#245
b0 #
b0 &
0$
#250
0"
#260
b1011 !
b1011 '
1"
#270
0"
#280
b1100 !
b1100 '
1"
#290
0"
#300
b1101 !
b1101 '
1"
#310
0"
#320
b1110 !
b1110 '
1"
#330
0"
#340
b1111 !
b1111 '
1"
#350
0"
#360
b0 !
b0 '
1"
#370
0"
#380
b1 !
b1 '
1"
#390
0"
#400
b10 !
b10 '
1"
#410
0"
#420
b11 !
b11 '
1"
#430
0"
#440
b100 !
b100 '
1"
#450
0"
#460
b101 !
b101 '
1"
#470
0"
#480
b110 !
b110 '
1"
#490
0"
#500
b111 !
b111 '
1"
#510
0"
#520
b1000 !
b1000 '
1"
#530
0"
#540
b1001 !
b1001 '
1"
#550
0"
#560
b0 !
b0 '
1"
#570
0"
#580
b1 !
b1 '
1"
#590
0"
#600
b10 !
b10 '
1"
