\section{The Machine}
\label{sec:machine}

\subsection{History}

% Antikythera mechanism https://en.wikipedia.org/wiki/Antikythera_mechanism

% Jacquard machine https://en.wikipedia.org/wiki/Jacquard_machine

% Difference Engine https://en.wikipedia.org/wiki/Difference_engine

% Mutual Exclusion https://en.wikipedia.org/wiki/Mutual_exclusion

% C https://en.wikipedia.org/wiki/C_(programming_language)

% Taming of the Alpaca

\subsection{Overview}

% description of computer: model description as data flow (input, memory, processor, load instruction, registers, operator instructions, ALU, store instruction, memory, output)
Figure \ref{fig:machine:computer}

\begin{figure}[tbp]
  \input{figs/machine_computer.tex}
  \caption{Model of computer.}
  \label{fig:machine:computer}
\end{figure}

\subsection{Memory Model}

\begin{figure}[tbp]
  \input{figs/machine_memory.tex}
  \caption{Memory model.}
  \label{fig:machine:memory}
\end{figure}

\subsection{Registers}

\subsection{Instructions}

\subsubsection{Memory Access}

\subsubsection{Arithmetic Operations}

\subsubsection{Choice}

\subsection{Big Picture}

The components that of the machine that we have covered can be put together around the central processing unit (i.e., the \idx{CPU}{CPU}). An implementation of a primitive RISC-V processor is illustrated in figure \ref{fig:machine:riscv}. In reality, it is much more complicated, and RISC-V is a simple \idx{processor architecture}{Architecture!Processor}.

\begin{figure}[tbp]
  \input{figs/machine_riscv.tex}
  \caption{Primitive model of a RISC-V Processor.}
  \label{fig:machine:riscv}
\end{figure}

