{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624083304103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624083304105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 10:44:56 2021 " "Processing started: Sat Jun 19 10:44:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624083304105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624083304105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IntegratedCircuit -c IntegratedCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off IntegratedCircuit -c IntegratedCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624083304105 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624083306702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integratedcircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integratedcircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IntegratedCircuit " "Found entity 1: IntegratedCircuit" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "exponential.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencymultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencymultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FM " "Found entity 1: FM" {  } { { "FrequencyMultiplier.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencymultiplier_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencymultiplier_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FM_CU " "Found entity 1: FM_CU" {  } { { "FrequencyMultiplier_Controller.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencymultiplier_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencymultiplier_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FM_DP " "Found entity 1: FM_DP" {  } { { "FrequencyMultiplier_Datapath.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083306995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083306995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083307007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083307007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083307020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083307020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083307033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083307033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register18.v 1 1 " "Found 1 design units, including 1 entities, in source file register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "register18.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083307047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083307047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.v 1 1 " "Found 1 design units, including 1 entities, in source file tff.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_tff " "Found entity 1: my_tff" {  } { { "TFF.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/TFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083307059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083307059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acc_out FrequencyMultiplier_Datapath.sv(9) " "Verilog HDL Implicit Net warning at FrequencyMultiplier_Datapath.sv(9): created implicit net for \"acc_out\"" {  } { { "FrequencyMultiplier_Datapath.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083307060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IntegratedCircuit " "Elaborating entity \"IntegratedCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624083307206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM FM:inst " "Elaborating entity \"FM\" for hierarchy \"FM:inst\"" {  } { { "IntegratedCircuit.bdf" "inst" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 152 448 600 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_CU FM:inst\|FM_CU:CU " "Elaborating entity \"FM_CU\" for hierarchy \"FM:inst\|FM_CU:CU\"" {  } { { "FrequencyMultiplier.sv" "CU" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307226 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps FrequencyMultiplier_Controller.sv(7) " "Verilog HDL Always Construct warning at FrequencyMultiplier_Controller.sv(7): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyMultiplier_Controller.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Controller.sv" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1624083307230 "|IntegratedCircuit|FM:inst|FM_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FrequencyMultiplier_Controller.sv(39) " "Verilog HDL Case Statement warning at FrequencyMultiplier_Controller.sv(39): incomplete case statement has no default case item" {  } { { "FrequencyMultiplier_Controller.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Controller.sv" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624083307230 "|IntegratedCircuit|FM:inst|FM_CU:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_DP FM:inst\|FM_DP:DP " "Elaborating entity \"FM_DP\" for hierarchy \"FM:inst\|FM_DP:DP\"" {  } { { "FrequencyMultiplier.sv" "DP" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyMultiplier_Datapath.sv(22) " "Verilog HDL assignment warning at FrequencyMultiplier_Datapath.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "FrequencyMultiplier_Datapath.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624083307239 "|IntegratedCircuit|FM:inst|FM_DP:DP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyMultiplier_Datapath.sv(32) " "Verilog HDL assignment warning at FrequencyMultiplier_Datapath.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "FrequencyMultiplier_Datapath.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624083307241 "|IntegratedCircuit|FM:inst|FM_DP:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "acc FrequencyMultiplier_Datapath.sv(1) " "Output port \"acc\" at FrequencyMultiplier_Datapath.sv(1) has no driver" {  } { { "FrequencyMultiplier_Datapath.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1624083307242 "|IntegratedCircuit|FM:inst|FM_DP:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_tff FM:inst\|FM_DP:DP\|my_tff:tff1 " "Elaborating entity \"my_tff\" for hierarchy \"FM:inst\|FM_DP:DP\|my_tff:tff1\"" {  } { { "FrequencyMultiplier_Datapath.sv" "tff1" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential exponential:inst2 " "Elaborating entity \"exponential\" for hierarchy \"exponential:inst2\"" {  } { { "IntegratedCircuit.bdf" "inst2" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 360 808 992 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller exponential:inst2\|controller:control " "Elaborating entity \"controller\" for hierarchy \"exponential:inst2\|controller:control\"" {  } { { "exponential.v" "control" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath exponential:inst2\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"exponential:inst2\|datapath:dP\"" {  } { { "exponential.v" "dP" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register exponential:inst2\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"exponential:inst2\|datapath:dP\|register:regx\"" {  } { { "Datapath.v" "regx" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exponential:inst2\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"exponential:inst2\|datapath:dP\|counter:count\"" {  } { { "Datapath.v" "count" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT exponential:inst2\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"exponential:inst2\|datapath:dP\|LUT:lut\"" {  } { { "Datapath.v" "lut" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307394 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624083307397 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624083307397 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307398 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307399 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307399 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307399 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307399 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307399 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083307399 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 exponential:inst2\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"exponential:inst2\|datapath:dP\|mux2to1:mux\"" {  } { { "Datapath.v" "mux" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier exponential:inst2\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"exponential:inst2\|datapath:dP\|multiplier:mult\"" {  } { { "Datapath.v" "mult" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exponential:inst2\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exponential:inst2\|datapath:dP\|adder:add\"" {  } { { "Datapath.v" "add" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 exponential:inst2\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"exponential:inst2\|datapath:dP\|register18:rres\"" {  } { { "Datapath.v" "rres" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083307435 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "acc_out GND " "Pin \"acc_out\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 184 888 1064 200 "acc_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|acc_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "done VCC " "Pin \"done\" is stuck at VCC" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 360 1120 1296 376 "done" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[15\] GND " "Pin \"fracpart\[15\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[14\] GND " "Pin \"fracpart\[14\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[13\] GND " "Pin \"fracpart\[13\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[12\] GND " "Pin \"fracpart\[12\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[11\] GND " "Pin \"fracpart\[11\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[10\] GND " "Pin \"fracpart\[10\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[9\] GND " "Pin \"fracpart\[9\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[8\] GND " "Pin \"fracpart\[8\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[7\] GND " "Pin \"fracpart\[7\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[6\] GND " "Pin \"fracpart\[6\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[5\] GND " "Pin \"fracpart\[5\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[4\] GND " "Pin \"fracpart\[4\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[3\] GND " "Pin \"fracpart\[3\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[2\] GND " "Pin \"fracpart\[2\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[1\] GND " "Pin \"fracpart\[1\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fracpart\[0\] GND " "Pin \"fracpart\[0\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|fracpart[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intpart\[1\] GND " "Pin \"intpart\[1\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 384 1120 1296 400 "intpart\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|intpart[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intpart\[0\] GND " "Pin \"intpart\[0\]\" is stuck at GND" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 384 1120 1296 400 "intpart\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624083309055 "|IntegratedCircuit|intpart[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624083309055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624083309397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1624083310071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624083310651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310651 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "No output dependent on input pin \"x\[15\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "No output dependent on input pin \"x\[14\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "No output dependent on input pin \"x\[13\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "No output dependent on input pin \"x\[12\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "No output dependent on input pin \"x\[11\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "No output dependent on input pin \"x\[10\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "No output dependent on input pin \"x\[4\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "No output dependent on input pin \"x\[3\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "No output dependent on input pin \"x\[2\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 416 80 248 432 "start" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083310883 "|IntegratedCircuit|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1624083310883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624083310888 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624083310888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624083310888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624083310888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624083310996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 10:45:10 2021 " "Processing ended: Sat Jun 19 10:45:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624083310996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624083310996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624083310996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624083310996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624083321767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624083321771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 10:45:12 2021 " "Processing started: Sat Jun 19 10:45:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624083321771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624083321771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IntegratedCircuit -c IntegratedCircuit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IntegratedCircuit -c IntegratedCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624083321772 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624083322416 ""}
{ "Info" "0" "" "Project  = IntegratedCircuit" {  } {  } 0 0 "Project  = IntegratedCircuit" 0 0 "Fitter" 0 0 1624083322419 ""}
{ "Info" "0" "" "Revision = IntegratedCircuit" {  } {  } 0 0 "Revision = IntegratedCircuit" 0 0 "Fitter" 0 0 1624083322420 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1624083323808 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "IntegratedCircuit EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design IntegratedCircuit" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1624083324162 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1624083324281 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1624083324282 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624083324631 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624083324676 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1624083325805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1624083325805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1624083325805 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624083325805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624083325816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624083325816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624083325816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624083325816 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624083325816 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624083325816 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624083325823 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valid " "Pin valid not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valid } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 144 888 1064 160 "valid" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "acc_out " "Pin acc_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { acc_out } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 184 888 1064 200 "acc_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acc_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Pin done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { done } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 360 1120 1296 376 "done" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[15\] " "Pin x\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[15] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[14\] " "Pin x\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[14] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[13\] " "Pin x\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[13] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[12\] " "Pin x\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[12] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[11\] " "Pin x\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[11] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[10\] " "Pin x\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[10] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[9\] " "Pin x\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[9] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[8\] " "Pin x\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[8] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Pin x\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[7] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Pin x\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[6] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Pin x\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[5] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Pin x\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[4] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Pin x\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[3] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Pin x\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[2] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Pin x\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[1] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Pin x\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[0] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 464 80 248 480 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[15\] " "Pin fracpart\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[15] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[14\] " "Pin fracpart\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[14] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[13\] " "Pin fracpart\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[13] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[12\] " "Pin fracpart\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[12] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[11\] " "Pin fracpart\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[11] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[10\] " "Pin fracpart\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[10] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[9\] " "Pin fracpart\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[9] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[8\] " "Pin fracpart\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[8] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[7\] " "Pin fracpart\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[7] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[6\] " "Pin fracpart\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[6] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[5\] " "Pin fracpart\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[5] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[4\] " "Pin fracpart\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[4] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[3\] " "Pin fracpart\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[3] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[2\] " "Pin fracpart\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[2] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[1\] " "Pin fracpart\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[1] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fracpart\[0\] " "Pin fracpart\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fracpart[0] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 424 1120 1296 440 "fracpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fracpart[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "intpart\[1\] " "Pin intpart\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { intpart[1] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 384 1120 1296 400 "intpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intpart[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "intpart\[0\] " "Pin intpart\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { intpart[0] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 384 1120 1296 400 "intpart" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intpart[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[7\] " "Pin k\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { k[7] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 224 888 1064 240 "k" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[6\] " "Pin k\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { k[6] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 224 888 1064 240 "k" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[5\] " "Pin k\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { k[5] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 224 888 1064 240 "k" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[4\] " "Pin k\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { k[4] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 224 888 1064 240 "k" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[3\] " "Pin k\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { k[3] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 224 888 1064 240 "k" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[2\] " "Pin k\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { k[2] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 224 888 1064 240 "k" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[1\] " "Pin k\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { k[1] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 224 888 1064 240 "k" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[0\] " "Pin k\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { k[0] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 224 888 1064 240 "k" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { start } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 416 80 248 432 "start" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[3\] " "Pin n\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { n[3] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 288 64 232 304 "n" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[2\] " "Pin n\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { n[2] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 288 64 232 304 "n" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[1\] " "Pin n\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { n[1] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 288 64 232 304 "n" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[0\] " "Pin n\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { n[0] } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 288 64 232 304 "n" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adjust " "Pin adjust not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adjust } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 240 56 224 256 "adjust" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adjust } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 128 64 232 144 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 200 56 224 216 "rst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f " "Pin f not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { f } } } { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 160 64 232 176 "f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624083326708 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1624083326708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IntegratedCircuit.sdc " "Synopsys Design Constraints File file not found: 'IntegratedCircuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624083327451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624083327461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1624083327466 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1624083327466 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1624083327466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624083327519 ""}  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 128 64 232 144 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624083327519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624083327519 ""}  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 200 56 224 216 "rst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624083327519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624083328519 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624083328530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624083328530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624083328533 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624083328533 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624083328533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624083328536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624083328537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624083328561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1624083328564 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624083328564 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 2.5V 23 29 0 " "Number of I/O pins in group: 52 (unused VREF, 2.5V VCCIO, 23 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1624083328564 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1624083328564 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1624083328564 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624083328573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624083328573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624083328573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624083328573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624083328573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624083328573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624083328573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624083328573 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1624083328573 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1624083328573 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624083328667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624083331765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624083331959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624083331996 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624083333429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624083333429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624083334555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1624083336399 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624083336399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624083338244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1624083338248 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624083338248 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1624083338270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624083338520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624083339028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624083339220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624083339615 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624083340723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/output_files/IntegratedCircuit.fit.smsg " "Generated suppressed messages file C:/Users/SAADATI-PC/Documents/altera/Lab4_3/output_files/IntegratedCircuit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624083341721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624083342774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 10:45:42 2021 " "Processing ended: Sat Jun 19 10:45:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624083342774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624083342774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624083342774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624083342774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624083352328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624083352329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 10:45:44 2021 " "Processing started: Sat Jun 19 10:45:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624083352329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624083352329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IntegratedCircuit -c IntegratedCircuit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IntegratedCircuit -c IntegratedCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624083352330 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624083355356 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624083355474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624083356866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 10:45:56 2021 " "Processing ended: Sat Jun 19 10:45:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624083356866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624083356866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624083356866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624083356866 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624083357592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624083367070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624083367073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 10:45:58 2021 " "Processing started: Sat Jun 19 10:45:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624083367073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624083367073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IntegratedCircuit -c IntegratedCircuit " "Command: quartus_sta IntegratedCircuit -c IntegratedCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624083367074 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1624083367547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624083369228 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1624083369374 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1624083369374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IntegratedCircuit.sdc " "Synopsys Design Constraints File file not found: 'IntegratedCircuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1624083370193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1624083370194 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370196 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370196 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1624083370469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370479 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1624083370482 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1624083370562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1624083370593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624083370593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.290 " "Worst-case setup slack is -1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290       -17.465 clk  " "   -1.290       -17.465 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083370605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 clk  " "    0.343         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083370620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624083370633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624083370646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -23.000 clk  " "   -3.000       -23.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083370659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083370659 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1624083370870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1624083370936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1624083372138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372301 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1624083372325 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624083372325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.065 " "Worst-case setup slack is -1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065       -13.785 clk  " "   -1.065       -13.785 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083372342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 clk  " "    0.298         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083372360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624083372378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624083372629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -23.000 clk  " "   -3.000       -23.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083372694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083372694 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1624083372840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373301 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1624083373301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624083373301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.249 " "Worst-case setup slack is -0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249        -2.148 clk  " "   -0.249        -2.148 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083373374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 clk  " "    0.179         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083373395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624083373416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624083373436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.290 clk  " "   -3.000       -24.290 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624083373455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624083373455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1624083375287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1624083375287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624083375699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 10:46:15 2021 " "Processing ended: Sat Jun 19 10:46:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624083375699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624083375699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624083375699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624083375699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624083385350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624083385351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 10:46:17 2021 " "Processing started: Sat Jun 19 10:46:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624083385351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624083385351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IntegratedCircuit -c IntegratedCircuit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IntegratedCircuit -c IntegratedCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624083385351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IntegratedCircuit_6_1200mv_85c_slow.svo C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/ simulation " "Generated file IntegratedCircuit_6_1200mv_85c_slow.svo in folder \"C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624083387712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IntegratedCircuit_6_1200mv_0c_slow.svo C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/ simulation " "Generated file IntegratedCircuit_6_1200mv_0c_slow.svo in folder \"C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624083387809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IntegratedCircuit_min_1200mv_0c_fast.svo C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/ simulation " "Generated file IntegratedCircuit_min_1200mv_0c_fast.svo in folder \"C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624083387914 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IntegratedCircuit.svo C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/ simulation " "Generated file IntegratedCircuit.svo in folder \"C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624083388018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IntegratedCircuit_6_1200mv_85c_v_slow.sdo C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/ simulation " "Generated file IntegratedCircuit_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624083388099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IntegratedCircuit_6_1200mv_0c_v_slow.sdo C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/ simulation " "Generated file IntegratedCircuit_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624083388186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IntegratedCircuit_min_1200mv_0c_v_fast.sdo C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/ simulation " "Generated file IntegratedCircuit_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624083388265 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IntegratedCircuit_v.sdo C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/ simulation " "Generated file IntegratedCircuit_v.sdo in folder \"C:/Users/SAADATI-PC/Documents/altera/Lab4_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624083388348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624083388593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 10:46:28 2021 " "Processing ended: Sat Jun 19 10:46:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624083388593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624083388593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624083388593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624083388593 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624083389393 ""}
