pr_debug	,	F_7
last_rounded_lpmode	,	V_56
m4xen_mask	,	V_53
parent	,	V_59
modes	,	V_29
mult_div1_reg	,	V_43
to_clk_hw_omap	,	F_23
omap2_dpll_round_rate	,	F_31
_omap3_dpll_compute_freqsel	,	F_8
_lookup_sddiv	,	F_19
last_rounded_m4xen	,	V_55
hw	,	V_17
omap2_get_dpll_rate	,	F_24
clkdm_clk_enable	,	V_61
"clock: fint is %lu\n"	,	L_5
__clk_get_hw	,	F_28
mult_mask	,	V_47
clk_rate_request	,	V_66
"clock: unknown freqsel setting for %d\n"	,	L_6
omap3_dpll_deny_idle	,	F_12
TI_CLK_DPLL_HAS_FREQSEL	,	V_41
"%s: %s: set rate: locking rate to %lu.\n"	,	L_11
state	,	V_12
clk_hw_get_parent	,	F_18
lpmode_mask	,	V_54
"clock: locking DPLL %s\n"	,	L_7
omap3_dpll_recalc	,	F_22
clk	,	V_2
dcc_rate	,	V_46
ai	,	V_25
omap3_dpll_autoidle_read	,	F_11
index	,	V_71
clken_bits	,	V_3
dco_mask	,	V_51
"clock: DPLL4 cannot change rate due to silicon 'Limitation 2.5' on 3430ES1.\n"	,	L_12
__func__	,	V_62
pr_err	,	F_6
clk_hw_get_name	,	F_4
clk_hw_omap	,	V_1
autoidle_reg	,	V_72
mod2	,	V_38
sd_div	,	V_35
flags	,	V_40
idlest_mask	,	V_18
div1_mask	,	V_48
_lookup_dco	,	F_16
clk_bypass	,	V_64
omap3_dpll_allow_idle	,	F_13
sd	,	V_36
last_rounded_m	,	V_49
CLK_IS_BASIC	,	V_77
last_rounded_n	,	V_50
_omap3_noncore_dpll_lock	,	F_10
omap3_noncore_dpll_disable	,	F_29
DPLL_J_TYPE	,	V_79
u16	,	T_3
mod1	,	V_37
DPLL_LOW_POWER_BYPASS	,	V_30
clk_hw	,	V_57
u8	,	T_1
_omap3_noncore_dpll_stop	,	F_15
f	,	V_23
i	,	V_13
omap3_noncore_dpll_set_rate	,	F_33
ti_clk_ll_ops	,	V_7
m	,	V_33
n	,	V_21
EINVAL	,	V_15
clk_writel	,	V_11
r	,	V_26
omap3_noncore_dpll_set_rate_and_parent	,	F_34
v	,	V_6
"clock: configuring DPLL %s for low-power bypass\n"	,	L_8
udelay	,	F_5
control_reg	,	V_9
clk_readl	,	V_8
dd	,	V_5
last_rounded_rate	,	V_45
DPLL_AUTOIDLE_DISABLE	,	V_75
pclk	,	V_76
OMAP3XXX_EN_DPLL_LOCKED	,	V_78
best_parent_hw	,	V_69
clk_hw_get_flags	,	F_36
clkdm	,	V_60
clk_ref	,	V_24
omap3_clkoutx2_recalc	,	F_37
u32	,	T_2
autoidle_mask	,	V_73
clkinp	,	V_34
"clock: stopping DPLL %s\n"	,	L_9
req	,	V_67
ret	,	V_14
"clock: %s transition to '%s' in %d loops\n"	,	L_4
MAX_DPLL_WAIT_TRIES	,	V_20
omap3_dpll4_set_rate_and_parent	,	F_39
freqsel_mask	,	V_42
best_parent_rate	,	V_70
done	,	V_27
WARN	,	F_26
"clock: %s failed transition to '%s'\n"	,	L_1
clk_get_rate	,	F_9
omap3_dpll4_set_rate	,	F_38
clk_name	,	V_16
__ffs	,	F_2
"bypassed"	,	L_3
omap3_noncore_dpll_determine_rate	,	F_30
omap3_find_clkoutx2_dpll	,	F_35
clkdm_clk_disable	,	V_65
sddiv_mask	,	V_52
TI_CLK_DPLL4_DENY_REPROGRAM	,	V_80
dco	,	V_32
parent_rate	,	V_58
omap3_noncore_dpll_program	,	F_20
rate	,	V_68
_omap3_dpll_write_clken	,	F_1
dcc_mask	,	V_44
omap3_noncore_dpll_set_parent	,	F_32
clkdm_name	,	V_63
DPLL_LOW_POWER_STOP	,	V_31
ti_clk_get_features	,	F_21
clk_hw_get_rate	,	F_17
omap3_noncore_dpll_enable	,	F_25
_omap3_noncore_dpll_bypass	,	F_14
fint	,	V_22
dpll_data	,	V_4
WARN_ON	,	F_27
freqsel	,	V_39
DPLL_LOCKED	,	V_28
"locked"	,	L_2
_omap3_wait_dpll_status	,	F_3
idlest_reg	,	V_19
DPLL_AUTOIDLE_LOW_POWER_STOP	,	V_74
enable_mask	,	V_10
"%s: could not enable %s's clockdomain %s: %d\n"	,	L_10
