Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Apr 26 10:32:44 2023
| Host         : reactor running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/single_heap_sort_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu280
| Design State : Synthesized
--------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             Path #1                                             |
+---------------------------+-------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                          |
| Path Delay                | 2.399                                                                                           |
| Logic Delay               | 0.665(28%)                                                                                      |
| Net Delay                 | 1.734(72%)                                                                                      |
| Clock Skew                | -0.008                                                                                          |
| Slack                     | 7.497                                                                                           |
| Clock Uncertainty         | 0.035                                                                                           |
| Clock Relationship        | Safely Timed                                                                                    |
| Clock Delay Group         | Same Clock                                                                                      |
| Logic Levels              | 9                                                                                               |
| Routes                    | NA                                                                                              |
| Logical Path              | FDRE/C-(4)-LUT2-(1)-CARRY8-CARRY8-LUT2-(46)-LUT6-(2)-LUT6-(5)-LUT4-(1)-CARRY8-LUT2-(63)-FDRE/CE |
| Start Point Clock         | ap_clk                                                                                          |
| End Point Clock           | ap_clk                                                                                          |
| DSP Block                 | None                                                                                            |
| RAM Registers             | None-None                                                                                       |
| IO Crossings              | 0                                                                                               |
| SLR Crossings             | 0                                                                                               |
| PBlocks                   | 0                                                                                               |
| High Fanout               | 63                                                                                              |
| Dont Touch                | 0                                                                                               |
| Mark Debug                | 0                                                                                               |
| Start Point Pin Primitive | FDRE/C                                                                                          |
| End Point Pin Primitive   | FDRE/CE                                                                                         |
| Start Point Pin           | right_reg_222_reg[7]/C                                                                          |
| End Point Pin             | input_r_addr_6_reg_271_reg[0]/CE                                                                |
+---------------------------+-------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1566)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+-----+-----+---+----+----+-----+----+
| End Point Clock | Requirement |  0  |  1  |  2 |  3 |  4  |  5  | 6 |  7 |  8 |  9  | 10 |
+-----------------+-------------+-----+-----+----+----+-----+-----+---+----+----+-----+----+
| ap_clk          | 10.000ns    | 100 | 338 | 88 | 24 | 111 | 179 | 9 | 23 | 18 | 102 |  8 |
+-----------------+-------------+-----+-----+----+----+-----+-----+---+----+----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


