
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests WORKDIR=comb_dir TESTMODE=FULLSCAN EXPERIMENT=exp_comb  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Saturday May 02 21:20:10 2015  EDT
            Host machine is masters04.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 23076.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=comb_dir
            TESTMODE=FULLSCAN
            EXPERIMENT=exp_comb

            logfile=comb_dir/testresults/logs/log_create_logic_tests_FULLSCAN_exp_comb_050215212010-225151000
[end TDA_009]


**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24689         0         0         0     24689   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24689         0         0         0     24689   0.00   0.00
**************************************************************************************

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     32      32      14110    57.50%   57.50%          2      10427     00:00.02     00:00.44        00:01.40    [end TDA_220] 
INFO (TDA-220):     64      64       2716    69.94%   69.94%          2       7232     00:00.03     00:00.96        00:02.38    [end TDA_220] 
INFO (TDA-220):     96      96       1130    78.91%   78.91%          4       4798     00:00.04     00:01.88        00:04.35    [end TDA_220] 
INFO (TDA-220):    128     128        804    85.79%   85.79%          5       3107     00:00.05     00:02.45        00:05.33    [end TDA_220] 
INFO (TDA-220):    160     159        417    91.97%   91.97%         10       1675     00:00.06     00:02.96        00:06.24    [end TDA_220] 
INFO (TDA-220):    192     191        318    95.34%   95.34%         10        953     00:00.06     00:03.13        00:06.57    [end TDA_220] 
INFO (TDA-220):    224     223        275    96.68%   96.68%         10        678     00:00.07     00:03.14        00:06.59    [end TDA_220] 
INFO (TDA-220):    256     254        207    97.70%   97.70%         10        471     00:00.07     00:03.15        00:06.60    [end TDA_220] 
INFO (TDA-220):    288     284        123    98.30%   98.30%         10        348     00:00.07     00:03.15        00:06.61    [end TDA_220] 
INFO (TDA-220):    320     314        103    98.80%   98.80%         10        245     00:00.07     00:03.16        00:06.62    [end TDA_220] 
INFO (TDA-220):    352     342         75    99.17%   99.17%         10        170     00:00.08     00:03.16        00:06.63    [end TDA_220] 
INFO (TDA-220):    384     371         73    99.53%   99.53%         10         97     00:00.08     00:03.17        00:06.63    [end TDA_220] 
INFO (TDA-220):    416     398         49    99.77%   99.77%         10         48     00:00.08     00:03.17        00:06.64    [end TDA_220] 
INFO (TDA-220):    444     424         39    99.96%   99.96%         10          9     00:00.08     00:03.17        00:06.65    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24689     20439         0      4241         9  82.79  99.96

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24689     20439         0      4241         9  82.79  99.96
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          424
----------------------------------------------------------
 Total                                          424

(I) File(s) generated (bytes and name):

         114688 comb_dir/tbdata/faultStatus.FULLSCAN.exp_comb
         250671 comb_dir/tbdata/TBDbin.FULLSCAN.exp_comb

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           10,588,416  bytes

                      CPU Time =    0:00:03.19
                  Elapsed Time =    0:00:06.94                    [end TDA_001]

     Date Ended:  Saturday May 02 21:20:17 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     16 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   


*******************************************************************************
