Version 4
SHEET 1 1096 680
WIRE 64 -16 -368 -16
WIRE -368 80 -368 -16
WIRE -320 80 -368 80
WIRE -96 80 -256 80
WIRE -320 96 -560 96
WIRE -320 112 -352 112
WIRE -96 144 -96 80
WIRE -80 144 -96 144
WIRE 48 144 16 144
WIRE 80 144 48 144
WIRE -576 192 -624 192
WIRE -432 192 -448 192
WIRE -352 192 -352 112
WIRE -352 192 -432 192
WIRE -80 192 -96 192
WIRE 64 192 64 -16
WIRE 64 192 32 192
WIRE 80 192 64 192
WIRE -352 256 -352 192
WIRE -320 256 -352 256
WIRE -96 256 -96 192
WIRE -96 256 -256 256
WIRE -320 272 -544 272
WIRE -320 288 -368 288
WIRE -368 352 -368 288
WIRE 48 352 48 144
WIRE 48 352 -368 352
FLAG 80 144 Q
IOPIN 80 144 Out
FLAG -544 272 K
IOPIN -544 272 In
FLAG -560 96 J
IOPIN -560 96 In
FLAG 80 192 Q\
IOPIN 80 192 Out
FLAG -624 192 Clk
IOPIN -624 192 In
SYMBOL Digital\\and -288 32 R0
SYMATTR InstName A3
SYMATTR SpiceLine td=10nS
SYMBOL Digital\\and -288 208 R0
SYMATTR InstName A4
SYMATTR SpiceLine td=10nS
SYMBOL Digital\\srflop -32 96 R0
SYMATTR InstName A1
SYMATTR SpiceLine td=20nS
SYMBOL d41101a -512 192 R0
SYMATTR InstName X1
TEXT -696 384 Left 1 ;Each gate has a 10 nanosecod time delay (td=10n) in SpiceLine.
TEXT -696 416 Left 1 ;S-R Flip-Flop component must have at least twice the gate time delay (td=20n).
TEXT -568 -80 Left 3 ;J-K Flip-Flop with rising edge Clock
TEXT -544 136 Left 2 ;PulseMaker
