# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do HelloWorld_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/LedDisplayInterface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/LedDisplayInterface.v 
# -- Compiling module LedDisplayInterface
# 
# Top level modules:
# 	LedDisplayInterface
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/SevenSegmentDisplayInterface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/SevenSegmentDisplayInterface.v 
# -- Compiling module SevenSegmentDisplayInterface
# 
# Top level modules:
# 	SevenSegmentDisplayInterface
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/SevenSegmentDisplay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/SevenSegmentDisplay.v 
# -- Compiling module SevenSegmentDisplay
# 
# Top level modules:
# 	SevenSegmentDisplay
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/HelloWorld.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/HelloWorld.v 
# -- Compiling module HelloWorld
# 
# Top level modules:
# 	HelloWorld
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/Clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/Clock.v 
# -- Compiling module Clock
# -- Compiling module clock_testbench
# 
# Top level modules:
# 	clock_testbench
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/ControlInterface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/ControlInterface.v 
# -- Compiling module ControlInterface
# 
# Top level modules:
# 	ControlInterface
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/Time.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/Time.v 
# -- Compiling module Time
# 
# Top level modules:
# 	Time
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/TimeController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/TimeController.v 
# -- Compiling module TimeController
# 
# Top level modules:
# 	TimeController
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld {C:/Projects/FPGA/HelloWorld/TimeComponent.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:26 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/TimeComponent.v 
# -- Compiling module TimeComponent
# -- Compiling module TimeComponent_TB
# ** Warning: C:/Projects/FPGA/HelloWorld/TimeComponent.v(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	TimeComponent_TB
# End time: 19:52:26 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vsim work.TimeComponent_TB
# vsim work.TimeComponent_TB 
# Start time: 19:52:31 on Mar 08,2019
# Loading work.TimeComponent_TB
# Loading work.TimeComponent
run -all
#                    0 << Starting the Simulation >>
# OK. output is reset
# output value didn't increment
# ** Note: $finish    : C:/Projects/FPGA/HelloWorld/TimeComponent.v(113)
#    Time: 40 ns  Iteration: 1  Instance: /TimeComponent_TB
# 1
# Break in Module TimeComponent_TB at C:/Projects/FPGA/HelloWorld/TimeComponent.v line 113
run
# OK. output has incremented to 1
# ** Note: $finish    : C:/Projects/FPGA/HelloWorld/TimeComponent.v(117)
#    Time: 40 ns  Iteration: 1  Instance: /TimeComponent_TB
# 1
# Break in Module TimeComponent_TB at C:/Projects/FPGA/HelloWorld/TimeComponent.v line 117
run
run
run
run
run
run
run
# Break key hit
vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/HelloWorld C:/Projects/FPGA/HelloWorld/TimeComponent.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:18 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/HelloWorld" C:/Projects/FPGA/HelloWorld/TimeComponent.v 
# -- Compiling module TimeComponent
# -- Compiling module TimeComponent_TB
# ** Warning: C:/Projects/FPGA/HelloWorld/TimeComponent.v(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	TimeComponent_TB
# End time: 19:56:18 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.TimeComponent_TB
# End time: 19:56:26 on Mar 08,2019, Elapsed time: 0:03:55
# Errors: 0, Warnings: 1
# vsim work.TimeComponent_TB 
# Start time: 19:56:26 on Mar 08,2019
# Loading work.TimeComponent_TB
# Loading work.TimeComponent
run -all
#                    0 << Starting the Simulation >>
# OK. output is reset
# OK. output has incremented to 1
# ** Note: $finish    : C:/Projects/FPGA/HelloWorld/TimeComponent.v(118)
#    Time: 50 ns  Iteration: 1  Instance: /TimeComponent_TB
# End time: 19:56:42 on Mar 08,2019, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
