// Ensure data coalescing by accessing consecutive memory locations.
// Minimize memory latency by using shared memory for intermediate results if possible.
// Reduce memory divergence by ensuring all threads access memory uniformly.