/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:18 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PLL_LOD2_2_H__
#define BCHP_PLL_LOD2_2_H__

/***************************************************************************
 *PLL_LOD2_2 - PLL_LOD2_2 Register Set
 ***************************************************************************/
#define BCHP_PLL_LOD2_2_PLL_CHANNEL_CTRL_CH_5    0x00260300 /* [RW] PLL CHANNEL control CH 0 */
#define BCHP_PLL_LOD2_2_PLL_MISC                 0x00260304 /* [RW] Miscellaneous Controls */
#define BCHP_PLL_LOD2_2_PLL_DIV                  0x00260308 /* [RW] Pre multiplier */
#define BCHP_PLL_LOD2_2_PLL_GAIN                 0x0026030c /* [RW] PLL GAIN */
#define BCHP_PLL_LOD2_2_PLL_HOLD_CH_ALL          0x00260310 /* [RW] Hold PLL all channels */
#define BCHP_PLL_LOD2_2_PLL_LDO_CTRL             0x00260314 /* [RW] Ldo voltage control */
#define BCHP_PLL_LOD2_2_PLL_LDO_PWRON            0x00260318 /* [RW] LDO Power on */
#define BCHP_PLL_LOD2_2_PLL_LOCK_STATUS          0x0026031c /* [RO] Lock Status */
#define BCHP_PLL_LOD2_2_PLL_CTRL0                0x00260320 /* [RW] Mscellaneous control bus. */
#define BCHP_PLL_LOD2_2_PLL_CTRL1                0x00260324 /* [RW] Mscellaneous control bus continued. */
#define BCHP_PLL_LOD2_2_PLL_OUTSEL_SEL           0x00260328 /* [RW] selection of the output clock from the PLL core */
#define BCHP_PLL_LOD2_2_PLL_PWRON                0x0026032c /* [RW] Poweron */
#define BCHP_PLL_LOD2_2_PLL_RESET                0x00260330 /* [RW] Resets */
#define BCHP_PLL_LOD2_2_PLL_STATUS               0x00260334 /* [RO] Status */
#define BCHP_PLL_LOD2_2_PLL_TEST                 0x00260338 /* [RW] enable and selection pf PLL test */
#define BCHP_PLL_LOD2_2_PLL_RESET_STATUS         0x0026033c /* [RO] PLL_LOD2 Reset Status */
#define BCHP_PLL_LOD2_2_PLL_ISO_HOLD             0x00260340 /* [RW] PLL Input Control Isolation */
#define BCHP_PLL_LOD2_2_CKDRV                    0x00260344 /* [RW] CKDRV driver control */

#endif /* #ifndef BCHP_PLL_LOD2_2_H__ */

/* End of File */
