# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do main_controller_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {main_controller_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:02 on Feb 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." main_controller_6_1200mv_85c_slow.vo 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 02:39:02 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:02 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 02:39:02 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" main_controller_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 02:39:02 on Feb 26,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.dffeas
# Loading instances from main_controller_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from main_controller_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# ** Error: s[          0] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          1] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          2] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          3] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: MemtoReg = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 76
# ** Error: RegDst = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 80
# ** Error: IorD = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 84
# ** Error: ALUSrcA = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 88
# ** Error: IRWrite = 1 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 92
# ** Error: MemWrite = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 96
# ** Error: PCWrite = 1 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 100
# ** Error: BranchEQ = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 104
# ** Error: BranchNE = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 108
# ** Error: RegWrite = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 112
# ** Error: Erro PCSrc na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro PCSrc na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro ALUSrcB na linha           1 bit           0, saida = 1, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUSrcB na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUOp na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          50 bit           0, saida = 0, (1 esperado)
#    Time: 1745 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          50 bit           1, saida = 0, (1 esperado)
#    Time: 1745 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           0, saida = 0, (1 esperado)
#    Time: 1780 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           1, saida = 0, (1 esperado)
#    Time: 1780 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          58 bit           0, saida = 0, (1 esperado)
#    Time: 2025 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          58 bit           1, saida = 0, (1 esperado)
#    Time: 2025 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           0, saida = 0, (1 esperado)
#    Time: 2060 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           1, saida = 0, (1 esperado)
#    Time: 2060 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          66 bit           0, saida = 0, (1 esperado)
#    Time: 2305 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          66 bit           1, saida = 0, (1 esperado)
#    Time: 2305 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           0, saida = 0, (1 esperado)
#    Time: 2340 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           1, saida = 0, (1 esperado)
#    Time: 2340 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          74 bit           0, saida = 0, (1 esperado)
#    Time: 2585 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          74 bit           1, saida = 0, (1 esperado)
#    Time: 2585 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           0, saida = 0, (1 esperado)
#    Time: 2620 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           1, saida = 0, (1 esperado)
#    Time: 2620 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 26
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(151)
#    Time: 2735 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 151
do main_controller_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# Error 31: Unable to unlink file "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/gate_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/gate_work".
# vlib gate_work
# ** Error: (vlib-35) Failed to create directory "gate_work".
# File exists. (errno = EEXIST)
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {main_controller_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:51 on Feb 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." main_controller_6_1200mv_85c_slow.vo 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 02:39:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:51 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 02:39:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" main_controller_tb
# End time: 02:39:54 on Feb 26,2020, Elapsed time: 0:00:52
# Errors: 36, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 02:39:54 on Feb 26,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.dffeas
# Loading instances from main_controller_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from main_controller_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# ** Error: s[          0] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          1] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          2] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          3] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: MemtoReg = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 76
# ** Error: RegDst = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 80
# ** Error: IorD = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 84
# ** Error: ALUSrcA = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 88
# ** Error: IRWrite = 1 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 92
# ** Error: MemWrite = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 96
# ** Error: PCWrite = 1 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 100
# ** Error: BranchEQ = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 104
# ** Error: BranchNE = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 108
# ** Error: RegWrite = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 112
# ** Error: Erro PCSrc na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro PCSrc na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro ALUSrcB na linha           1 bit           0, saida = 1, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUSrcB na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUOp na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          50 bit           0, saida = 0, (1 esperado)
#    Time: 3245 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          50 bit           1, saida = 0, (1 esperado)
#    Time: 3245 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           0, saida = 0, (1 esperado)
#    Time: 3310 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           1, saida = 0, (1 esperado)
#    Time: 3310 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          58 bit           0, saida = 0, (1 esperado)
#    Time: 3765 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          58 bit           1, saida = 0, (1 esperado)
#    Time: 3765 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           0, saida = 0, (1 esperado)
#    Time: 3830 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           1, saida = 0, (1 esperado)
#    Time: 3830 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          66 bit           0, saida = 0, (1 esperado)
#    Time: 4285 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          66 bit           1, saida = 0, (1 esperado)
#    Time: 4285 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           0, saida = 0, (1 esperado)
#    Time: 4350 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           1, saida = 0, (1 esperado)
#    Time: 4350 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          74 bit           0, saida = 0, (1 esperado)
#    Time: 4805 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          74 bit           1, saida = 0, (1 esperado)
#    Time: 4805 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           0, saida = 0, (1 esperado)
#    Time: 4870 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           1, saida = 0, (1 esperado)
#    Time: 4870 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 26
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(151)
#    Time: 5075 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 151
do main_controller_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {main_controller_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:24 on Feb 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." main_controller_6_1200mv_85c_slow.vo 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 02:40:24 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:24 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 02:40:24 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" main_controller_tb
# End time: 02:40:27 on Feb 26,2020, Elapsed time: 0:00:33
# Errors: 36, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 02:40:27 on Feb 26,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.dffeas
# Loading instances from main_controller_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from main_controller_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# ** Error: s[          0] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          1] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          2] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          3] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: MemtoReg = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 76
# ** Error: RegDst = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 80
# ** Error: IorD = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 84
# ** Error: ALUSrcA = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 88
# ** Error: IRWrite = 1 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 92
# ** Error: MemWrite = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 96
# ** Error: PCWrite = 1 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 100
# ** Error: BranchEQ = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 104
# ** Error: BranchNE = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 108
# ** Error: RegWrite = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 112
# ** Error: Erro PCSrc na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro PCSrc na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro ALUSrcB na linha           1 bit           0, saida = 1, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUSrcB na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUOp na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          50 bit           0, saida = 0, (1 esperado)
#    Time: 50245 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          50 bit           1, saida = 0, (1 esperado)
#    Time: 50245 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           0, saida = 0, (1 esperado)
#    Time: 51250 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           1, saida = 0, (1 esperado)
#    Time: 51250 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          58 bit           0, saida = 0, (1 esperado)
#    Time: 58285 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          58 bit           1, saida = 0, (1 esperado)
#    Time: 58285 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           0, saida = 0, (1 esperado)
#    Time: 59290 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           1, saida = 0, (1 esperado)
#    Time: 59290 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          66 bit           0, saida = 0, (1 esperado)
#    Time: 66325 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          66 bit           1, saida = 0, (1 esperado)
#    Time: 66325 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           0, saida = 0, (1 esperado)
#    Time: 67330 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           1, saida = 0, (1 esperado)
#    Time: 67330 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          74 bit           0, saida = 0, (1 esperado)
#    Time: 74365 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          74 bit           1, saida = 0, (1 esperado)
#    Time: 74365 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           0, saida = 0, (1 esperado)
#    Time: 75370 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           1, saida = 0, (1 esperado)
#    Time: 75370 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 26
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(151)
#    Time: 78395 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 151
do main_controller_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# Error 31: Unable to unlink file "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/gate_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/gate_work".
# vlib gate_work
# ** Error: (vlib-35) Failed to create directory "gate_work".
# File exists. (errno = EEXIST)
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {main_controller_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:03 on Feb 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." main_controller_6_1200mv_85c_slow.vo 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 02:43:03 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 02:43:04 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" main_controller_tb
# End time: 02:43:07 on Feb 26,2020, Elapsed time: 0:02:40
# Errors: 36, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 02:43:07 on Feb 26,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.dffeas
# Loading instances from main_controller_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from main_controller_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# ** Error: s[          0] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          1] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          2] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          3] = 0 (x esperado) {Linha           1}
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: MemtoReg = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 76
# ** Error: RegDst = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 80
# ** Error: IorD = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 84
# ** Error: ALUSrcA = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 88
# ** Error: IRWrite = 1 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 92
# ** Error: MemWrite = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 96
# ** Error: PCWrite = 1 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 100
# ** Error: BranchEQ = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 104
# ** Error: BranchNE = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 108
# ** Error: RegWrite = 0 na linha           1
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 112
# ** Error: Erro PCSrc na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro PCSrc na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro ALUSrcB na linha           1 bit           0, saida = 1, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUSrcB na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUOp na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 12 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          50 bit           0, saida = 0, (1 esperado)
#    Time: 50245 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          50 bit           1, saida = 0, (1 esperado)
#    Time: 50245 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           0, saida = 0, (1 esperado)
#    Time: 51250 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           1, saida = 0, (1 esperado)
#    Time: 51250 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          58 bit           0, saida = 0, (1 esperado)
#    Time: 58285 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          58 bit           1, saida = 0, (1 esperado)
#    Time: 58285 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           0, saida = 0, (1 esperado)
#    Time: 59290 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           1, saida = 0, (1 esperado)
#    Time: 59290 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          66 bit           0, saida = 0, (1 esperado)
#    Time: 66325 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          66 bit           1, saida = 0, (1 esperado)
#    Time: 66325 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           0, saida = 0, (1 esperado)
#    Time: 67330 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           1, saida = 0, (1 esperado)
#    Time: 67330 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          74 bit           0, saida = 0, (1 esperado)
#    Time: 74365 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          74 bit           1, saida = 0, (1 esperado)
#    Time: 74365 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           0, saida = 0, (1 esperado)
#    Time: 75370 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           1, saida = 0, (1 esperado)
#    Time: 75370 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 26
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(151)
#    Time: 78395 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 151
do main_controller_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# Error 31: Unable to unlink file "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/gate_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/gate_work".
# vlib gate_work
# ** Error: (vlib-35) Failed to create directory "gate_work".
# File exists. (errno = EEXIST)
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {main_controller_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Feb 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." main_controller_6_1200mv_85c_slow.vo 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 02:44:38 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 02:44:38 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" main_controller_tb
# End time: 02:44:41 on Feb 26,2020, Elapsed time: 0:01:34
# Errors: 36, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 02:44:41 on Feb 26,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.dffeas
# Loading instances from main_controller_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from main_controller_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# ** Error: s[          0] = 0 (x esperado) {Linha           1}
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          1] = 0 (x esperado) {Linha           1}
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          2] = 0 (x esperado) {Linha           1}
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: s[          3] = 0 (x esperado) {Linha           1}
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 69
# ** Error: MemtoReg = 0 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 76
# ** Error: RegDst = 0 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 80
# ** Error: IorD = 0 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 84
# ** Error: ALUSrcA = 0 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 88
# ** Error: IRWrite = 1 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 92
# ** Error: MemWrite = 0 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 96
# ** Error: PCWrite = 1 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 100
# ** Error: BranchEQ = 0 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 104
# ** Error: BranchNE = 0 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 108
# ** Error: RegWrite = 0 na linha           1
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 112
# ** Error: Erro PCSrc na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro PCSrc na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 117
# ** Error: Erro ALUSrcB na linha           1 bit           0, saida = 1, (x esperado)
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUSrcB na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 124
# ** Error: Erro ALUOp na linha           1 bit           0, saida = 0, (x esperado)
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha           1 bit           1, saida = 0, (x esperado)
#    Time: 100 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          50 bit           0, saida = 0, (1 esperado)
#    Time: 54900 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          50 bit           1, saida = 0, (1 esperado)
#    Time: 54900 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           0, saida = 0, (1 esperado)
#    Time: 56 us  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          51 bit           1, saida = 0, (1 esperado)
#    Time: 56 us  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          58 bit           0, saida = 0, (1 esperado)
#    Time: 63700 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          58 bit           1, saida = 0, (1 esperado)
#    Time: 63700 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           0, saida = 0, (1 esperado)
#    Time: 64800 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          59 bit           1, saida = 0, (1 esperado)
#    Time: 64800 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          66 bit           0, saida = 0, (1 esperado)
#    Time: 72500 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          66 bit           1, saida = 0, (1 esperado)
#    Time: 72500 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           0, saida = 0, (1 esperado)
#    Time: 73600 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          67 bit           1, saida = 0, (1 esperado)
#    Time: 73600 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUOp na linha          74 bit           0, saida = 0, (1 esperado)
#    Time: 81300 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          74 bit           1, saida = 0, (1 esperado)
#    Time: 81300 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           0, saida = 0, (1 esperado)
#    Time: 82400 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# ** Error: Erro ALUOp na linha          75 bit           1, saida = 0, (1 esperado)
#    Time: 82400 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 131
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 26
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(151)
#    Time: 85710 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 151
# End time: 04:44:21 on Feb 26,2020, Elapsed time: 1:59:40
# Errors: 36, Warnings: 0
