Classic Timing Analyzer report for Ozy_Janus
Tue Feb 20 21:57:50 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Hold: 'IFCLK'
  8. Clock Hold: 'CLK_12MHZ'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                                          ; To                                                                                                                                                    ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.280 ns                                       ; FLAGC                                                                                                                         ; TX_wait[7]                                                                                                                                            ; --         ; IFCLK     ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 16.386 ns                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482              ; DEBUG_LED0                                                                                                                                            ; IFCLK      ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.538 ns                                      ; FLAGA                                                                                                                         ; DEBUG_LED3                                                                                                                                            ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -0.983 ns                                      ; DOUT                                                                                                                          ; q[0]                                                                                                                                                  ; --         ; CLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 8.482 ns  ; 48.00 MHz ( period = 20.833 ns ) ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; Rx_register[3]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0 ; IFCLK      ; IFCLK     ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 13.872 ns ; 24.58 MHz ( period = 40.690 ns ) ; 77.24 MHz ( period = 12.946 ns )               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9] ; have_sync                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0            ;
; Clock Hold: 'CLK_12MHZ'      ; -1.144 ns ; 24.58 MHz ( period = 40.690 ns ) ; N/A                                            ; sync_count[6]_OTERM374                                                                                                        ; sync_count[6]_OTERM374                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 18           ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; FIFO_ADR[1]~reg0                                                                                                              ; FIFO_ADR[1]~reg0                                                                                                                                      ; IFCLK      ; IFCLK     ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                                                                                               ;                                                                                                                                                       ;            ;           ; 18           ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                  ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting               ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8           ;                 ;                           ;             ;
; Timing Models                                         ; Final                 ;                 ;                           ;             ;
; Default hold multicycle                               ; Same as Multicycle    ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                    ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                    ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                    ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                   ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                   ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                    ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                   ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                   ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                    ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                    ;                 ;                           ;             ;
; Number of paths to report                             ; 200                   ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                   ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                   ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                   ;                 ;                           ;             ;
; Clock Settings                                        ; BCLK from Janus       ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; TLV BCLK              ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; Janus 24.576MHz clock ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                        ; 48MHz clock           ;                 ; IFCLK                     ;             ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_jic1 ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                  ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name    ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on              ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock           ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; Janus 24.576MHz clock ; User Pin      ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK from Janus       ; Internal Node ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 1                   ; AUTO   ;              ;
; CBCLK           ; TLV BCLK              ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 8                   ; AUTO   ;              ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 8.482 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[3]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.895 ns                 ; 4.413 ns                ;
; 8.531 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[4]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.892 ns                 ; 4.361 ns                ;
; 8.560 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[11]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.863 ns                 ; 4.303 ns                ;
; 8.916 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[2]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.891 ns                 ; 3.975 ns                ;
; 9.065 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[6]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.888 ns                 ; 3.823 ns                ;
; 9.180 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[15]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.843 ns                 ; 3.663 ns                ;
; 9.183 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[5]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.893 ns                 ; 3.710 ns                ;
; 9.191 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[13]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.873 ns                 ; 3.682 ns                ;
; 9.219 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[0]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.880 ns                 ; 3.661 ns                ;
; 9.298 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[8]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.846 ns                 ; 3.548 ns                ;
; 9.320 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[10]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.884 ns                 ; 3.564 ns                ;
; 9.334 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[12]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.871 ns                 ; 3.537 ns                ;
; 9.348 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[7]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.885 ns                 ; 3.537 ns                ;
; 9.535 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[1]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.894 ns                 ; 3.359 ns                ;
; 9.994 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[14]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.879 ns                 ; 2.885 ns                ;
; 10.371 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[9]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.846 ns                 ; 2.475 ns                ;
; 13.926 ns                               ; 144.78 MHz ( period = 6.907 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.644 ns                ;
; 13.989 ns                               ; 146.11 MHz ( period = 6.844 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.581 ns                ;
; 14.091 ns                               ; 148.32 MHz ( period = 6.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.478 ns                ;
; 14.173 ns                               ; 150.15 MHz ( period = 6.660 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 6.395 ns                ;
; 14.236 ns                               ; 151.58 MHz ( period = 6.597 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 6.332 ns                ;
; 14.338 ns                               ; 153.96 MHz ( period = 6.495 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 6.229 ns                ;
; 14.342 ns                               ; 154.06 MHz ( period = 6.491 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.227 ns                ;
; 14.397 ns                               ; 155.38 MHz ( period = 6.436 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM472                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.173 ns                ;
; 14.415 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.154 ns                ;
; 14.431 ns                               ; 156.20 MHz ( period = 6.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.139 ns                ;
; 14.459 ns                               ; 156.89 MHz ( period = 6.374 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM480                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.111 ns                ;
; 14.471 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.099 ns                ;
; 14.512 ns                               ; 158.20 MHz ( period = 6.321 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM468               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.058 ns                ;
; 14.520 ns                               ; 158.40 MHz ( period = 6.313 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.571 ns                 ; 6.051 ns                ;
; 14.554 ns                               ; 159.26 MHz ( period = 6.279 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.015 ns                ;
; 14.589 ns                               ; 160.15 MHz ( period = 6.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.978 ns                ;
; 14.602 ns                               ; 160.49 MHz ( period = 6.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488~_DUP_REG       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.967 ns                ;
; 14.617 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.952 ns                ;
; 14.641 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 5.929 ns                ;
; 14.644 ns                               ; 161.58 MHz ( period = 6.189 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM472                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.924 ns                ;
; 14.648 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.921 ns                ;
; 14.662 ns                               ; 162.05 MHz ( period = 6.171 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.905 ns                ;
; 14.678 ns                               ; 162.47 MHz ( period = 6.155 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.890 ns                ;
; 14.680 ns                               ; 162.52 MHz ( period = 6.153 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.889 ns                ;
; 14.683 ns                               ; 162.60 MHz ( period = 6.150 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 5.887 ns                ;
; 14.692 ns                               ; 162.84 MHz ( period = 6.141 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 5.878 ns                ;
; 14.703 ns                               ; 163.13 MHz ( period = 6.130 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM468                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.866 ns                ;
; 14.704 ns                               ; 163.16 MHz ( period = 6.129 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 5.866 ns                ;
; 14.706 ns                               ; 163.21 MHz ( period = 6.127 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM480                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.862 ns                ;
; 14.718 ns                               ; 163.53 MHz ( period = 6.115 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.850 ns                ;
; 14.759 ns                               ; 164.64 MHz ( period = 6.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM468               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.809 ns                ;
; 14.766 ns                               ; 164.83 MHz ( period = 6.067 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM468                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.803 ns                ;
; 14.767 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.802 ns                ;
; 14.782 ns                               ; 165.26 MHz ( period = 6.051 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.786 ns                ;
; 14.789 ns                               ; 165.45 MHz ( period = 6.044 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.780 ns                ;
; 14.801 ns                               ; 165.78 MHz ( period = 6.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.766 ns                ;
; 14.806 ns                               ; 165.92 MHz ( period = 6.027 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.763 ns                ;
; 14.849 ns                               ; 167.11 MHz ( period = 5.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488~_DUP_REG       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.718 ns                ;
; 14.852 ns                               ; 167.20 MHz ( period = 5.981 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.717 ns                ;
; 14.857 ns                               ; 167.34 MHz ( period = 5.976 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.712 ns                ;
; 14.868 ns                               ; 167.64 MHz ( period = 5.965 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM468                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.700 ns                ;
; 14.875 ns                               ; 167.84 MHz ( period = 5.958 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM472                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.694 ns                ;
; 14.895 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.672 ns                ;
; 14.903 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM478                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 5.667 ns                ;
; 14.930 ns                               ; 169.41 MHz ( period = 5.903 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.638 ns                ;
; 14.938 ns                               ; 169.64 MHz ( period = 5.895 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM472                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.631 ns                ;
; 14.939 ns                               ; 169.66 MHz ( period = 5.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.629 ns                ;
; 14.948 ns                               ; 169.92 MHz ( period = 5.885 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM490                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 5.622 ns                ;
; 14.954 ns                               ; 170.10 MHz ( period = 5.879 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.614 ns                ;
; 14.961 ns                               ; 170.30 MHz ( period = 5.872 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM484                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 5.609 ns                ;
; 14.961 ns                               ; 170.30 MHz ( period = 5.872 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.608 ns                ;
; 15.024 ns                               ; 172.15 MHz ( period = 5.809 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.545 ns                ;
; 15.033 ns                               ; 172.41 MHz ( period = 5.800 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.535 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.654 ns                 ; 5.620 ns                ;
; 15.034 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.655 ns                 ; 5.620 ns                ;
; 15.035 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.675 ns                 ; 5.640 ns                ;
; 15.040 ns                               ; 172.62 MHz ( period = 5.793 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM472                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.528 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.522 ns                ;
; 15.057 ns                               ; 173.13 MHz ( period = 5.776 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.512 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 5.589 ns                ;
; 15.063 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.672 ns                 ; 5.609 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.649 ns                 ; 5.584 ns                ;
; 15.065 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.669 ns                 ; 5.604 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.580 ns                ;
; 15.071 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.671 ns                 ; 5.600 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.653 ns                 ; 5.577 ns                ;
; 15.076 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.673 ns                 ; 5.597 ns                ;
; 15.082 ns                               ; 173.88 MHz ( period = 5.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG                                ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.487 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.631 ns                 ; 5.547 ns                ;
; 15.084 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.651 ns                 ; 5.567 ns                ;
; 15.088 ns                               ; 174.06 MHz ( period = 5.745 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM472                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466                                        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.481 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.644 ns                 ; 5.549 ns                ;
; 15.095 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.569 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.654 ns                 ; 5.557 ns                ;
; 15.097 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.674 ns                 ; 5.577 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                 ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 13.872 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.397 ns                 ; 4.525 ns                ;
; 13.943 ns                               ; 78.10 MHz ( period = 12.804 ns )                    ; SpeedBits[1]                                                                                                                   ; AD_state[0]_OTERM1                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.427 ns                 ; 4.484 ns                ;
; 14.221 ns                               ; 81.65 MHz ( period = 12.248 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.476 ns                 ; 4.255 ns                ;
; 14.420 ns                               ; 84.39 MHz ( period = 11.850 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.391 ns                 ; 3.971 ns                ;
; 14.439 ns                               ; 84.66 MHz ( period = 11.812 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.383 ns                 ; 3.944 ns                ;
; 14.442 ns                               ; 84.70 MHz ( period = 11.806 ns )                    ; Rx_control_4[7]                                                                                                                ; register[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 3.996 ns                ;
; 14.445 ns                               ; 84.75 MHz ( period = 11.800 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.399 ns                 ; 3.954 ns                ;
; 14.466 ns                               ; 85.05 MHz ( period = 11.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.418 ns                 ; 3.952 ns                ;
; 14.490 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; SpeedBits[0]                                                                                                                   ; AD_state[0]_OTERM1                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.427 ns                 ; 3.937 ns                ;
; 14.584 ns                               ; 86.79 MHz ( period = 11.522 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.378 ns                 ; 3.794 ns                ;
; 14.603 ns                               ; 87.08 MHz ( period = 11.484 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.478 ns                 ; 3.875 ns                ;
; 14.618 ns                               ; 87.31 MHz ( period = 11.454 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.477 ns                 ; 3.859 ns                ;
; 14.626 ns                               ; 87.43 MHz ( period = 11.438 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.475 ns                 ; 3.849 ns                ;
; 14.634 ns                               ; 87.55 MHz ( period = 11.422 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.474 ns                 ; 3.840 ns                ;
; 14.635 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.469 ns                 ; 3.834 ns                ;
; 14.638 ns                               ; 87.61 MHz ( period = 11.414 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.472 ns                 ; 3.834 ns                ;
; 14.658 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.462 ns                 ; 3.804 ns                ;
; 14.696 ns                               ; 88.51 MHz ( period = 11.298 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM.00001_OTERM158_OTERM424                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.400 ns                 ; 3.704 ns                ;
; 14.739 ns                               ; 89.19 MHz ( period = 11.212 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.437 ns                 ; 3.698 ns                ;
; 14.776 ns                               ; 89.78 MHz ( period = 11.138 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.416 ns                 ; 3.640 ns                ;
; 14.805 ns                               ; 90.25 MHz ( period = 11.080 ns )                    ; Rx_control_4[6]                                                                                                                ; register[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 3.633 ns                ;
; 14.861 ns                               ; 91.17 MHz ( period = 10.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00001_OTERM158_OTERM424                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.394 ns                 ; 3.533 ns                ;
; 14.881 ns                               ; 91.51 MHz ( period = 10.928 ns )                    ; Rx_control_4[4]                                                                                                                ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 3.557 ns                ;
; 14.903 ns                               ; 91.88 MHz ( period = 10.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.389 ns                 ; 3.486 ns                ;
; 14.962 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_control_4[2]                                                                                                                ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 3.476 ns                ;
; 15.022 ns                               ; 93.93 MHz ( period = 10.646 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.456 ns                 ; 3.434 ns                ;
; 15.025 ns                               ; 93.98 MHz ( period = 10.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.448 ns                 ; 3.423 ns                ;
; 15.029 ns                               ; 94.06 MHz ( period = 10.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.467 ns                 ; 3.438 ns                ;
; 15.041 ns                               ; 94.27 MHz ( period = 10.608 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.464 ns                 ; 3.423 ns                ;
; 15.041 ns                               ; 94.27 MHz ( period = 10.608 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.429 ns                 ; 3.388 ns                ;
; 15.045 ns                               ; 94.34 MHz ( period = 10.600 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.454 ns                 ; 3.409 ns                ;
; 15.055 ns                               ; 94.52 MHz ( period = 10.580 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.446 ns                 ; 3.391 ns                ;
; 15.115 ns                               ; 95.60 MHz ( period = 10.460 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; state_PWM.00100_OTERM360                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.370 ns                 ; 3.255 ns                ;
; 15.119 ns                               ; 95.68 MHz ( period = 10.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; Q_PWM[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.392 ns                 ; 3.273 ns                ;
; 15.119 ns                               ; 95.68 MHz ( period = 10.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; Rx_control_0[3]_OTERM384                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.392 ns                 ; 3.273 ns                ;
; 15.143 ns                               ; 96.12 MHz ( period = 10.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; Right_Data[7]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.406 ns                 ; 3.263 ns                ;
; 15.169 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; Rx_control_4[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.365 ns                 ; 3.196 ns                ;
; 15.179 ns                               ; 96.79 MHz ( period = 10.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; state_PWM.00100_OTERM358                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.406 ns                 ; 3.227 ns                ;
; 15.215 ns                               ; 97.47 MHz ( period = 10.260 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; Rx_control_4[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.387 ns                 ; 3.172 ns                ;
; 15.256 ns                               ; 98.25 MHz ( period = 10.178 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM.00000_OTERM17                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.400 ns                 ; 3.144 ns                ;
; 15.263 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00001_OTERM158_OTERM424                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.386 ns                 ; 3.123 ns                ;
; 15.267 ns                               ; 98.46 MHz ( period = 10.156 ns )                    ; have_sync                                                                                                                      ; AD_state[0]_OTERM1                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.427 ns                 ; 3.160 ns                ;
; 15.274 ns                               ; 98.60 MHz ( period = 10.142 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; Right_Data[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.384 ns                 ; 3.110 ns                ;
; 15.290 ns                               ; 98.91 MHz ( period = 10.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00001_OTERM158_OTERM424                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.421 ns                 ; 3.131 ns                ;
; 15.299 ns                               ; 99.09 MHz ( period = 10.092 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 3.139 ns                ;
; 15.313 ns                               ; 99.36 MHz ( period = 10.064 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; Q_PWM[7]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.401 ns                 ; 3.088 ns                ;
; 15.313 ns                               ; 99.36 MHz ( period = 10.064 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; Rx_control_0[7]_OTERM364                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.401 ns                 ; 3.088 ns                ;
; 15.341 ns                               ; 99.92 MHz ( period = 10.008 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 3.097 ns                ;
; 15.344 ns                               ; 99.98 MHz ( period = 10.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00001_OTERM158_OTERM424                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.392 ns                 ; 3.048 ns                ;
; 15.421 ns                               ; 101.54 MHz ( period = 9.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00000_OTERM17                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.394 ns                 ; 2.973 ns                ;
; 15.450 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.437 ns                 ; 2.987 ns                ;
; 15.462 ns                               ; 102.40 MHz ( period = 9.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; I_PWM[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.389 ns                 ; 2.927 ns                ;
; 15.463 ns                               ; 102.42 MHz ( period = 9.764 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.427 ns                 ; 2.964 ns                ;
; 15.467 ns                               ; 102.50 MHz ( period = 9.756 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; Left_Data[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.376 ns                 ; 2.909 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.512 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.496 ns                 ; 2.984 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.495 ns                 ; 2.974 ns                ;
; 15.523 ns                               ; 103.69 MHz ( period = 9.644 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.437 ns                 ; 2.914 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.525 ns                               ; 103.73 MHz ( period = 9.640 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.492 ns                 ; 2.967 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.526 ns                               ; 103.76 MHz ( period = 9.638 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.498 ns                 ; 2.972 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.529 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.489 ns                 ; 2.960 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.537 ns                               ; 103.99 MHz ( period = 9.616 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.494 ns                 ; 2.957 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.539 ns                               ; 104.04 MHz ( period = 9.612 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.484 ns                 ; 2.945 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.540 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.497 ns                 ; 2.957 ns                ;
; 15.542 ns                               ; 104.10 MHz ( period = 9.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; I_PWM[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.393 ns                 ; 2.851 ns                ;
; 15.560 ns                               ; 104.49 MHz ( period = 9.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; Right_Data[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.398 ns                 ; 2.838 ns                ;
; 15.572 ns                               ; 104.76 MHz ( period = 9.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; Rx_control_4[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.369 ns                 ; 2.797 ns                ;
; 15.573 ns                               ; 104.78 MHz ( period = 9.544 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; Rx_control_4[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.367 ns                 ; 2.794 ns                ;
; 15.575 ns                               ; 104.82 MHz ( period = 9.540 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; Left_Data[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.385 ns                 ; 2.810 ns                ;
; 15.596 ns                               ; 105.29 MHz ( period = 9.498 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[8]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.433 ns                 ; 2.837 ns                ;
; 15.596 ns                               ; 105.29 MHz ( period = 9.498 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.433 ns                 ; 2.837 ns                ;
; 15.600 ns                               ; 105.37 MHz ( period = 9.490 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00001_OTERM158_OTERM424                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.419 ns                 ; 2.819 ns                ;
; 15.610 ns                               ; 105.60 MHz ( period = 9.470 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.437 ns                 ; 2.827 ns                ;
; 15.614 ns                               ; 105.69 MHz ( period = 9.462 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; Rx_control_4[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.379 ns                 ; 2.765 ns                ;
; 15.653 ns                               ; 106.56 MHz ( period = 9.384 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; state_PWM.00100_OTERM360                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.384 ns                 ; 2.731 ns                ;
; 15.667 ns                               ; 106.88 MHz ( period = 9.356 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; state_PWM.00100_OTERM360                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.374 ns                 ; 2.707 ns                ;
; 15.675 ns                               ; 107.07 MHz ( period = 9.340 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; I_PWM[7]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.398 ns                 ; 2.723 ns                ;
; 15.730 ns                               ; 108.34 MHz ( period = 9.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Right_Data[13]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.409 ns                 ; 2.679 ns                ;
; 15.743 ns                               ; 108.65 MHz ( period = 9.204 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; Rx_control_4[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.366 ns                 ; 2.623 ns                ;
; 15.811 ns                               ; 110.28 MHz ( period = 9.068 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.437 ns                 ; 2.626 ns                ;
; 15.814 ns                               ; 110.35 MHz ( period = 9.062 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 2.624 ns                ;
; 15.818 ns                               ; 110.45 MHz ( period = 9.054 ns )                    ; Rx_control_4[3]                                                                                                                ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 2.620 ns                ;
; 15.823 ns                               ; 110.57 MHz ( period = 9.044 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00000_OTERM17                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.386 ns                 ; 2.563 ns                ;
; 15.834 ns                               ; 110.84 MHz ( period = 9.022 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; Left_Data[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.377 ns                 ; 2.543 ns                ;
; 15.839 ns                               ; 110.96 MHz ( period = 9.012 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; I_PWM[1]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.385 ns                 ; 2.546 ns                ;
; 15.850 ns                               ; 111.23 MHz ( period = 8.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00000_OTERM17                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.421 ns                 ; 2.571 ns                ;
; 15.854 ns                               ; 111.33 MHz ( period = 8.982 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM60                                    ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.440 ns                 ; 2.586 ns                ;
; 15.877 ns                               ; 111.91 MHz ( period = 8.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; Q_PWM[1]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.392 ns                 ; 2.515 ns                ;
; 15.877 ns                               ; 111.91 MHz ( period = 8.936 ns )                    ; Rx_control_4[1]                                                                                                                ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.438 ns                 ; 2.561 ns                ;
; 15.886 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; Rx_control_0[1]_OTERM388                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.393 ns                 ; 2.507 ns                ;
; 15.890 ns                               ; 112.23 MHz ( period = 8.910 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM.00100_OTERM360                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.371 ns                 ; 2.481 ns                ;
; 15.899 ns                               ; 112.46 MHz ( period = 8.892 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.437 ns                 ; 2.538 ns                ;
; 15.904 ns                               ; 112.59 MHz ( period = 8.882 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00000_OTERM17                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.392 ns                 ; 2.488 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[2]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[3]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[11]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[7]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[12]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[9]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.911 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.434 ns                 ; 2.523 ns                ;
; 15.926 ns                               ; 113.15 MHz ( period = 8.838 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; Q_PWM[0]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.405 ns                 ; 2.479 ns                ;
; 15.935 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Q_PWM[13]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.412 ns                 ; 2.477 ns                ;
; 15.936 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.487 ns                 ; 2.551 ns                ;
; 15.936 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.487 ns                 ; 2.551 ns                ;
; 15.936 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.487 ns                 ; 2.551 ns                ;
; 15.936 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.487 ns                 ; 2.551 ns                ;
; 15.936 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.487 ns                 ; 2.551 ns                ;
; 15.936 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.487 ns                 ; 2.551 ns                ;
; 15.936 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; fifo_enable~_DUP_REG                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 20.345 ns                   ; 18.487 ns                 ; 2.551 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                       ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                        ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                        ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                       ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                            ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                   ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                       ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                     ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                     ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                     ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLWR~reg0                                                                                                                       ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.734 ns                                ; debounce:de_dash|pb_history[0]                                                                                                  ; debounce:de_dash|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; debounce:de_dot|pb_history[1]                                                                                                   ; debounce:de_dot|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.746 ns                                ; debounce:de_dot|pb_history[0]                                                                                                   ; debounce:de_dot|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.748 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.756 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.769 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.799 ns                                ; state_FX[3]                                                                                                                     ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.801 ns                 ;
; 0.894 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                   ; debounce:de_PTT|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.896 ns                 ;
; 0.902 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                   ; debounce:de_PTT|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.907 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.909 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.929 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[11]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.958 ns                                ; debounce:de_dash|pb_history[1]                                                                                                  ; debounce:de_dash|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.001 ns                  ; 0.957 ns                 ;
; 1.042 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.098 ns                 ;
; 1.043 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.048 ns                 ;
; 1.048 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.104 ns                 ;
; 1.051 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.107 ns                 ;
; 1.056 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.112 ns                 ;
; 1.057 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.113 ns                 ;
; 1.057 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.113 ns                 ;
; 1.122 ns                                ; state_FX[0]                                                                                                                     ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.124 ns                 ;
; 1.125 ns                                ; state_FX[0]                                                                                                                     ; TX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.127 ns                 ;
; 1.125 ns                                ; state_FX[0]                                                                                                                     ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.127 ns                 ;
; 1.142 ns                                ; state_FX[2]                                                                                                                     ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.144 ns                 ;
; 1.143 ns                                ; state_FX[1]                                                                                                                     ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.145 ns                 ;
; 1.145 ns                                ; state_FX[1]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.147 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                        ; debounce:de_PTT|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                        ; debounce:de_dot|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dash|count[0]                                                                                                       ; debounce:de_dash|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; state_FX[2]                                                                                                                     ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM484                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                        ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                        ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                       ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM490                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                       ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                       ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                        ; debounce:de_dot|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                       ; debounce:de_dash|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                        ; debounce:de_dot|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                       ; debounce:de_dash|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.167 ns                                ; RX_wait[1]                                                                                                                      ; RX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[2]                                                                                                        ; debounce:de_PTT|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[10]                                                                                                      ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                       ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                       ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                      ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[4]                                                                                                        ; debounce:de_PTT|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                        ; debounce:de_PTT|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                        ; debounce:de_dot|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                       ; debounce:de_dash|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                        ; debounce:de_PTT|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                        ; debounce:de_dot|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                       ; debounce:de_dash|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                        ; debounce:de_PTT|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                        ; debounce:de_dot|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                       ; debounce:de_dash|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                       ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                       ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                      ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                       ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                       ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                      ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.172 ns                                ; TX_wait[6]                                                                                                                      ; TX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[4]                                                                                                                      ; TX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[2]                                                                                                                      ; TX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.176 ns                                ; RX_wait[2]                                                                                                                      ; RX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; RX_wait[4]                                                                                                                      ; RX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; RX_wait[7]                                                                                                                      ; RX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM480                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM480                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.186 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.193 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM480                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM478                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.197 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.201 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                       ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                       ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                      ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.211 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM472                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.216 ns                                ; TX_wait[1]                                                                                                                      ; TX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                        ; debounce:de_PTT|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                        ; debounce:de_dot|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                       ; debounce:de_dash|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                        ; debounce:de_PTT|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                        ; debounce:de_dot|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                       ; debounce:de_dash|count[3]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                       ; debounce:de_PTT|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                       ; debounce:de_dot|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                      ; debounce:de_dash|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|pb_history[3]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                        ; debounce:de_PTT|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[5]                                                                                                        ; debounce:de_dot|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[5]                                                                                                       ; debounce:de_dash|count[5]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                       ; debounce:de_PTT|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[14]                                                                                                       ; debounce:de_dot|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[14]                                                                                                      ; debounce:de_dash|count[14]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                       ; debounce:de_PTT|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[15]                                                                                                       ; debounce:de_dot|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[15]                                                                                                      ; debounce:de_dash|count[15]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM478                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM480                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM468                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.225 ns                                ; TX_wait[5]                                                                                                                      ; TX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[3]                                                                                                                      ; TX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; RX_wait[3]                                                                                                                      ; RX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; RX_wait[6]                                                                                                                      ; RX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; RX_wait[5]                                                                                                                      ; RX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; state_FX[2]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.229 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[7]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.005 ns                  ; 1.224 ns                 ;
; 1.230 ns                                ; TX_wait[7]                                                                                                                      ; TX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; state_FX[3]                                                                                                                     ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.239 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.239 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.241 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.245 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[2]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM484                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM484                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.254 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM478                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM478                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.256 ns                 ;
; 1.255 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.257 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM484                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.261 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.271 ns                                ; state_FX[0]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.273 ns                 ;
; 1.373 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.479 ns                 ;
; 1.382 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[4]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.380 ns                 ;
; 1.386 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.387 ns                 ;
; 1.386 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.492 ns                 ;
; 1.388 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[11]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.409 ns                 ;
; 1.390 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.411 ns                 ;
; 1.390 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.496 ns                 ;
; 1.391 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.497 ns                 ;
; 1.392 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.019 ns                   ; 1.411 ns                 ;
; 1.393 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.019 ns                   ; 1.412 ns                 ;
; 1.394 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[11]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.019 ns                   ; 1.413 ns                 ;
; 1.398 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM484                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.504 ns                 ;
; 1.403 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM478                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[6]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.424 ns                 ;
; 1.404 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM480                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.510 ns                 ;
; 1.404 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM490                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.510 ns                 ;
; 1.420 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.422 ns                 ;
; 1.430 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.486 ns                 ;
; 1.431 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.487 ns                 ;
; 1.432 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.488 ns                 ;
; 1.434 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.056 ns                   ; 1.490 ns                 ;
; 1.452 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[1]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.450 ns                 ;
; 1.453 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[4]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.020 ns                   ; 1.473 ns                 ;
; 1.457 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[0]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.455 ns                 ;
; 1.460 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.460 ns                 ;
; 1.461 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[2]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.459 ns                 ;
; 1.461 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.463 ns                 ;
; 1.466 ns                                ; debounce:de_PTT|pb_history[3]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.467 ns                 ;
; 1.471 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.077 ns                   ; 1.548 ns                 ;
; 1.472 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.069 ns                   ; 1.541 ns                 ;
; 1.475 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.073 ns                   ; 1.548 ns                 ;
; 1.476 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.047 ns                   ; 1.523 ns                 ;
; 1.478 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.073 ns                   ; 1.551 ns                 ;
; 1.482 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.077 ns                   ; 1.559 ns                 ;
; 1.483 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.047 ns                   ; 1.530 ns                 ;
; 1.486 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.078 ns                   ; 1.564 ns                 ;
; 1.487 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.077 ns                   ; 1.564 ns                 ;
; 1.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.069 ns                   ; 1.558 ns                 ;
; 1.490 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.047 ns                   ; 1.537 ns                 ;
; 1.492 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.078 ns                   ; 1.570 ns                 ;
; 1.492 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM468               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.028 ns                   ; 1.520 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -1.144 ns                               ; sync_count[6]_OTERM374                                                                                                         ; sync_count[6]_OTERM374                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; sync_count[7]_OTERM418                                                                                                         ; sync_count[7]_OTERM418                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; sync_count[4]_OTERM414                                                                                                         ; sync_count[4]_OTERM414                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; sync_count[5]_OTERM410                                                                                                         ; sync_count[5]_OTERM410                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; sync_count[1]_OTERM370                                                                                                         ; sync_count[1]_OTERM370                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; sync_count[0]_OTERM368                                                                                                         ; sync_count[0]_OTERM368                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; sync_count[3]_OTERM346                                                                                                         ; sync_count[3]_OTERM346                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; sync_count[2]_OTERM354                                                                                                         ; sync_count[2]_OTERM354                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; sync_count[8]_OTERM394                                                                                                         ; sync_count[8]_OTERM394                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; state_PWM.00010_OTERM398                                                                                                       ; state_PWM.00010_OTERM398                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; data_flag                                                                                                                      ; data_flag                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; Rx_control_0[1]_OTERM386                                                                                                       ; Rx_control_0[1]_OTERM386                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; Rx_control_0[3]_OTERM382                                                                                                       ; Rx_control_0[3]_OTERM382                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; Rx_control_0[4]_OTERM378                                                                                                       ; Rx_control_0[4]_OTERM378                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; Rx_control_0[2]_OTERM390                                                                                                       ; Rx_control_0[2]_OTERM390                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; Rx_control_0[5]_OTERM406                                                                                                       ; Rx_control_0[5]_OTERM406                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; Rx_control_0[6]_OTERM402                                                                                                       ; Rx_control_0[6]_OTERM402                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; -1.144 ns                               ; Rx_control_0[7]_OTERM362                                                                                                       ; Rx_control_0[7]_OTERM362                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 0.501 ns                 ;
; 0.450 ns                                ; state_PWM.00110                                                                                                                ; state_PWM.00111                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.095 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.517 ns                                ; byte_count[2]                                                                                                                  ; byte_count[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.162 ns                 ;
; 0.523 ns                                ; I_PWM[11]                                                                                                                      ; I2SAudioOut:I2SAO|local_left_sample[11]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.168 ns                 ;
; 0.538 ns                                ; state_PWM.00000_OTERM17                                                                                                        ; Rx_control_0[5]_OTERM406                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.672 ns                   ; 2.210 ns                 ;
; 0.540 ns                                ; state_PWM.00000_OTERM17                                                                                                        ; Rx_control_0[7]_OTERM366                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.672 ns                   ; 2.212 ns                 ;
; 0.541 ns                                ; Rx_control_0[7]_OTERM366                                                                                                       ; Rx_control_0[5]_OTERM406                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.186 ns                 ;
; 0.547 ns                                ; Right_Data[1]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[1]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.191 ns                 ;
; 0.547 ns                                ; Left_Data[13]                                                                                                                  ; I2SAudioOut:I2SIQO|local_left_sample[13]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.191 ns                 ;
; 0.550 ns                                ; I_PWM[9]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[9]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.195 ns                 ;
; 0.552 ns                                ; byte_count[5]                                                                                                                  ; byte_count[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.197 ns                 ;
; 0.552 ns                                ; state_PWM.00100_OTERM358                                                                                                       ; Rx_control_0[7]_OTERM366                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.197 ns                 ;
; 0.556 ns                                ; Right_Data[2]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[2]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.200 ns                 ;
; 0.557 ns                                ; I_PWM[3]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[3]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.202 ns                 ;
; 0.558 ns                                ; Left_Data[0]                                                                                                                   ; I2SAudioOut:I2SIQO|local_left_sample[0]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.203 ns                 ;
; 0.559 ns                                ; state_PWM.01100                                                                                                                ; state_PWM.01100                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.204 ns                 ;
; 0.560 ns                                ; Right_Data[8]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[8]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.205 ns                 ;
; 0.560 ns                                ; I_PWM[5]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[5]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.205 ns                 ;
; 0.561 ns                                ; I_PWM[2]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[2]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.206 ns                 ;
; 0.561 ns                                ; byte_count[1]                                                                                                                  ; byte_count[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.206 ns                 ;
; 0.562 ns                                ; I_PWM[0]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[0]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.207 ns                 ;
; 0.562 ns                                ; Q_PWM[13]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[13]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.207 ns                 ;
; 0.564 ns                                ; I_PWM[8]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[8]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.209 ns                 ;
; 0.564 ns                                ; Q_PWM[10]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[10]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.208 ns                 ;
; 0.566 ns                                ; state_PWM.00000_OTERM17                                                                                                        ; Rx_control_0[7]_OTERM362                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.667 ns                   ; 2.233 ns                 ;
; 0.567 ns                                ; Q_PWM[14]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[14]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.212 ns                 ;
; 0.568 ns                                ; Left_Data[7]                                                                                                                   ; I2SAudioOut:I2SIQO|local_left_sample[7]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.213 ns                 ;
; 0.571 ns                                ; state_PWM.00000_OTERM21_OTERM170                                                                                               ; Rx_control_0[7]_OTERM366                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.668 ns                   ; 2.239 ns                 ;
; 0.574 ns                                ; state_PWM.01000                                                                                                                ; state_PWM.01001                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.219 ns                 ;
; 0.575 ns                                ; I_PWM[4]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[4]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.220 ns                 ;
; 0.577 ns                                ; Left_Data[6]                                                                                                                   ; I2SAudioOut:I2SIQO|local_left_sample[6]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.222 ns                 ;
; 0.578 ns                                ; I_PWM[7]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[7]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.223 ns                 ;
; 0.578 ns                                ; Rx_control_0[3]_OTERM384                                                                                                       ; Rx_control_0[3]_OTERM382                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.223 ns                 ;
; 0.580 ns                                ; Left_Data[15]                                                                                                                  ; I2SAudioOut:I2SIQO|local_left_sample[15]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.225 ns                 ;
; 0.582 ns                                ; Left_Data[9]                                                                                                                   ; I2SAudioOut:I2SIQO|local_left_sample[9]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.227 ns                 ;
; 0.583 ns                                ; state_PWM.01001                                                                                                                ; state_PWM.01010                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.228 ns                 ;
; 0.584 ns                                ; I_PWM[1]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[1]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.229 ns                 ;
; 0.585 ns                                ; Rx_control_0[7]_OTERM366                                                                                                       ; Rx_control_0[6]_OTERM402                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.230 ns                 ;
; 0.585 ns                                ; Rx_control_0[7]_OTERM364                                                                                                       ; Rx_control_0[7]_OTERM362                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.230 ns                 ;
; 0.595 ns                                ; Rx_control_0[6]_OTERM404                                                                                                       ; Rx_control_0[6]_OTERM402                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.240 ns                 ;
; 0.602 ns                                ; state_PWM.00111                                                                                                                ; state_PWM.01000                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.247 ns                 ;
; 0.605 ns                                ; byte_count[3]                                                                                                                  ; byte_count[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.250 ns                 ;
; 0.609 ns                                ; byte_count[0]                                                                                                                  ; byte_count[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.254 ns                 ;
; 0.609 ns                                ; byte_count[6]                                                                                                                  ; byte_count[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.254 ns                 ;
; 0.613 ns                                ; state_PWM.01011                                                                                                                ; state_PWM.01100                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.258 ns                 ;
; 0.614 ns                                ; Rx_control_0[1]_OTERM388                                                                                                       ; Rx_control_0[1]_OTERM386                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.259 ns                 ;
; 0.617 ns                                ; Rx_control_0[5]_OTERM408                                                                                                       ; Rx_control_0[5]_OTERM406                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.262 ns                 ;
; 0.621 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.265 ns                 ;
; 0.621 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.265 ns                 ;
; 0.627 ns                                ; Rx_control_0[2]_OTERM392                                                                                                       ; Rx_control_0[2]_OTERM390                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.272 ns                 ;
; 0.628 ns                                ; Rx_control_0[4]_OTERM380                                                                                                       ; Rx_control_0[4]_OTERM378                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.273 ns                 ;
; 0.629 ns                                ; state_PWM.01101                                                                                                                ; state_PWM.00111                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.274 ns                 ;
; 0.633 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[10]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.280 ns                 ;
; 0.633 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[12]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.280 ns                 ;
; 0.633 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[8]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.280 ns                 ;
; 0.633 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[9]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.280 ns                 ;
; 0.633 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[14]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.280 ns                 ;
; 0.633 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[13]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.280 ns                 ;
; 0.633 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[11]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.280 ns                 ;
; 0.633 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[15]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.280 ns                 ;
; 0.633 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[12]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.277 ns                 ;
; 0.633 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.277 ns                 ;
; 0.636 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[4]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.280 ns                 ;
; 0.636 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.280 ns                 ;
; 0.636 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[13]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.280 ns                 ;
; 0.636 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[9]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.280 ns                 ;
; 0.636 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[8]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.280 ns                 ;
; 0.636 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[5]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.280 ns                 ;
; 0.642 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[8]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.287 ns                 ;
; 0.656 ns                                ; state_PWM.00010_OTERM398                                                                                                       ; sync_count[3]_OTERM352_OTERM499                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.639 ns                   ; 2.295 ns                 ;
; 0.657 ns                                ; state_PWM.00000_OTERM21_OTERM170                                                                                               ; state_PWM.00001_OTERM160                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.302 ns                 ;
; 0.659 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[13]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.650 ns                   ; 2.309 ns                 ;
; 0.659 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[14]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.650 ns                   ; 2.309 ns                 ;
; 0.667 ns                                ; synced_Rx_used[11]                                                                                                             ; state_PWM.00001_OTERM156                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.635 ns                   ; 2.302 ns                 ;
; 0.677 ns                                ; synced_Rx_used[10]                                                                                                             ; state_PWM.00001_OTERM154                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.635 ns                   ; 2.312 ns                 ;
; 0.680 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[6]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.331 ns                 ;
; 0.680 ns                                ; state_PWM.01001                                                                                                                ; I_PWM[10]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.331 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[9]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[4]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[12]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[11]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[6]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[5]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[15]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[10]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.682 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.333 ns                 ;
; 0.690 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.637 ns                   ; 2.327 ns                 ;
; 0.690 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.637 ns                   ; 2.327 ns                 ;
; 0.690 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[12]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.637 ns                   ; 2.327 ns                 ;
; 0.690 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.637 ns                   ; 2.327 ns                 ;
; 0.690 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[14]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.637 ns                   ; 2.327 ns                 ;
; 0.690 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.637 ns                   ; 2.327 ns                 ;
; 0.690 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[13]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.637 ns                   ; 2.327 ns                 ;
; 0.690 ns                                ; state_PWM.00001_OTERM156                                                                                                       ; state_PWM.00000_OTERM19                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.341 ns                 ;
; 0.697 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.657 ns                   ; 2.354 ns                 ;
; 0.697 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.657 ns                   ; 2.354 ns                 ;
; 0.697 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.657 ns                   ; 2.354 ns                 ;
; 0.697 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.657 ns                   ; 2.354 ns                 ;
; 0.697 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.657 ns                   ; 2.354 ns                 ;
; 0.697 ns                                ; state_PWM.01000                                                                                                                ; Right_Data[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.657 ns                   ; 2.354 ns                 ;
; 0.698 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.636 ns                   ; 2.334 ns                 ;
; 0.698 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.636 ns                   ; 2.334 ns                 ;
; 0.698 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[15]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.636 ns                   ; 2.334 ns                 ;
; 0.698 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[11]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.636 ns                   ; 2.334 ns                 ;
; 0.698 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[9]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.636 ns                   ; 2.334 ns                 ;
; 0.698 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.636 ns                   ; 2.334 ns                 ;
; 0.698 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.636 ns                   ; 2.334 ns                 ;
; 0.700 ns                                ; state_PWM.00100_OTERM360                                                                                                       ; Rx_control_0[7]_OTERM366                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.672 ns                   ; 2.372 ns                 ;
; 0.701 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.346 ns                 ;
; 0.701 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[2]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.652 ns                   ; 2.353 ns                 ;
; 0.701 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[3]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.652 ns                   ; 2.353 ns                 ;
; 0.701 ns                                ; state_PWM.01010                                                                                                                ; Q_PWM[7]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.652 ns                   ; 2.353 ns                 ;
; 0.704 ns                                ; state_PWM.00001_OTERM156                                                                                                       ; sync_count[3]_OTERM352_OTERM501                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.647 ns                   ; 2.351 ns                 ;
; 0.705 ns                                ; state_PWM.00110                                                                                                                ; Rx_control_4[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.625 ns                   ; 2.330 ns                 ;
; 0.705 ns                                ; state_PWM.00110                                                                                                                ; Rx_control_4[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.625 ns                   ; 2.330 ns                 ;
; 0.725 ns                                ; state_PWM.00011                                                                                                                ; state_PWM.00000_OTERM21_OTERM170                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.634 ns                   ; 2.359 ns                 ;
; 0.738 ns                                ; state_PWM.00111                                                                                                                ; Left_Data[10]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.630 ns                   ; 2.368 ns                 ;
; 0.738 ns                                ; byte_count[1]                                                                                                                  ; byte_count[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.383 ns                 ;
; 0.745 ns                                ; I_PWM[10]                                                                                                                      ; I2SAudioOut:I2SAO|local_left_sample[10]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.389 ns                 ;
; 0.749 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.751 ns                                ; Q_PWM[15]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.395 ns                 ;
; 0.752 ns                                ; I_PWM[12]                                                                                                                      ; I2SAudioOut:I2SAO|local_left_sample[12]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.397 ns                 ;
; 0.760 ns                                ; sync_count[6]_OTERM374                                                                                                         ; state_PWM.00010_OTERM400                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.644 ns                   ; 2.404 ns                 ;
; 0.771 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM64          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.701 ns                   ; 2.472 ns                 ;
; 0.772 ns                                ; state_PWM.01011                                                                                                                ; state_PWM.01011                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.417 ns                 ;
; 0.784 ns                                ; state_PWM.01010                                                                                                                ; state_PWM.01011                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.429 ns                 ;
; 0.788 ns                                ; I_PWM[13]                                                                                                                      ; I2SAudioOut:I2SAO|local_left_sample[13]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.433 ns                 ;
; 0.788 ns                                ; byte_count[3]                                                                                                                  ; byte_count[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.433 ns                 ;
; 0.789 ns                                ; Right_Data[0]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[0]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.657 ns                   ; 1.446 ns                 ;
; 0.795 ns                                ; Left_Data[4]                                                                                                                   ; I2SAudioOut:I2SIQO|local_left_sample[4]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.440 ns                 ;
; 0.798 ns                                ; Right_Data[3]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[3]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.657 ns                   ; 1.455 ns                 ;
; 0.801 ns                                ; Right_Data[10]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[10]                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.446 ns                 ;
; 0.802 ns                                ; Left_Data[3]                                                                                                                   ; I2SAudioOut:I2SIQO|local_left_sample[3]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.447 ns                 ;
; 0.805 ns                                ; have_sync                                                                                                                      ; have_sync                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.450 ns                 ;
; 0.811 ns                                ; Q_PWM[0]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.650 ns                   ; 1.461 ns                 ;
; 0.813 ns                                ; Left_Data[12]                                                                                                                  ; I2SAudioOut:I2SIQO|local_left_sample[12]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.458 ns                 ;
; 0.814 ns                                ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.459 ns                 ;
; 0.816 ns                                ; Q_PWM[11]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.460 ns                 ;
; 0.826 ns                                ; Right_Data[7]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[7]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.470 ns                 ;
; 0.828 ns                                ; Right_Data[4]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[4]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.472 ns                 ;
; 0.828 ns                                ; Q_PWM[4]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.472 ns                 ;
; 0.853 ns                                ; Q_PWM[12]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.497 ns                 ;
; 0.857 ns                                ; Q_PWM[9]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[9]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.501 ns                 ;
; 0.868 ns                                ; state_PWM.01100                                                                                                                ; byte_count[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.519 ns                 ;
; 0.868 ns                                ; state_PWM.01100                                                                                                                ; byte_count[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.519 ns                 ;
; 0.868 ns                                ; state_PWM.01100                                                                                                                ; byte_count[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.519 ns                 ;
; 0.868 ns                                ; state_PWM.01100                                                                                                                ; byte_count[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.519 ns                 ;
; 0.868 ns                                ; state_PWM.01100                                                                                                                ; byte_count[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.519 ns                 ;
; 0.868 ns                                ; state_PWM.01100                                                                                                                ; byte_count[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.519 ns                 ;
; 0.868 ns                                ; state_PWM.01100                                                                                                                ; byte_count[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.651 ns                   ; 2.519 ns                 ;
; 0.871 ns                                ; state_PWM.01101                                                                                                                ; state_PWM.01101                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.516 ns                 ;
; 0.872 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[10]                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.646 ns                   ; 2.518 ns                 ;
; 0.876 ns                                ; Right_Data[12]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[12]                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.521 ns                 ;
; 0.876 ns                                ; Q_PWM[5]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[5]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.520 ns                 ;
; 0.878 ns                                ; I_PWM[6]                                                                                                                       ; I2SAudioOut:I2SAO|local_left_sample[6]                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.522 ns                 ;
; 0.879 ns                                ; Left_Data[5]                                                                                                                   ; I2SAudioOut:I2SIQO|local_left_sample[5]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.524 ns                 ;
; 0.879 ns                                ; Right_Data[13]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[13]                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.524 ns                 ;
; 0.882 ns                                ; Right_Data[9]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[9]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.527 ns                 ;
; 0.884 ns                                ; Q_PWM[3]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[3]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.649 ns                   ; 1.533 ns                 ;
; 0.885 ns                                ; state_PWM.00000_OTERM17                                                                                                        ; state_PWM.00001_OTERM160                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.649 ns                   ; 2.534 ns                 ;
; 0.886 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.755 ns                   ; 2.641 ns                 ;
; 0.890 ns                                ; Right_Data[5]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.534 ns                 ;
; 0.893 ns                                ; Right_Data[6]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[6]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.537 ns                 ;
; 0.897 ns                                ; Right_Data[14]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[14]                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.542 ns                 ;
; 0.900 ns                                ; Q_PWM[6]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[6]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.644 ns                   ; 1.544 ns                 ;
; 0.902 ns                                ; I_PWM[14]                                                                                                                      ; I2SAudioOut:I2SAO|local_left_sample[14]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.547 ns                 ;
; 0.902 ns                                ; state_PWM.00000_OTERM19                                                                                                        ; state_PWM.00001_OTERM160                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.645 ns                   ; 2.547 ns                 ;
; 0.906 ns                                ; Right_Data[11]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[11]                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.551 ns                 ;
; 0.907 ns                                ; Left_Data[8]                                                                                                                   ; I2SAudioOut:I2SIQO|local_left_sample[8]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.645 ns                   ; 1.552 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; tsu                                                                                         ;
+-------+--------------+------------+------------+--------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                             ; To Clock  ;
+-------+--------------+------------+------------+--------------------------------+-----------+
; N/A   ; None         ; 8.280 ns   ; FLAGC      ; TX_wait[2]                     ; IFCLK     ;
; N/A   ; None         ; 8.280 ns   ; FLAGC      ; TX_wait[3]                     ; IFCLK     ;
; N/A   ; None         ; 8.280 ns   ; FLAGC      ; TX_wait[1]                     ; IFCLK     ;
; N/A   ; None         ; 8.280 ns   ; FLAGC      ; TX_wait[4]                     ; IFCLK     ;
; N/A   ; None         ; 8.280 ns   ; FLAGC      ; TX_wait[6]                     ; IFCLK     ;
; N/A   ; None         ; 8.280 ns   ; FLAGC      ; TX_wait[5]                     ; IFCLK     ;
; N/A   ; None         ; 8.280 ns   ; FLAGC      ; TX_wait[7]                     ; IFCLK     ;
; N/A   ; None         ; 6.695 ns   ; FLAGA      ; SLOE~reg0                      ; IFCLK     ;
; N/A   ; None         ; 6.691 ns   ; FLAGC      ; SLWR~reg0                      ; IFCLK     ;
; N/A   ; None         ; 6.125 ns   ; FLAGA      ; state_FX[2]                    ; IFCLK     ;
; N/A   ; None         ; 6.087 ns   ; FLAGC      ; state_FX[0]                    ; IFCLK     ;
; N/A   ; None         ; 6.078 ns   ; FLAGA      ; RX_wait[1]                     ; IFCLK     ;
; N/A   ; None         ; 6.078 ns   ; FLAGA      ; RX_wait[4]                     ; IFCLK     ;
; N/A   ; None         ; 6.078 ns   ; FLAGA      ; RX_wait[5]                     ; IFCLK     ;
; N/A   ; None         ; 6.078 ns   ; FLAGA      ; RX_wait[6]                     ; IFCLK     ;
; N/A   ; None         ; 6.078 ns   ; FLAGA      ; RX_wait[7]                     ; IFCLK     ;
; N/A   ; None         ; 6.078 ns   ; FLAGA      ; RX_wait[2]                     ; IFCLK     ;
; N/A   ; None         ; 6.078 ns   ; FLAGA      ; RX_wait[3]                     ; IFCLK     ;
; N/A   ; None         ; 5.934 ns   ; FLAGC      ; Tx_read_clock                  ; IFCLK     ;
; N/A   ; None         ; 5.884 ns   ; FLAGA      ; RX_wait[0]                     ; IFCLK     ;
; N/A   ; None         ; 5.824 ns   ; FLAGC      ; TX_wait[0]                     ; IFCLK     ;
; N/A   ; None         ; 5.745 ns   ; FLAGC      ; state_FX[1]                    ; IFCLK     ;
; N/A   ; None         ; 5.697 ns   ; FLAGA      ; state_FX[0]                    ; IFCLK     ;
; N/A   ; None         ; 5.159 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]  ; IFCLK     ;
; N/A   ; None         ; 5.095 ns   ; FX2_FD[9]  ; Rx_register[1]                 ; IFCLK     ;
; N/A   ; None         ; 4.939 ns   ; FLAGC      ; SLEN                           ; IFCLK     ;
; N/A   ; None         ; 4.901 ns   ; FX2_FD[4]  ; Rx_register[12]                ; IFCLK     ;
; N/A   ; None         ; 4.894 ns   ; dot        ; debounce:de_dot|pb_history[0]  ; IFCLK     ;
; N/A   ; None         ; 4.882 ns   ; FX2_FD[7]  ; Rx_register[15]                ; IFCLK     ;
; N/A   ; None         ; 4.879 ns   ; FX2_FD[0]  ; Rx_register[8]                 ; IFCLK     ;
; N/A   ; None         ; 4.867 ns   ; FX2_FD[3]  ; Rx_register[11]                ; IFCLK     ;
; N/A   ; None         ; 4.859 ns   ; FX2_FD[13] ; Rx_register[5]                 ; IFCLK     ;
; N/A   ; None         ; 4.810 ns   ; FX2_FD[10] ; Rx_register[2]                 ; IFCLK     ;
; N/A   ; None         ; 4.772 ns   ; FX2_FD[15] ; Rx_register[7]                 ; IFCLK     ;
; N/A   ; None         ; 4.772 ns   ; FX2_FD[11] ; Rx_register[3]                 ; IFCLK     ;
; N/A   ; None         ; 4.732 ns   ; FX2_FD[14] ; Rx_register[6]                 ; IFCLK     ;
; N/A   ; None         ; 4.727 ns   ; FX2_FD[5]  ; Rx_register[13]                ; IFCLK     ;
; N/A   ; None         ; 4.719 ns   ; FX2_FD[2]  ; Rx_register[10]                ; IFCLK     ;
; N/A   ; None         ; 4.715 ns   ; FX2_FD[8]  ; Rx_register[0]                 ; IFCLK     ;
; N/A   ; None         ; 4.699 ns   ; FX2_FD[12] ; Rx_register[4]                 ; IFCLK     ;
; N/A   ; None         ; 4.699 ns   ; FX2_FD[6]  ; Rx_register[14]                ; IFCLK     ;
; N/A   ; None         ; 4.656 ns   ; FX2_FD[1]  ; Rx_register[9]                 ; IFCLK     ;
; N/A   ; None         ; 4.129 ns   ; dash       ; debounce:de_dash|pb_history[0] ; IFCLK     ;
; N/A   ; None         ; 2.892 ns   ; DOUT       ; q[0]                           ; CLK_12MHZ ;
; N/A   ; None         ; 1.718 ns   ; CDOUT      ; Tx_q[0]                        ; CLK_12MHZ ;
+-------+--------------+------------+------------+--------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 16.386 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482                ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 16.323 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM486                ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 16.221 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.970 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.915 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM472                ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.897 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM474~_DUP_REG       ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.881 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.853 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM480                ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.841 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM466               ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.826 ns  ; SpeedBits[1]                                                                                                                    ; LRCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 15.800 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM468               ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.792 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM476~_DUP_REG       ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.758 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.710 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM488~_DUP_REG       ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.664 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.629 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.620 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM470               ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.455 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.409 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM478                ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.364 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM490                ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.351 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM484                ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.279 ns  ; SpeedBits[0]                                                                                                                    ; LRCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 15.230 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.182 ns  ; have_sync                                                                                                                       ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.052 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.928 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.842 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[6]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.781 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.711 ns  ; SpeedBits[1]                                                                                                                    ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.502 ns  ; have_sync                                                                                                                       ; LRCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 14.355 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[0]  ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 13.838 ns  ; SpeedBits[0]                                                                                                                    ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 13.786 ns  ; have_sync                                                                                                                       ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 13.746 ns  ; AK_reset~reg0                                                                                                                   ; LRCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 13.723 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                               ; LRCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 13.384 ns  ; have_sync                                                                                                                       ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 13.091 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                               ; LRCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 12.361 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                               ; LRCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 12.325 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                               ; LRCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 12.128 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.128 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15]  ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.112 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14]  ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 12.008 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 11.841 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 11.670 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12]  ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.660 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13]  ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.615 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10]  ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.613 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11]  ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.553 ns  ; AK_reset~reg0                                                                                                                   ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 11.384 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 11.189 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.168 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.164 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.163 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.829 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.793 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 10.786 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.774 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.733 ns   ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.733 ns   ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.733 ns   ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.713 ns   ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.608 ns   ; AK_reset~reg0                                                                                                                   ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 8.551 ns   ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.515 ns   ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.515 ns   ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.515 ns   ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.308 ns   ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                               ; CLRCLK      ; CLK_12MHZ  ;
; N/A   ; None         ; 8.173 ns   ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.173 ns   ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.163 ns   ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.153 ns   ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.097 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.073 ns   ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.063 ns   ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.053 ns   ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.043 ns   ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.034 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.665 ns   ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.558 ns   ; AK_reset~reg0                                                                                                                   ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 7.205 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To         ;
+-------+-------------------+-----------------+-------+------------+
; N/A   ; None              ; 11.538 ns       ; FLAGA ; DEBUG_LED3 ;
; N/A   ; None              ; 10.429 ns       ; FLAGC ; DEBUG_LED1 ;
; N/A   ; None              ; 6.780 ns        ; IFCLK ; CLK_48MHZ  ;
+-------+-------------------+-----------------+-------+------------+


+---------------------------------------------------------------------------------------------------+
; th                                                                                                ;
+---------------+-------------+-----------+------------+--------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                             ; To Clock  ;
+---------------+-------------+-----------+------------+--------------------------------+-----------+
; N/A           ; None        ; -0.983 ns ; DOUT       ; q[0]                           ; CLK_12MHZ ;
; N/A           ; None        ; -1.452 ns ; CDOUT      ; Tx_q[0]                        ; CLK_12MHZ ;
; N/A           ; None        ; -3.863 ns ; dash       ; debounce:de_dash|pb_history[0] ; IFCLK     ;
; N/A           ; None        ; -4.390 ns ; FX2_FD[1]  ; Rx_register[9]                 ; IFCLK     ;
; N/A           ; None        ; -4.433 ns ; FX2_FD[12] ; Rx_register[4]                 ; IFCLK     ;
; N/A           ; None        ; -4.433 ns ; FX2_FD[6]  ; Rx_register[14]                ; IFCLK     ;
; N/A           ; None        ; -4.449 ns ; FX2_FD[8]  ; Rx_register[0]                 ; IFCLK     ;
; N/A           ; None        ; -4.453 ns ; FX2_FD[2]  ; Rx_register[10]                ; IFCLK     ;
; N/A           ; None        ; -4.461 ns ; FX2_FD[5]  ; Rx_register[13]                ; IFCLK     ;
; N/A           ; None        ; -4.466 ns ; FX2_FD[14] ; Rx_register[6]                 ; IFCLK     ;
; N/A           ; None        ; -4.506 ns ; FX2_FD[15] ; Rx_register[7]                 ; IFCLK     ;
; N/A           ; None        ; -4.506 ns ; FX2_FD[11] ; Rx_register[3]                 ; IFCLK     ;
; N/A           ; None        ; -4.544 ns ; FX2_FD[10] ; Rx_register[2]                 ; IFCLK     ;
; N/A           ; None        ; -4.593 ns ; FX2_FD[13] ; Rx_register[5]                 ; IFCLK     ;
; N/A           ; None        ; -4.601 ns ; FX2_FD[3]  ; Rx_register[11]                ; IFCLK     ;
; N/A           ; None        ; -4.613 ns ; FX2_FD[0]  ; Rx_register[8]                 ; IFCLK     ;
; N/A           ; None        ; -4.616 ns ; FX2_FD[7]  ; Rx_register[15]                ; IFCLK     ;
; N/A           ; None        ; -4.628 ns ; dot        ; debounce:de_dot|pb_history[0]  ; IFCLK     ;
; N/A           ; None        ; -4.635 ns ; FX2_FD[4]  ; Rx_register[12]                ; IFCLK     ;
; N/A           ; None        ; -4.673 ns ; FLAGC      ; SLEN                           ; IFCLK     ;
; N/A           ; None        ; -4.829 ns ; FX2_FD[9]  ; Rx_register[1]                 ; IFCLK     ;
; N/A           ; None        ; -4.893 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]  ; IFCLK     ;
; N/A           ; None        ; -5.431 ns ; FLAGA      ; state_FX[0]                    ; IFCLK     ;
; N/A           ; None        ; -5.479 ns ; FLAGC      ; state_FX[1]                    ; IFCLK     ;
; N/A           ; None        ; -5.558 ns ; FLAGC      ; TX_wait[0]                     ; IFCLK     ;
; N/A           ; None        ; -5.618 ns ; FLAGA      ; RX_wait[0]                     ; IFCLK     ;
; N/A           ; None        ; -5.668 ns ; FLAGC      ; Tx_read_clock                  ; IFCLK     ;
; N/A           ; None        ; -5.812 ns ; FLAGA      ; RX_wait[1]                     ; IFCLK     ;
; N/A           ; None        ; -5.812 ns ; FLAGA      ; RX_wait[4]                     ; IFCLK     ;
; N/A           ; None        ; -5.812 ns ; FLAGA      ; RX_wait[5]                     ; IFCLK     ;
; N/A           ; None        ; -5.812 ns ; FLAGA      ; RX_wait[6]                     ; IFCLK     ;
; N/A           ; None        ; -5.812 ns ; FLAGA      ; RX_wait[7]                     ; IFCLK     ;
; N/A           ; None        ; -5.812 ns ; FLAGA      ; RX_wait[2]                     ; IFCLK     ;
; N/A           ; None        ; -5.812 ns ; FLAGA      ; RX_wait[3]                     ; IFCLK     ;
; N/A           ; None        ; -5.821 ns ; FLAGC      ; state_FX[0]                    ; IFCLK     ;
; N/A           ; None        ; -5.859 ns ; FLAGA      ; state_FX[2]                    ; IFCLK     ;
; N/A           ; None        ; -6.425 ns ; FLAGC      ; SLWR~reg0                      ; IFCLK     ;
; N/A           ; None        ; -6.429 ns ; FLAGA      ; SLOE~reg0                      ; IFCLK     ;
; N/A           ; None        ; -8.014 ns ; FLAGC      ; TX_wait[2]                     ; IFCLK     ;
; N/A           ; None        ; -8.014 ns ; FLAGC      ; TX_wait[3]                     ; IFCLK     ;
; N/A           ; None        ; -8.014 ns ; FLAGC      ; TX_wait[1]                     ; IFCLK     ;
; N/A           ; None        ; -8.014 ns ; FLAGC      ; TX_wait[4]                     ; IFCLK     ;
; N/A           ; None        ; -8.014 ns ; FLAGC      ; TX_wait[6]                     ; IFCLK     ;
; N/A           ; None        ; -8.014 ns ; FLAGC      ; TX_wait[5]                     ; IFCLK     ;
; N/A           ; None        ; -8.014 ns ; FLAGC      ; TX_wait[7]                     ; IFCLK     ;
+---------------+-------------+-----------+------------+--------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_6bf1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_6bf1 ; Node named previous_wrfull removed during synthesis  ;
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe5|dffe6a       ; dcfifo_jic1 ; Node named delayed_wrptr_g removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Tue Feb 20 21:57:48 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "SpeedBits[1]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "have_sync" as buffer
    Info: Detected gated clock "concat~32" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~45" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 8.482 ns for clock "IFCLK" between source register "Rx_register[3]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0"
    Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits
    Info: + Largest register to memory requirement is 12.895 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 2.828 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 5.631 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 3.920 ns; Loc. = CLKCTRL_G1; Fanout = 307; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.853 ns) + CELL(0.858 ns) = 5.631 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0'
                Info: Total cell delay = 2.958 ns ( 52.53 % )
                Info: Total interconnect delay = 2.673 ns ( 47.47 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N19; Fanout = 1; REG Node = 'Rx_register[3]'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 4.413 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N19; Fanout = 1; REG Node = 'Rx_register[3]'
        Info: 2: + IC(4.283 ns) + CELL(0.130 ns) = 4.413 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 2.95 % )
        Info: Total interconnect delay = 4.283 ns ( 97.05 % )
Info: Slack time is 13.872 ns for clock "CLK_12MHZ" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]" and destination register "have_sync"
    Info: Fmax is 77.24 MHz (period= 12.946 ns)
    Info: + Largest memory to register requirement is 18.397 ns
        Info: + Setup relationship between source and destination is 20.345 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.728 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 5.430 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.392 ns) + CELL(0.366 ns) = 2.743 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 2; COMB Node = 'BCLK~45'
                Info: 3: + IC(1.134 ns) + CELL(0.000 ns) = 3.877 ns; Loc. = CLKCTRL_G5; Fanout = 689; COMB Node = 'BCLK~45clkctrl'
                Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 5.430 ns; Loc. = LCFF_X22_Y11_N23; Fanout = 7; REG Node = 'have_sync'
                Info: Total cell delay = 2.017 ns ( 37.15 % )
                Info: Total interconnect delay = 3.413 ns ( 62.85 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source memory is 7.158 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.311 ns; Loc. = LCFF_X33_Y14_N5; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 3: + IC(0.451 ns) + CELL(0.624 ns) = 4.386 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 2; COMB Node = 'BCLK~45'
                Info: 4: + IC(1.134 ns) + CELL(0.000 ns) = 5.520 ns; Loc. = CLKCTRL_G5; Fanout = 689; COMB Node = 'BCLK~45clkctrl'
                Info: 5: + IC(0.823 ns) + CELL(0.815 ns) = 7.158 ns; Loc. = M4K_X27_Y8; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]'
                Info: Total cell delay = 3.394 ns ( 47.42 % )
                Info: Total interconnect delay = 3.764 ns ( 52.58 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 4.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y8; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]'
        Info: 2: + IC(1.804 ns) + CELL(0.370 ns) = 2.283 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 3; COMB Node = 'Equal4~74_RESYN327_BDD328'
        Info: 3: + IC(1.361 ns) + CELL(0.206 ns) = 3.850 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 1; COMB Node = 'Selector30~73'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 4.417 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 1; COMB Node = 'have_sync~feeder'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.525 ns; Loc. = LCFF_X22_Y11_N23; Fanout = 7; REG Node = 'have_sync'
        Info: Total cell delay = 0.999 ns ( 22.08 % )
        Info: Total interconnect delay = 3.526 ns ( 77.92 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "FIFO_ADR[1]~reg0" and destination register "FIFO_ADR[1]~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y9_N0; Fanout = 1; COMB Node = 'FIFO_ADR[1]~168'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is -1.144 ns for clock "CLK_12MHZ" between source register "sync_count[6]_OTERM374" and destination register "sync_count[6]_OTERM374"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N1; Fanout = 1; REG Node = 'sync_count[6]_OTERM374'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 4; COMB Node = 'sync_count[6]_OTERM96'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y11_N1; Fanout = 1; REG Node = 'sync_count[6]_OTERM374'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 1.645 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 20.345 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.643 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 7.076 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.311 ns; Loc. = LCFF_X33_Y14_N5; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 3: + IC(0.451 ns) + CELL(0.624 ns) = 4.386 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 2; COMB Node = 'BCLK~45'
                Info: 4: + IC(1.134 ns) + CELL(0.000 ns) = 5.520 ns; Loc. = CLKCTRL_G5; Fanout = 689; COMB Node = 'BCLK~45clkctrl'
                Info: 5: + IC(0.890 ns) + CELL(0.666 ns) = 7.076 ns; Loc. = LCFF_X26_Y11_N1; Fanout = 1; REG Node = 'sync_count[6]_OTERM374'
                Info: Total cell delay = 3.245 ns ( 45.86 % )
                Info: Total interconnect delay = 3.831 ns ( 54.14 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 5.433 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.392 ns) + CELL(0.366 ns) = 2.743 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 2; COMB Node = 'BCLK~45'
                Info: 3: + IC(1.134 ns) + CELL(0.000 ns) = 3.877 ns; Loc. = CLKCTRL_G5; Fanout = 689; COMB Node = 'BCLK~45clkctrl'
                Info: 4: + IC(0.890 ns) + CELL(0.666 ns) = 5.433 ns; Loc. = LCFF_X26_Y11_N1; Fanout = 1; REG Node = 'sync_count[6]_OTERM374'
                Info: Total cell delay = 2.017 ns ( 37.12 % )
                Info: Total interconnect delay = 3.416 ns ( 62.88 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 18 path(s). See Report window for details.
Info: tsu for register "TX_wait[2]" (data pin = "FLAGC", clock pin = "IFCLK") is 8.280 ns
    Info: + Longest pin to register delay is 11.141 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 6; PIN Node = 'FLAGC'
        Info: 2: + IC(6.019 ns) + CELL(0.537 ns) = 7.561 ns; Loc. = LCCOMB_X1_Y9_N4; Fanout = 1; COMB Node = 'TX_wait[0]~709_RESYN325_BDD326'
        Info: 3: + IC(2.035 ns) + CELL(0.370 ns) = 9.966 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 7; COMB Node = 'TX_wait[0]~709'
        Info: 4: + IC(0.320 ns) + CELL(0.855 ns) = 11.141 ns; Loc. = LCFF_X16_Y9_N15; Fanout = 3; REG Node = 'TX_wait[2]'
        Info: Total cell delay = 2.767 ns ( 24.84 % )
        Info: Total interconnect delay = 8.374 ns ( 75.16 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.821 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.889 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X16_Y9_N15; Fanout = 3; REG Node = 'TX_wait[2]'
        Info: Total cell delay = 1.796 ns ( 63.67 % )
        Info: Total interconnect delay = 1.025 ns ( 36.33 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED0" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482" is 16.386 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.459 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 3.920 ns; Loc. = CLKCTRL_G1; Fanout = 307; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.873 ns) + CELL(0.666 ns) = 5.459 ns; Loc. = LCFF_X25_Y9_N13; Fanout = 23; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482'
        Info: Total cell delay = 2.766 ns ( 50.67 % )
        Info: Total interconnect delay = 2.693 ns ( 49.33 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 10.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y9_N13; Fanout = 23; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM482'
        Info: 2: + IC(0.500 ns) + CELL(0.650 ns) = 1.150 ns; Loc. = LCCOMB_X25_Y9_N30; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0_RESYN331_BDD332'
        Info: 3: + IC(0.624 ns) + CELL(0.651 ns) = 2.425 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0_RESYN335_BDD336'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 2.991 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 245; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(4.506 ns) + CELL(3.126 ns) = 10.623 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
        Info: Total cell delay = 4.633 ns ( 43.61 % )
        Info: Total interconnect delay = 5.990 ns ( 56.39 % )
Info: Longest tpd from source pin "FLAGA" to destination pin "DEBUG_LED3" is 11.538 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 4; PIN Node = 'FLAGA'
    Info: 2: + IC(7.438 ns) + CELL(3.116 ns) = 11.538 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
    Info: Total cell delay = 4.100 ns ( 35.53 % )
    Info: Total interconnect delay = 7.438 ns ( 64.47 % )
Info: th for register "q[0]" (data pin = "DOUT", clock pin = "CLK_12MHZ") is -0.983 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 7.093 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.311 ns; Loc. = LCFF_X33_Y14_N5; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 3: + IC(0.451 ns) + CELL(0.624 ns) = 4.386 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 2; COMB Node = 'BCLK~45'
        Info: 4: + IC(1.134 ns) + CELL(0.000 ns) = 5.520 ns; Loc. = CLKCTRL_G5; Fanout = 689; COMB Node = 'BCLK~45clkctrl'
        Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 7.093 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 3; REG Node = 'q[0]'
        Info: Total cell delay = 3.245 ns ( 45.75 % )
        Info: Total interconnect delay = 3.848 ns ( 54.25 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.382 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'DOUT'
        Info: 2: + IC(6.928 ns) + CELL(0.460 ns) = 8.382 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 3; REG Node = 'q[0]'
        Info: Total cell delay = 1.454 ns ( 17.35 % )
        Info: Total interconnect delay = 6.928 ns ( 82.65 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Allocated 107 megabytes of memory during processing
    Info: Processing ended: Tue Feb 20 21:57:50 2007
    Info: Elapsed time: 00:00:02


