# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1669 \
    name in_n_r_V_V3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_n_r_V_V3 \
    op interface \
    ports { in_n_r_V_V3_dout { I 32 vector } in_n_r_V_V3_empty_n { I 1 bit } in_n_r_V_V3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1670 \
    name in_n_c_V_V10 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_n_c_V_V10 \
    op interface \
    ports { in_n_c_V_V10_dout { I 32 vector } in_n_c_V_V10_empty_n { I 1 bit } in_n_c_V_V10_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1671 \
    name in_buffer_1_V_V17192 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17192 \
    op interface \
    ports { in_buffer_1_V_V17192_dout { I 8 vector } in_buffer_1_V_V17192_empty_n { I 1 bit } in_buffer_1_V_V17192_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1672 \
    name in_buffer_1_V_V17193 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17193 \
    op interface \
    ports { in_buffer_1_V_V17193_dout { I 8 vector } in_buffer_1_V_V17193_empty_n { I 1 bit } in_buffer_1_V_V17193_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1673 \
    name in_buffer_1_V_V17194 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17194 \
    op interface \
    ports { in_buffer_1_V_V17194_dout { I 8 vector } in_buffer_1_V_V17194_empty_n { I 1 bit } in_buffer_1_V_V17194_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1674 \
    name in_buffer_1_V_V17195 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17195 \
    op interface \
    ports { in_buffer_1_V_V17195_dout { I 8 vector } in_buffer_1_V_V17195_empty_n { I 1 bit } in_buffer_1_V_V17195_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1675 \
    name in_buffer_1_V_V17196 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17196 \
    op interface \
    ports { in_buffer_1_V_V17196_dout { I 8 vector } in_buffer_1_V_V17196_empty_n { I 1 bit } in_buffer_1_V_V17196_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1676 \
    name in_buffer_1_V_V17197 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17197 \
    op interface \
    ports { in_buffer_1_V_V17197_dout { I 8 vector } in_buffer_1_V_V17197_empty_n { I 1 bit } in_buffer_1_V_V17197_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1677 \
    name in_buffer_1_V_V17198 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17198 \
    op interface \
    ports { in_buffer_1_V_V17198_dout { I 8 vector } in_buffer_1_V_V17198_empty_n { I 1 bit } in_buffer_1_V_V17198_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1678 \
    name in_buffer_1_V_V17199 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17199 \
    op interface \
    ports { in_buffer_1_V_V17199_dout { I 8 vector } in_buffer_1_V_V17199_empty_n { I 1 bit } in_buffer_1_V_V17199_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1679 \
    name in_buffer_1_V_V17200 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17200 \
    op interface \
    ports { in_buffer_1_V_V17200_dout { I 8 vector } in_buffer_1_V_V17200_empty_n { I 1 bit } in_buffer_1_V_V17200_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1680 \
    name in_buffer_1_V_V17201 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17201 \
    op interface \
    ports { in_buffer_1_V_V17201_dout { I 8 vector } in_buffer_1_V_V17201_empty_n { I 1 bit } in_buffer_1_V_V17201_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1681 \
    name in_buffer_1_V_V17202 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17202 \
    op interface \
    ports { in_buffer_1_V_V17202_dout { I 8 vector } in_buffer_1_V_V17202_empty_n { I 1 bit } in_buffer_1_V_V17202_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1682 \
    name in_buffer_1_V_V17203 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17203 \
    op interface \
    ports { in_buffer_1_V_V17203_dout { I 8 vector } in_buffer_1_V_V17203_empty_n { I 1 bit } in_buffer_1_V_V17203_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1683 \
    name in_buffer_1_V_V17204 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17204 \
    op interface \
    ports { in_buffer_1_V_V17204_dout { I 8 vector } in_buffer_1_V_V17204_empty_n { I 1 bit } in_buffer_1_V_V17204_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1684 \
    name in_buffer_1_V_V17205 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17205 \
    op interface \
    ports { in_buffer_1_V_V17205_dout { I 8 vector } in_buffer_1_V_V17205_empty_n { I 1 bit } in_buffer_1_V_V17205_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1685 \
    name in_buffer_1_V_V17206 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17206 \
    op interface \
    ports { in_buffer_1_V_V17206_dout { I 8 vector } in_buffer_1_V_V17206_empty_n { I 1 bit } in_buffer_1_V_V17206_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1686 \
    name in_buffer_1_V_V17207 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17207 \
    op interface \
    ports { in_buffer_1_V_V17207_dout { I 8 vector } in_buffer_1_V_V17207_empty_n { I 1 bit } in_buffer_1_V_V17207_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1687 \
    name in_buffer_1_V_V17208 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17208 \
    op interface \
    ports { in_buffer_1_V_V17208_dout { I 8 vector } in_buffer_1_V_V17208_empty_n { I 1 bit } in_buffer_1_V_V17208_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1688 \
    name in_buffer_1_V_V17209 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17209 \
    op interface \
    ports { in_buffer_1_V_V17209_dout { I 8 vector } in_buffer_1_V_V17209_empty_n { I 1 bit } in_buffer_1_V_V17209_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1689 \
    name in_buffer_1_V_V17210 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17210 \
    op interface \
    ports { in_buffer_1_V_V17210_dout { I 8 vector } in_buffer_1_V_V17210_empty_n { I 1 bit } in_buffer_1_V_V17210_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1690 \
    name in_buffer_1_V_V17211 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17211 \
    op interface \
    ports { in_buffer_1_V_V17211_dout { I 8 vector } in_buffer_1_V_V17211_empty_n { I 1 bit } in_buffer_1_V_V17211_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1691 \
    name in_buffer_1_V_V17212 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17212 \
    op interface \
    ports { in_buffer_1_V_V17212_dout { I 8 vector } in_buffer_1_V_V17212_empty_n { I 1 bit } in_buffer_1_V_V17212_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1692 \
    name in_buffer_1_V_V17213 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17213 \
    op interface \
    ports { in_buffer_1_V_V17213_dout { I 8 vector } in_buffer_1_V_V17213_empty_n { I 1 bit } in_buffer_1_V_V17213_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1693 \
    name in_buffer_1_V_V17214 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17214 \
    op interface \
    ports { in_buffer_1_V_V17214_dout { I 8 vector } in_buffer_1_V_V17214_empty_n { I 1 bit } in_buffer_1_V_V17214_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1694 \
    name in_buffer_1_V_V17215 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17215 \
    op interface \
    ports { in_buffer_1_V_V17215_dout { I 8 vector } in_buffer_1_V_V17215_empty_n { I 1 bit } in_buffer_1_V_V17215_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1695 \
    name in_buffer_1_V_V17216 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17216 \
    op interface \
    ports { in_buffer_1_V_V17216_dout { I 8 vector } in_buffer_1_V_V17216_empty_n { I 1 bit } in_buffer_1_V_V17216_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1696 \
    name in_buffer_1_V_V17217 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17217 \
    op interface \
    ports { in_buffer_1_V_V17217_dout { I 8 vector } in_buffer_1_V_V17217_empty_n { I 1 bit } in_buffer_1_V_V17217_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1697 \
    name in_buffer_1_V_V17218 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17218 \
    op interface \
    ports { in_buffer_1_V_V17218_dout { I 8 vector } in_buffer_1_V_V17218_empty_n { I 1 bit } in_buffer_1_V_V17218_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1698 \
    name in_buffer_1_V_V17219 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17219 \
    op interface \
    ports { in_buffer_1_V_V17219_dout { I 8 vector } in_buffer_1_V_V17219_empty_n { I 1 bit } in_buffer_1_V_V17219_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1699 \
    name in_buffer_1_V_V17220 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17220 \
    op interface \
    ports { in_buffer_1_V_V17220_dout { I 8 vector } in_buffer_1_V_V17220_empty_n { I 1 bit } in_buffer_1_V_V17220_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1700 \
    name in_buffer_1_V_V17221 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17221 \
    op interface \
    ports { in_buffer_1_V_V17221_dout { I 8 vector } in_buffer_1_V_V17221_empty_n { I 1 bit } in_buffer_1_V_V17221_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1701 \
    name in_buffer_1_V_V17222 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17222 \
    op interface \
    ports { in_buffer_1_V_V17222_dout { I 8 vector } in_buffer_1_V_V17222_empty_n { I 1 bit } in_buffer_1_V_V17222_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1702 \
    name in_buffer_1_V_V17223 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17223 \
    op interface \
    ports { in_buffer_1_V_V17223_dout { I 8 vector } in_buffer_1_V_V17223_empty_n { I 1 bit } in_buffer_1_V_V17223_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1703 \
    name in_buffer_1_V_V17224 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17224 \
    op interface \
    ports { in_buffer_1_V_V17224_dout { I 8 vector } in_buffer_1_V_V17224_empty_n { I 1 bit } in_buffer_1_V_V17224_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1704 \
    name in_buffer_1_V_V17225 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17225 \
    op interface \
    ports { in_buffer_1_V_V17225_dout { I 8 vector } in_buffer_1_V_V17225_empty_n { I 1 bit } in_buffer_1_V_V17225_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1705 \
    name in_buffer_1_V_V17226 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17226 \
    op interface \
    ports { in_buffer_1_V_V17226_dout { I 8 vector } in_buffer_1_V_V17226_empty_n { I 1 bit } in_buffer_1_V_V17226_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1706 \
    name in_buffer_1_V_V17227 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17227 \
    op interface \
    ports { in_buffer_1_V_V17227_dout { I 8 vector } in_buffer_1_V_V17227_empty_n { I 1 bit } in_buffer_1_V_V17227_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1707 \
    name in_buffer_1_V_V17228 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17228 \
    op interface \
    ports { in_buffer_1_V_V17228_dout { I 8 vector } in_buffer_1_V_V17228_empty_n { I 1 bit } in_buffer_1_V_V17228_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1708 \
    name in_buffer_1_V_V17229 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17229 \
    op interface \
    ports { in_buffer_1_V_V17229_dout { I 8 vector } in_buffer_1_V_V17229_empty_n { I 1 bit } in_buffer_1_V_V17229_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1709 \
    name in_buffer_1_V_V17230 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17230 \
    op interface \
    ports { in_buffer_1_V_V17230_dout { I 8 vector } in_buffer_1_V_V17230_empty_n { I 1 bit } in_buffer_1_V_V17230_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1710 \
    name in_buffer_1_V_V17231 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17231 \
    op interface \
    ports { in_buffer_1_V_V17231_dout { I 8 vector } in_buffer_1_V_V17231_empty_n { I 1 bit } in_buffer_1_V_V17231_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1711 \
    name in_buffer_1_V_V17232 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17232 \
    op interface \
    ports { in_buffer_1_V_V17232_dout { I 8 vector } in_buffer_1_V_V17232_empty_n { I 1 bit } in_buffer_1_V_V17232_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1712 \
    name in_buffer_1_V_V17233 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17233 \
    op interface \
    ports { in_buffer_1_V_V17233_dout { I 8 vector } in_buffer_1_V_V17233_empty_n { I 1 bit } in_buffer_1_V_V17233_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1713 \
    name in_buffer_1_V_V17234 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17234 \
    op interface \
    ports { in_buffer_1_V_V17234_dout { I 8 vector } in_buffer_1_V_V17234_empty_n { I 1 bit } in_buffer_1_V_V17234_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1714 \
    name in_buffer_1_V_V17235 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17235 \
    op interface \
    ports { in_buffer_1_V_V17235_dout { I 8 vector } in_buffer_1_V_V17235_empty_n { I 1 bit } in_buffer_1_V_V17235_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1715 \
    name in_buffer_1_V_V17236 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17236 \
    op interface \
    ports { in_buffer_1_V_V17236_dout { I 8 vector } in_buffer_1_V_V17236_empty_n { I 1 bit } in_buffer_1_V_V17236_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1716 \
    name in_buffer_1_V_V17237 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17237 \
    op interface \
    ports { in_buffer_1_V_V17237_dout { I 8 vector } in_buffer_1_V_V17237_empty_n { I 1 bit } in_buffer_1_V_V17237_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1717 \
    name in_buffer_1_V_V17238 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17238 \
    op interface \
    ports { in_buffer_1_V_V17238_dout { I 8 vector } in_buffer_1_V_V17238_empty_n { I 1 bit } in_buffer_1_V_V17238_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1718 \
    name in_buffer_1_V_V17239 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17239 \
    op interface \
    ports { in_buffer_1_V_V17239_dout { I 8 vector } in_buffer_1_V_V17239_empty_n { I 1 bit } in_buffer_1_V_V17239_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1719 \
    name in_buffer_1_V_V17240 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17240 \
    op interface \
    ports { in_buffer_1_V_V17240_dout { I 8 vector } in_buffer_1_V_V17240_empty_n { I 1 bit } in_buffer_1_V_V17240_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1720 \
    name in_buffer_1_V_V17241 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17241 \
    op interface \
    ports { in_buffer_1_V_V17241_dout { I 8 vector } in_buffer_1_V_V17241_empty_n { I 1 bit } in_buffer_1_V_V17241_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1721 \
    name in_buffer_1_V_V17242 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17242 \
    op interface \
    ports { in_buffer_1_V_V17242_dout { I 8 vector } in_buffer_1_V_V17242_empty_n { I 1 bit } in_buffer_1_V_V17242_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1722 \
    name in_buffer_1_V_V17243 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17243 \
    op interface \
    ports { in_buffer_1_V_V17243_dout { I 8 vector } in_buffer_1_V_V17243_empty_n { I 1 bit } in_buffer_1_V_V17243_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1723 \
    name in_buffer_1_V_V17244 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17244 \
    op interface \
    ports { in_buffer_1_V_V17244_dout { I 8 vector } in_buffer_1_V_V17244_empty_n { I 1 bit } in_buffer_1_V_V17244_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1724 \
    name in_buffer_1_V_V17245 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17245 \
    op interface \
    ports { in_buffer_1_V_V17245_dout { I 8 vector } in_buffer_1_V_V17245_empty_n { I 1 bit } in_buffer_1_V_V17245_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1725 \
    name in_buffer_1_V_V17246 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17246 \
    op interface \
    ports { in_buffer_1_V_V17246_dout { I 8 vector } in_buffer_1_V_V17246_empty_n { I 1 bit } in_buffer_1_V_V17246_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1726 \
    name in_buffer_1_V_V17247 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17247 \
    op interface \
    ports { in_buffer_1_V_V17247_dout { I 8 vector } in_buffer_1_V_V17247_empty_n { I 1 bit } in_buffer_1_V_V17247_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1727 \
    name in_buffer_1_V_V17248 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17248 \
    op interface \
    ports { in_buffer_1_V_V17248_dout { I 8 vector } in_buffer_1_V_V17248_empty_n { I 1 bit } in_buffer_1_V_V17248_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1728 \
    name in_buffer_1_V_V17249 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17249 \
    op interface \
    ports { in_buffer_1_V_V17249_dout { I 8 vector } in_buffer_1_V_V17249_empty_n { I 1 bit } in_buffer_1_V_V17249_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1729 \
    name in_buffer_1_V_V17250 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17250 \
    op interface \
    ports { in_buffer_1_V_V17250_dout { I 8 vector } in_buffer_1_V_V17250_empty_n { I 1 bit } in_buffer_1_V_V17250_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1730 \
    name in_buffer_1_V_V17251 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17251 \
    op interface \
    ports { in_buffer_1_V_V17251_dout { I 8 vector } in_buffer_1_V_V17251_empty_n { I 1 bit } in_buffer_1_V_V17251_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1731 \
    name in_buffer_1_V_V17252 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17252 \
    op interface \
    ports { in_buffer_1_V_V17252_dout { I 8 vector } in_buffer_1_V_V17252_empty_n { I 1 bit } in_buffer_1_V_V17252_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1732 \
    name in_buffer_1_V_V17253 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17253 \
    op interface \
    ports { in_buffer_1_V_V17253_dout { I 8 vector } in_buffer_1_V_V17253_empty_n { I 1 bit } in_buffer_1_V_V17253_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1733 \
    name in_buffer_1_V_V17254 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17254 \
    op interface \
    ports { in_buffer_1_V_V17254_dout { I 8 vector } in_buffer_1_V_V17254_empty_n { I 1 bit } in_buffer_1_V_V17254_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1734 \
    name in_buffer_1_V_V17255 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_1_V_V17255 \
    op interface \
    ports { in_buffer_1_V_V17255_dout { I 8 vector } in_buffer_1_V_V17255_empty_n { I 1 bit } in_buffer_1_V_V17255_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1735 \
    name in_buffer_2_V_V20382 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20382 \
    op interface \
    ports { in_buffer_2_V_V20382_dout { I 8 vector } in_buffer_2_V_V20382_empty_n { I 1 bit } in_buffer_2_V_V20382_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1736 \
    name in_buffer_2_V_V20383 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20383 \
    op interface \
    ports { in_buffer_2_V_V20383_dout { I 8 vector } in_buffer_2_V_V20383_empty_n { I 1 bit } in_buffer_2_V_V20383_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1737 \
    name in_buffer_2_V_V20384 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20384 \
    op interface \
    ports { in_buffer_2_V_V20384_dout { I 8 vector } in_buffer_2_V_V20384_empty_n { I 1 bit } in_buffer_2_V_V20384_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1738 \
    name in_buffer_2_V_V20385 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20385 \
    op interface \
    ports { in_buffer_2_V_V20385_dout { I 8 vector } in_buffer_2_V_V20385_empty_n { I 1 bit } in_buffer_2_V_V20385_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1739 \
    name in_buffer_2_V_V20386 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20386 \
    op interface \
    ports { in_buffer_2_V_V20386_dout { I 8 vector } in_buffer_2_V_V20386_empty_n { I 1 bit } in_buffer_2_V_V20386_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1740 \
    name in_buffer_2_V_V20387 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20387 \
    op interface \
    ports { in_buffer_2_V_V20387_dout { I 8 vector } in_buffer_2_V_V20387_empty_n { I 1 bit } in_buffer_2_V_V20387_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1741 \
    name in_buffer_2_V_V20388 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20388 \
    op interface \
    ports { in_buffer_2_V_V20388_dout { I 8 vector } in_buffer_2_V_V20388_empty_n { I 1 bit } in_buffer_2_V_V20388_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1742 \
    name in_buffer_2_V_V20389 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20389 \
    op interface \
    ports { in_buffer_2_V_V20389_dout { I 8 vector } in_buffer_2_V_V20389_empty_n { I 1 bit } in_buffer_2_V_V20389_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1743 \
    name in_buffer_2_V_V20390 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20390 \
    op interface \
    ports { in_buffer_2_V_V20390_dout { I 8 vector } in_buffer_2_V_V20390_empty_n { I 1 bit } in_buffer_2_V_V20390_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1744 \
    name in_buffer_2_V_V20391 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20391 \
    op interface \
    ports { in_buffer_2_V_V20391_dout { I 8 vector } in_buffer_2_V_V20391_empty_n { I 1 bit } in_buffer_2_V_V20391_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1745 \
    name in_buffer_2_V_V20392 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20392 \
    op interface \
    ports { in_buffer_2_V_V20392_dout { I 8 vector } in_buffer_2_V_V20392_empty_n { I 1 bit } in_buffer_2_V_V20392_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1746 \
    name in_buffer_2_V_V20393 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20393 \
    op interface \
    ports { in_buffer_2_V_V20393_dout { I 8 vector } in_buffer_2_V_V20393_empty_n { I 1 bit } in_buffer_2_V_V20393_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1747 \
    name in_buffer_2_V_V20394 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20394 \
    op interface \
    ports { in_buffer_2_V_V20394_dout { I 8 vector } in_buffer_2_V_V20394_empty_n { I 1 bit } in_buffer_2_V_V20394_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1748 \
    name in_buffer_2_V_V20395 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20395 \
    op interface \
    ports { in_buffer_2_V_V20395_dout { I 8 vector } in_buffer_2_V_V20395_empty_n { I 1 bit } in_buffer_2_V_V20395_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1749 \
    name in_buffer_2_V_V20396 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20396 \
    op interface \
    ports { in_buffer_2_V_V20396_dout { I 8 vector } in_buffer_2_V_V20396_empty_n { I 1 bit } in_buffer_2_V_V20396_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1750 \
    name in_buffer_2_V_V20397 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20397 \
    op interface \
    ports { in_buffer_2_V_V20397_dout { I 8 vector } in_buffer_2_V_V20397_empty_n { I 1 bit } in_buffer_2_V_V20397_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1751 \
    name in_buffer_2_V_V20398 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20398 \
    op interface \
    ports { in_buffer_2_V_V20398_dout { I 8 vector } in_buffer_2_V_V20398_empty_n { I 1 bit } in_buffer_2_V_V20398_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1752 \
    name in_buffer_2_V_V20399 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20399 \
    op interface \
    ports { in_buffer_2_V_V20399_dout { I 8 vector } in_buffer_2_V_V20399_empty_n { I 1 bit } in_buffer_2_V_V20399_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1753 \
    name in_buffer_2_V_V20400 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20400 \
    op interface \
    ports { in_buffer_2_V_V20400_dout { I 8 vector } in_buffer_2_V_V20400_empty_n { I 1 bit } in_buffer_2_V_V20400_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1754 \
    name in_buffer_2_V_V20401 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20401 \
    op interface \
    ports { in_buffer_2_V_V20401_dout { I 8 vector } in_buffer_2_V_V20401_empty_n { I 1 bit } in_buffer_2_V_V20401_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1755 \
    name in_buffer_2_V_V20402 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20402 \
    op interface \
    ports { in_buffer_2_V_V20402_dout { I 8 vector } in_buffer_2_V_V20402_empty_n { I 1 bit } in_buffer_2_V_V20402_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1756 \
    name in_buffer_2_V_V20403 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20403 \
    op interface \
    ports { in_buffer_2_V_V20403_dout { I 8 vector } in_buffer_2_V_V20403_empty_n { I 1 bit } in_buffer_2_V_V20403_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1757 \
    name in_buffer_2_V_V20404 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20404 \
    op interface \
    ports { in_buffer_2_V_V20404_dout { I 8 vector } in_buffer_2_V_V20404_empty_n { I 1 bit } in_buffer_2_V_V20404_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1758 \
    name in_buffer_2_V_V20405 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20405 \
    op interface \
    ports { in_buffer_2_V_V20405_dout { I 8 vector } in_buffer_2_V_V20405_empty_n { I 1 bit } in_buffer_2_V_V20405_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1759 \
    name in_buffer_2_V_V20406 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20406 \
    op interface \
    ports { in_buffer_2_V_V20406_dout { I 8 vector } in_buffer_2_V_V20406_empty_n { I 1 bit } in_buffer_2_V_V20406_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1760 \
    name in_buffer_2_V_V20407 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20407 \
    op interface \
    ports { in_buffer_2_V_V20407_dout { I 8 vector } in_buffer_2_V_V20407_empty_n { I 1 bit } in_buffer_2_V_V20407_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1761 \
    name in_buffer_2_V_V20408 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20408 \
    op interface \
    ports { in_buffer_2_V_V20408_dout { I 8 vector } in_buffer_2_V_V20408_empty_n { I 1 bit } in_buffer_2_V_V20408_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1762 \
    name in_buffer_2_V_V20409 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20409 \
    op interface \
    ports { in_buffer_2_V_V20409_dout { I 8 vector } in_buffer_2_V_V20409_empty_n { I 1 bit } in_buffer_2_V_V20409_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1763 \
    name in_buffer_2_V_V20410 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20410 \
    op interface \
    ports { in_buffer_2_V_V20410_dout { I 8 vector } in_buffer_2_V_V20410_empty_n { I 1 bit } in_buffer_2_V_V20410_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1764 \
    name in_buffer_2_V_V20411 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20411 \
    op interface \
    ports { in_buffer_2_V_V20411_dout { I 8 vector } in_buffer_2_V_V20411_empty_n { I 1 bit } in_buffer_2_V_V20411_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1765 \
    name in_buffer_2_V_V20412 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20412 \
    op interface \
    ports { in_buffer_2_V_V20412_dout { I 8 vector } in_buffer_2_V_V20412_empty_n { I 1 bit } in_buffer_2_V_V20412_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1766 \
    name in_buffer_2_V_V20413 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20413 \
    op interface \
    ports { in_buffer_2_V_V20413_dout { I 8 vector } in_buffer_2_V_V20413_empty_n { I 1 bit } in_buffer_2_V_V20413_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1767 \
    name in_buffer_2_V_V20414 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20414 \
    op interface \
    ports { in_buffer_2_V_V20414_dout { I 8 vector } in_buffer_2_V_V20414_empty_n { I 1 bit } in_buffer_2_V_V20414_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1768 \
    name in_buffer_2_V_V20415 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20415 \
    op interface \
    ports { in_buffer_2_V_V20415_dout { I 8 vector } in_buffer_2_V_V20415_empty_n { I 1 bit } in_buffer_2_V_V20415_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1769 \
    name in_buffer_2_V_V20416 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20416 \
    op interface \
    ports { in_buffer_2_V_V20416_dout { I 8 vector } in_buffer_2_V_V20416_empty_n { I 1 bit } in_buffer_2_V_V20416_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1770 \
    name in_buffer_2_V_V20417 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20417 \
    op interface \
    ports { in_buffer_2_V_V20417_dout { I 8 vector } in_buffer_2_V_V20417_empty_n { I 1 bit } in_buffer_2_V_V20417_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1771 \
    name in_buffer_2_V_V20418 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20418 \
    op interface \
    ports { in_buffer_2_V_V20418_dout { I 8 vector } in_buffer_2_V_V20418_empty_n { I 1 bit } in_buffer_2_V_V20418_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1772 \
    name in_buffer_2_V_V20419 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20419 \
    op interface \
    ports { in_buffer_2_V_V20419_dout { I 8 vector } in_buffer_2_V_V20419_empty_n { I 1 bit } in_buffer_2_V_V20419_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1773 \
    name in_buffer_2_V_V20420 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20420 \
    op interface \
    ports { in_buffer_2_V_V20420_dout { I 8 vector } in_buffer_2_V_V20420_empty_n { I 1 bit } in_buffer_2_V_V20420_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1774 \
    name in_buffer_2_V_V20421 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20421 \
    op interface \
    ports { in_buffer_2_V_V20421_dout { I 8 vector } in_buffer_2_V_V20421_empty_n { I 1 bit } in_buffer_2_V_V20421_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1775 \
    name in_buffer_2_V_V20422 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20422 \
    op interface \
    ports { in_buffer_2_V_V20422_dout { I 8 vector } in_buffer_2_V_V20422_empty_n { I 1 bit } in_buffer_2_V_V20422_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1776 \
    name in_buffer_2_V_V20423 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20423 \
    op interface \
    ports { in_buffer_2_V_V20423_dout { I 8 vector } in_buffer_2_V_V20423_empty_n { I 1 bit } in_buffer_2_V_V20423_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1777 \
    name in_buffer_2_V_V20424 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20424 \
    op interface \
    ports { in_buffer_2_V_V20424_dout { I 8 vector } in_buffer_2_V_V20424_empty_n { I 1 bit } in_buffer_2_V_V20424_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1778 \
    name in_buffer_2_V_V20425 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20425 \
    op interface \
    ports { in_buffer_2_V_V20425_dout { I 8 vector } in_buffer_2_V_V20425_empty_n { I 1 bit } in_buffer_2_V_V20425_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1779 \
    name in_buffer_2_V_V20426 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20426 \
    op interface \
    ports { in_buffer_2_V_V20426_dout { I 8 vector } in_buffer_2_V_V20426_empty_n { I 1 bit } in_buffer_2_V_V20426_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1780 \
    name in_buffer_2_V_V20427 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20427 \
    op interface \
    ports { in_buffer_2_V_V20427_dout { I 8 vector } in_buffer_2_V_V20427_empty_n { I 1 bit } in_buffer_2_V_V20427_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1781 \
    name in_buffer_2_V_V20428 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20428 \
    op interface \
    ports { in_buffer_2_V_V20428_dout { I 8 vector } in_buffer_2_V_V20428_empty_n { I 1 bit } in_buffer_2_V_V20428_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1782 \
    name in_buffer_2_V_V20429 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20429 \
    op interface \
    ports { in_buffer_2_V_V20429_dout { I 8 vector } in_buffer_2_V_V20429_empty_n { I 1 bit } in_buffer_2_V_V20429_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1783 \
    name in_buffer_2_V_V20430 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20430 \
    op interface \
    ports { in_buffer_2_V_V20430_dout { I 8 vector } in_buffer_2_V_V20430_empty_n { I 1 bit } in_buffer_2_V_V20430_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1784 \
    name in_buffer_2_V_V20431 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20431 \
    op interface \
    ports { in_buffer_2_V_V20431_dout { I 8 vector } in_buffer_2_V_V20431_empty_n { I 1 bit } in_buffer_2_V_V20431_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1785 \
    name in_buffer_2_V_V20432 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20432 \
    op interface \
    ports { in_buffer_2_V_V20432_dout { I 8 vector } in_buffer_2_V_V20432_empty_n { I 1 bit } in_buffer_2_V_V20432_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1786 \
    name in_buffer_2_V_V20433 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20433 \
    op interface \
    ports { in_buffer_2_V_V20433_dout { I 8 vector } in_buffer_2_V_V20433_empty_n { I 1 bit } in_buffer_2_V_V20433_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1787 \
    name in_buffer_2_V_V20434 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20434 \
    op interface \
    ports { in_buffer_2_V_V20434_dout { I 8 vector } in_buffer_2_V_V20434_empty_n { I 1 bit } in_buffer_2_V_V20434_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1788 \
    name in_buffer_2_V_V20435 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20435 \
    op interface \
    ports { in_buffer_2_V_V20435_dout { I 8 vector } in_buffer_2_V_V20435_empty_n { I 1 bit } in_buffer_2_V_V20435_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1789 \
    name in_buffer_2_V_V20436 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20436 \
    op interface \
    ports { in_buffer_2_V_V20436_dout { I 8 vector } in_buffer_2_V_V20436_empty_n { I 1 bit } in_buffer_2_V_V20436_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1790 \
    name in_buffer_2_V_V20437 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20437 \
    op interface \
    ports { in_buffer_2_V_V20437_dout { I 8 vector } in_buffer_2_V_V20437_empty_n { I 1 bit } in_buffer_2_V_V20437_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1791 \
    name in_buffer_2_V_V20438 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20438 \
    op interface \
    ports { in_buffer_2_V_V20438_dout { I 8 vector } in_buffer_2_V_V20438_empty_n { I 1 bit } in_buffer_2_V_V20438_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1792 \
    name in_buffer_2_V_V20439 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20439 \
    op interface \
    ports { in_buffer_2_V_V20439_dout { I 8 vector } in_buffer_2_V_V20439_empty_n { I 1 bit } in_buffer_2_V_V20439_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1793 \
    name in_buffer_2_V_V20440 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20440 \
    op interface \
    ports { in_buffer_2_V_V20440_dout { I 8 vector } in_buffer_2_V_V20440_empty_n { I 1 bit } in_buffer_2_V_V20440_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1794 \
    name in_buffer_2_V_V20441 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20441 \
    op interface \
    ports { in_buffer_2_V_V20441_dout { I 8 vector } in_buffer_2_V_V20441_empty_n { I 1 bit } in_buffer_2_V_V20441_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1795 \
    name in_buffer_2_V_V20442 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20442 \
    op interface \
    ports { in_buffer_2_V_V20442_dout { I 8 vector } in_buffer_2_V_V20442_empty_n { I 1 bit } in_buffer_2_V_V20442_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1796 \
    name in_buffer_2_V_V20443 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20443 \
    op interface \
    ports { in_buffer_2_V_V20443_dout { I 8 vector } in_buffer_2_V_V20443_empty_n { I 1 bit } in_buffer_2_V_V20443_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1797 \
    name in_buffer_2_V_V20444 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20444 \
    op interface \
    ports { in_buffer_2_V_V20444_dout { I 8 vector } in_buffer_2_V_V20444_empty_n { I 1 bit } in_buffer_2_V_V20444_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1798 \
    name in_buffer_2_V_V20445 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20445 \
    op interface \
    ports { in_buffer_2_V_V20445_dout { I 8 vector } in_buffer_2_V_V20445_empty_n { I 1 bit } in_buffer_2_V_V20445_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1799 \
    name in_buffer_2_V_V20259 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259 \
    op interface \
    ports { in_buffer_2_V_V20259_dout { I 8 vector } in_buffer_2_V_V20259_empty_n { I 1 bit } in_buffer_2_V_V20259_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1800 \
    name in_buffer_2_V_V20259446 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259446 \
    op interface \
    ports { in_buffer_2_V_V20259446_dout { I 8 vector } in_buffer_2_V_V20259446_empty_n { I 1 bit } in_buffer_2_V_V20259446_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1801 \
    name in_buffer_2_V_V20259447 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259447 \
    op interface \
    ports { in_buffer_2_V_V20259447_dout { I 8 vector } in_buffer_2_V_V20259447_empty_n { I 1 bit } in_buffer_2_V_V20259447_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1802 \
    name in_buffer_2_V_V20259448 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259448 \
    op interface \
    ports { in_buffer_2_V_V20259448_dout { I 8 vector } in_buffer_2_V_V20259448_empty_n { I 1 bit } in_buffer_2_V_V20259448_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1803 \
    name in_buffer_2_V_V20259449 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259449 \
    op interface \
    ports { in_buffer_2_V_V20259449_dout { I 8 vector } in_buffer_2_V_V20259449_empty_n { I 1 bit } in_buffer_2_V_V20259449_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1804 \
    name in_buffer_2_V_V20259450 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259450 \
    op interface \
    ports { in_buffer_2_V_V20259450_dout { I 8 vector } in_buffer_2_V_V20259450_empty_n { I 1 bit } in_buffer_2_V_V20259450_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1805 \
    name in_buffer_2_V_V20259451 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259451 \
    op interface \
    ports { in_buffer_2_V_V20259451_dout { I 8 vector } in_buffer_2_V_V20259451_empty_n { I 1 bit } in_buffer_2_V_V20259451_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1806 \
    name in_buffer_2_V_V20259452 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259452 \
    op interface \
    ports { in_buffer_2_V_V20259452_dout { I 8 vector } in_buffer_2_V_V20259452_empty_n { I 1 bit } in_buffer_2_V_V20259452_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1807 \
    name in_buffer_2_V_V20259453 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259453 \
    op interface \
    ports { in_buffer_2_V_V20259453_dout { I 8 vector } in_buffer_2_V_V20259453_empty_n { I 1 bit } in_buffer_2_V_V20259453_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1808 \
    name in_buffer_2_V_V20259454 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259454 \
    op interface \
    ports { in_buffer_2_V_V20259454_dout { I 8 vector } in_buffer_2_V_V20259454_empty_n { I 1 bit } in_buffer_2_V_V20259454_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1809 \
    name in_buffer_2_V_V20259455 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259455 \
    op interface \
    ports { in_buffer_2_V_V20259455_dout { I 8 vector } in_buffer_2_V_V20259455_empty_n { I 1 bit } in_buffer_2_V_V20259455_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1810 \
    name in_buffer_2_V_V20259456 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259456 \
    op interface \
    ports { in_buffer_2_V_V20259456_dout { I 8 vector } in_buffer_2_V_V20259456_empty_n { I 1 bit } in_buffer_2_V_V20259456_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1811 \
    name in_buffer_2_V_V20259457 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259457 \
    op interface \
    ports { in_buffer_2_V_V20259457_dout { I 8 vector } in_buffer_2_V_V20259457_empty_n { I 1 bit } in_buffer_2_V_V20259457_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1812 \
    name in_buffer_2_V_V20259458 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259458 \
    op interface \
    ports { in_buffer_2_V_V20259458_dout { I 8 vector } in_buffer_2_V_V20259458_empty_n { I 1 bit } in_buffer_2_V_V20259458_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1813 \
    name in_buffer_2_V_V20259459 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259459 \
    op interface \
    ports { in_buffer_2_V_V20259459_dout { I 8 vector } in_buffer_2_V_V20259459_empty_n { I 1 bit } in_buffer_2_V_V20259459_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1814 \
    name in_buffer_2_V_V20259460 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259460 \
    op interface \
    ports { in_buffer_2_V_V20259460_dout { I 8 vector } in_buffer_2_V_V20259460_empty_n { I 1 bit } in_buffer_2_V_V20259460_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1815 \
    name in_buffer_2_V_V20259461 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259461 \
    op interface \
    ports { in_buffer_2_V_V20259461_dout { I 8 vector } in_buffer_2_V_V20259461_empty_n { I 1 bit } in_buffer_2_V_V20259461_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1816 \
    name in_buffer_2_V_V20259462 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259462 \
    op interface \
    ports { in_buffer_2_V_V20259462_dout { I 8 vector } in_buffer_2_V_V20259462_empty_n { I 1 bit } in_buffer_2_V_V20259462_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1817 \
    name in_buffer_2_V_V20259463 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259463 \
    op interface \
    ports { in_buffer_2_V_V20259463_dout { I 8 vector } in_buffer_2_V_V20259463_empty_n { I 1 bit } in_buffer_2_V_V20259463_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1818 \
    name in_buffer_2_V_V20259464 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259464 \
    op interface \
    ports { in_buffer_2_V_V20259464_dout { I 8 vector } in_buffer_2_V_V20259464_empty_n { I 1 bit } in_buffer_2_V_V20259464_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1819 \
    name in_buffer_2_V_V20259465 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259465 \
    op interface \
    ports { in_buffer_2_V_V20259465_dout { I 8 vector } in_buffer_2_V_V20259465_empty_n { I 1 bit } in_buffer_2_V_V20259465_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1820 \
    name in_buffer_2_V_V20259466 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259466 \
    op interface \
    ports { in_buffer_2_V_V20259466_dout { I 8 vector } in_buffer_2_V_V20259466_empty_n { I 1 bit } in_buffer_2_V_V20259466_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1821 \
    name in_buffer_2_V_V20259467 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259467 \
    op interface \
    ports { in_buffer_2_V_V20259467_dout { I 8 vector } in_buffer_2_V_V20259467_empty_n { I 1 bit } in_buffer_2_V_V20259467_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1822 \
    name in_buffer_2_V_V20259468 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259468 \
    op interface \
    ports { in_buffer_2_V_V20259468_dout { I 8 vector } in_buffer_2_V_V20259468_empty_n { I 1 bit } in_buffer_2_V_V20259468_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1823 \
    name in_buffer_2_V_V20259469 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259469 \
    op interface \
    ports { in_buffer_2_V_V20259469_dout { I 8 vector } in_buffer_2_V_V20259469_empty_n { I 1 bit } in_buffer_2_V_V20259469_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1824 \
    name in_buffer_2_V_V20259470 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259470 \
    op interface \
    ports { in_buffer_2_V_V20259470_dout { I 8 vector } in_buffer_2_V_V20259470_empty_n { I 1 bit } in_buffer_2_V_V20259470_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1825 \
    name in_buffer_2_V_V20259471 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259471 \
    op interface \
    ports { in_buffer_2_V_V20259471_dout { I 8 vector } in_buffer_2_V_V20259471_empty_n { I 1 bit } in_buffer_2_V_V20259471_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1826 \
    name in_buffer_2_V_V20259472 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259472 \
    op interface \
    ports { in_buffer_2_V_V20259472_dout { I 8 vector } in_buffer_2_V_V20259472_empty_n { I 1 bit } in_buffer_2_V_V20259472_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1827 \
    name in_buffer_2_V_V20259473 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259473 \
    op interface \
    ports { in_buffer_2_V_V20259473_dout { I 8 vector } in_buffer_2_V_V20259473_empty_n { I 1 bit } in_buffer_2_V_V20259473_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1828 \
    name in_buffer_2_V_V20259474 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259474 \
    op interface \
    ports { in_buffer_2_V_V20259474_dout { I 8 vector } in_buffer_2_V_V20259474_empty_n { I 1 bit } in_buffer_2_V_V20259474_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1829 \
    name in_buffer_2_V_V20259475 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259475 \
    op interface \
    ports { in_buffer_2_V_V20259475_dout { I 8 vector } in_buffer_2_V_V20259475_empty_n { I 1 bit } in_buffer_2_V_V20259475_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1830 \
    name in_buffer_2_V_V20259476 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259476 \
    op interface \
    ports { in_buffer_2_V_V20259476_dout { I 8 vector } in_buffer_2_V_V20259476_empty_n { I 1 bit } in_buffer_2_V_V20259476_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1831 \
    name in_buffer_2_V_V20259477 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259477 \
    op interface \
    ports { in_buffer_2_V_V20259477_dout { I 8 vector } in_buffer_2_V_V20259477_empty_n { I 1 bit } in_buffer_2_V_V20259477_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1832 \
    name in_buffer_2_V_V20259478 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259478 \
    op interface \
    ports { in_buffer_2_V_V20259478_dout { I 8 vector } in_buffer_2_V_V20259478_empty_n { I 1 bit } in_buffer_2_V_V20259478_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1833 \
    name in_buffer_2_V_V20259479 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259479 \
    op interface \
    ports { in_buffer_2_V_V20259479_dout { I 8 vector } in_buffer_2_V_V20259479_empty_n { I 1 bit } in_buffer_2_V_V20259479_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1834 \
    name in_buffer_2_V_V20259480 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259480 \
    op interface \
    ports { in_buffer_2_V_V20259480_dout { I 8 vector } in_buffer_2_V_V20259480_empty_n { I 1 bit } in_buffer_2_V_V20259480_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1835 \
    name in_buffer_2_V_V20259481 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259481 \
    op interface \
    ports { in_buffer_2_V_V20259481_dout { I 8 vector } in_buffer_2_V_V20259481_empty_n { I 1 bit } in_buffer_2_V_V20259481_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1836 \
    name in_buffer_2_V_V20259482 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259482 \
    op interface \
    ports { in_buffer_2_V_V20259482_dout { I 8 vector } in_buffer_2_V_V20259482_empty_n { I 1 bit } in_buffer_2_V_V20259482_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1837 \
    name in_buffer_2_V_V20259483 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259483 \
    op interface \
    ports { in_buffer_2_V_V20259483_dout { I 8 vector } in_buffer_2_V_V20259483_empty_n { I 1 bit } in_buffer_2_V_V20259483_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1838 \
    name in_buffer_2_V_V20259484 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259484 \
    op interface \
    ports { in_buffer_2_V_V20259484_dout { I 8 vector } in_buffer_2_V_V20259484_empty_n { I 1 bit } in_buffer_2_V_V20259484_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1839 \
    name in_buffer_2_V_V20259485 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259485 \
    op interface \
    ports { in_buffer_2_V_V20259485_dout { I 8 vector } in_buffer_2_V_V20259485_empty_n { I 1 bit } in_buffer_2_V_V20259485_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1840 \
    name in_buffer_2_V_V20259486 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259486 \
    op interface \
    ports { in_buffer_2_V_V20259486_dout { I 8 vector } in_buffer_2_V_V20259486_empty_n { I 1 bit } in_buffer_2_V_V20259486_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1841 \
    name in_buffer_2_V_V20259487 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259487 \
    op interface \
    ports { in_buffer_2_V_V20259487_dout { I 8 vector } in_buffer_2_V_V20259487_empty_n { I 1 bit } in_buffer_2_V_V20259487_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1842 \
    name in_buffer_2_V_V20259488 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259488 \
    op interface \
    ports { in_buffer_2_V_V20259488_dout { I 8 vector } in_buffer_2_V_V20259488_empty_n { I 1 bit } in_buffer_2_V_V20259488_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1843 \
    name in_buffer_2_V_V20259489 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259489 \
    op interface \
    ports { in_buffer_2_V_V20259489_dout { I 8 vector } in_buffer_2_V_V20259489_empty_n { I 1 bit } in_buffer_2_V_V20259489_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1844 \
    name in_buffer_2_V_V20259490 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259490 \
    op interface \
    ports { in_buffer_2_V_V20259490_dout { I 8 vector } in_buffer_2_V_V20259490_empty_n { I 1 bit } in_buffer_2_V_V20259490_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1845 \
    name in_buffer_2_V_V20259491 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259491 \
    op interface \
    ports { in_buffer_2_V_V20259491_dout { I 8 vector } in_buffer_2_V_V20259491_empty_n { I 1 bit } in_buffer_2_V_V20259491_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1846 \
    name in_buffer_2_V_V20259492 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259492 \
    op interface \
    ports { in_buffer_2_V_V20259492_dout { I 8 vector } in_buffer_2_V_V20259492_empty_n { I 1 bit } in_buffer_2_V_V20259492_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1847 \
    name in_buffer_2_V_V20259493 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259493 \
    op interface \
    ports { in_buffer_2_V_V20259493_dout { I 8 vector } in_buffer_2_V_V20259493_empty_n { I 1 bit } in_buffer_2_V_V20259493_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1848 \
    name in_buffer_2_V_V20259494 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259494 \
    op interface \
    ports { in_buffer_2_V_V20259494_dout { I 8 vector } in_buffer_2_V_V20259494_empty_n { I 1 bit } in_buffer_2_V_V20259494_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1849 \
    name in_buffer_2_V_V20259495 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259495 \
    op interface \
    ports { in_buffer_2_V_V20259495_dout { I 8 vector } in_buffer_2_V_V20259495_empty_n { I 1 bit } in_buffer_2_V_V20259495_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1850 \
    name in_buffer_2_V_V20259496 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259496 \
    op interface \
    ports { in_buffer_2_V_V20259496_dout { I 8 vector } in_buffer_2_V_V20259496_empty_n { I 1 bit } in_buffer_2_V_V20259496_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1851 \
    name in_buffer_2_V_V20259497 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259497 \
    op interface \
    ports { in_buffer_2_V_V20259497_dout { I 8 vector } in_buffer_2_V_V20259497_empty_n { I 1 bit } in_buffer_2_V_V20259497_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1852 \
    name in_buffer_2_V_V20259498 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259498 \
    op interface \
    ports { in_buffer_2_V_V20259498_dout { I 8 vector } in_buffer_2_V_V20259498_empty_n { I 1 bit } in_buffer_2_V_V20259498_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1853 \
    name in_buffer_2_V_V20259499 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259499 \
    op interface \
    ports { in_buffer_2_V_V20259499_dout { I 8 vector } in_buffer_2_V_V20259499_empty_n { I 1 bit } in_buffer_2_V_V20259499_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1854 \
    name in_buffer_2_V_V20259500 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259500 \
    op interface \
    ports { in_buffer_2_V_V20259500_dout { I 8 vector } in_buffer_2_V_V20259500_empty_n { I 1 bit } in_buffer_2_V_V20259500_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1855 \
    name in_buffer_2_V_V20259501 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259501 \
    op interface \
    ports { in_buffer_2_V_V20259501_dout { I 8 vector } in_buffer_2_V_V20259501_empty_n { I 1 bit } in_buffer_2_V_V20259501_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1856 \
    name in_buffer_2_V_V20259502 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259502 \
    op interface \
    ports { in_buffer_2_V_V20259502_dout { I 8 vector } in_buffer_2_V_V20259502_empty_n { I 1 bit } in_buffer_2_V_V20259502_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1857 \
    name in_buffer_2_V_V20259503 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259503 \
    op interface \
    ports { in_buffer_2_V_V20259503_dout { I 8 vector } in_buffer_2_V_V20259503_empty_n { I 1 bit } in_buffer_2_V_V20259503_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1858 \
    name in_buffer_2_V_V20259504 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259504 \
    op interface \
    ports { in_buffer_2_V_V20259504_dout { I 8 vector } in_buffer_2_V_V20259504_empty_n { I 1 bit } in_buffer_2_V_V20259504_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1859 \
    name in_buffer_2_V_V20259505 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259505 \
    op interface \
    ports { in_buffer_2_V_V20259505_dout { I 8 vector } in_buffer_2_V_V20259505_empty_n { I 1 bit } in_buffer_2_V_V20259505_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1860 \
    name in_buffer_2_V_V20259506 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259506 \
    op interface \
    ports { in_buffer_2_V_V20259506_dout { I 8 vector } in_buffer_2_V_V20259506_empty_n { I 1 bit } in_buffer_2_V_V20259506_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1861 \
    name in_buffer_2_V_V20259507 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259507 \
    op interface \
    ports { in_buffer_2_V_V20259507_dout { I 8 vector } in_buffer_2_V_V20259507_empty_n { I 1 bit } in_buffer_2_V_V20259507_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1862 \
    name in_buffer_2_V_V20259508 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_buffer_2_V_V20259508 \
    op interface \
    ports { in_buffer_2_V_V20259508_dout { I 8 vector } in_buffer_2_V_V20259508_empty_n { I 1 bit } in_buffer_2_V_V20259508_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1863 \
    name out_V_V23 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V23 \
    op interface \
    ports { out_V_V23_din { O 32 vector } out_V_V23_full_n { I 1 bit } out_V_V23_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1864 \
    name out_V_V23263 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V23263 \
    op interface \
    ports { out_V_V23263_din { O 32 vector } out_V_V23263_full_n { I 1 bit } out_V_V23263_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


