// Seed: 1031656382
module module_0 #(
    parameter id_1 = 32'd62,
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd28
) (
    _id_1
);
  input wire _id_1;
  wire _id_2;
  ;
  parameter id_3 = 1;
  assign module_1.id_3 = 0;
  supply0 id_4;
  wire [1 : id_2] id_5;
  logic [id_1 : id_3] id_6 = id_3;
  wire id_7;
  assign id_4 = id_5;
  assign id_5 = id_5;
  wire id_8;
  assign #id_9 id_4 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd0,
    parameter id_5 = 32'd15,
    parameter id_8 = 32'd87,
    parameter id_9 = 32'd34
) (
    output logic id_0,
    input tri id_1,
    input tri id_2,
    input supply0 id_3,
    output wor _id_4,
    input wand _id_5
);
  initial id_0 = ~-1'b0;
  parameter [1 'b0 : id_5] id_7 = 1;
  parameter id_8 = id_7 && id_7;
  logic [id_4 : id_4] _id_9 = id_2;
  wire  [id_8 : id_9] id_10 = id_7;
  module_0 modCall_1 (id_8);
  supply1 id_11 = 'b0;
endmodule
