#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 12 17:48:28 2021
# Process ID: 12624
# Current directory: /home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1
# Command line: vivado -log top_wrap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrap.tcl
# Log file: /home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/top_wrap.vds
# Journal file: /home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_wrap.tcl -notrace
Command: synth_design -top top_wrap -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12702 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2041.480 ; gain = 200.715 ; free physical = 1808 ; free virtual = 8200
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrap' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/top_wrap.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ethernet_mac_interface' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/ethernet_mac_interface.v:133]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_example_design_clocks' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/tri_mode_ethernet_mac_0_example_design_clocks.v:56]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (2#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_sync_block' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/common/tri_mode_ethernet_mac_0_sync_block.v:63]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (3#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_sync_block' (4#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/common/tri_mode_ethernet_mac_0_sync_block.v:63]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/common/tri_mode_ethernet_mac_0_reset_sync.v:66]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (5#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' (6#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/common/tri_mode_ethernet_mac_0_reset_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_clk_wiz' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/tri_mode_ethernet_mac_0_clk_wiz.v:72]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (7#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_clk_wiz' (8#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/tri_mode_ethernet_mac_0_clk_wiz.v:72]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_example_design_clocks' (9#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/tri_mode_ethernet_mac_0_example_design_clocks.v:56]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/tri_mode_ethernet_mac_0_example_design_resets.v:54]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' (10#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/tri_mode_ethernet_mac_0_example_design_resets.v:54]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:64]
	Parameter STARTUP bound to: 0 - type: integer 
	Parameter UPDATE_SPEED bound to: 1 - type: integer 
	Parameter MDIO_RD bound to: 2 - type: integer 
	Parameter MDIO_POLL_CHECK bound to: 3 - type: integer 
	Parameter MDIO_1G bound to: 4 - type: integer 
	Parameter MDIO_10_100 bound to: 5 - type: integer 
	Parameter MDIO_RESTART bound to: 12 - type: integer 
	Parameter MDIO_LOOPBACK bound to: 13 - type: integer 
	Parameter MDIO_STATS bound to: 14 - type: integer 
	Parameter MDIO_STATS_POLL_CHECK bound to: 15 - type: integer 
	Parameter RESET_MAC_TX bound to: 16 - type: integer 
	Parameter RESET_MAC_RX bound to: 17 - type: integer 
	Parameter CNFG_MDIO bound to: 18 - type: integer 
	Parameter CNFG_FLOW bound to: 19 - type: integer 
	Parameter CNFG_FILTER bound to: 22 - type: integer 
	Parameter CNFG_LO_ADDR bound to: 20 - type: integer 
	Parameter CNFG_HI_ADDR bound to: 21 - type: integer 
	Parameter CHECK_SPEED bound to: 25 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SET_DATA bound to: 1 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000010 
	Parameter POLL bound to: 3 - type: integer 
	Parameter READ bound to: 1 - type: integer 
	Parameter WRITE bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
	Parameter CONFIG_MANAGEMENT_ADD bound to: 17'b00000010100000000 
	Parameter CONFIG_FLOW_CTRL_ADD bound to: 17'b00000010000001100 
	Parameter RECEIVER_ADD bound to: 17'b00000010000000100 
	Parameter TRANSMITTER_ADD bound to: 17'b00000010000001000 
	Parameter SPEED_CONFIG_ADD bound to: 17'b00000010000010000 
	Parameter CONFIG_UNI0_CTRL_ADD bound to: 17'b00000011100000000 
	Parameter CONFIG_UNI1_CTRL_ADD bound to: 17'b00000011100000100 
	Parameter CONFIG_ADDR_CTRL_ADD bound to: 17'b00000011100001000 
	Parameter MDIO_CONTROL bound to: 17'b00000010100000100 
	Parameter MDIO_TX_DATA bound to: 17'b00000010100001000 
	Parameter MDIO_RX_DATA bound to: 17'b00000010100001100 
	Parameter MDIO_OP_RD bound to: 2'b10 
	Parameter MDIO_OP_WR bound to: 2'b01 
	Parameter PHY_ADDR bound to: 8'b00000111 
	Parameter PHY_CONTROL_REG bound to: 8'b00000000 
	Parameter PHY_STATUS_REG bound to: 8'b00000001 
	Parameter PHY_ABILITY_REG bound to: 8'b00000100 
	Parameter PHY_1000BASET_CONTROL_REG bound to: 8'b00001001 
INFO: [Synth 8-251] ** Note: Setting MDC Frequency to 2.5MHZ.... [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:270]
INFO: [Synth 8-251] ** Note: Programming MAC speed [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:283]
INFO: [Synth 8-251] ** Note: Checking for PHY [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:300]
INFO: [Synth 8-251] ** Note: Setting PHY 1G advertisement [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:320]
INFO: [Synth 8-251] ** Note: Setting PHY 10/100M advertisement [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:331]
INFO: [Synth 8-251] ** Note: Applying PHY software reset [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:344]
INFO: [Synth 8-251] ** Note: Settling PHY Loopback [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:361]
INFO: [Synth 8-251] ** Note: Wait for Autonegotiation to complete [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:371]
INFO: [Synth 8-251] ** Note: Reseting MAC RX [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:388]
INFO: [Synth 8-251] ** Note: Reseting MAC TX [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:401]
INFO: [Synth 8-251] ** Note: Setting MDC Frequency to 2.5MHZ.... [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:416]
INFO: [Synth 8-251] ** Note: Disabling Flow control.... [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:425]
INFO: [Synth 8-251] ** Note: Configuring unicast address(low word).... [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:433]
INFO: [Synth 8-251] ** Note: Configuring unicast address(high word).... [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:441]
INFO: [Synth 8-251] ** Note: Setting core to promiscuous mode.... [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:449]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' (11#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.v:64]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/tri_mode_ethernet_mac_0_fifo_block.v:89]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_support' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/support/tri_mode_ethernet_mac_0_support.v:66]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_support_resets' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/support/tri_mode_ethernet_mac_0_support_resets.v:56]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_support_resets' (12#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/support/tri_mode_ethernet_mac_0_support_resets.v:56]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (13#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/tri_mode_ethernet_mac_0_stub.vhdl:69]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_support' (14#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/support/tri_mode_ethernet_mac_0_support.v:66]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v:71]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:100]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer 
	Parameter IDLE_s bound to: 4'b0000 
	Parameter QUEUE1_s bound to: 4'b0001 
	Parameter QUEUE2_s bound to: 4'b0010 
	Parameter QUEUE3_s bound to: 4'b0011 
	Parameter START_DATA1_s bound to: 4'b0100 
	Parameter DATA_PRELOAD1_s bound to: 4'b0101 
	Parameter DATA_PRELOAD2_s bound to: 4'b0110 
	Parameter WAIT_HANDSHAKE_s bound to: 4'b0111 
	Parameter FRAME_s bound to: 4'b1000 
	Parameter HANDSHAKE_s bound to: 4'b1001 
	Parameter FINISH_s bound to: 4'b1010 
	Parameter DROP_ERR_s bound to: 4'b1011 
	Parameter DROP_s bound to: 4'b1100 
	Parameter RETRANSMIT_ERR_s bound to: 4'b1101 
	Parameter RETRANSMIT_s bound to: 4'b1111 
	Parameter WAIT_s bound to: 2'b00 
	Parameter DATA_s bound to: 2'b01 
	Parameter EOF_s bound to: 2'b10 
	Parameter OVFLOW_s bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:247]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:268]
INFO: [Synth 8-226] default block is never used [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:322]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_bram_tdp.v:66]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' (15#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_bram_tdp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' (16#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:100]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v:111]
	Parameter WAIT_s bound to: 3'b000 
	Parameter QUEUE1_s bound to: 3'b001 
	Parameter QUEUE2_s bound to: 3'b010 
	Parameter QUEUE3_s bound to: 3'b011 
	Parameter QUEUE_SOF_s bound to: 3'b100 
	Parameter SOF_s bound to: 3'b101 
	Parameter DATA_s bound to: 3'b110 
	Parameter EOF_s bound to: 3'b111 
	Parameter IDLE_s bound to: 3'b000 
	Parameter FRAME_s bound to: 3'b001 
	Parameter GF_s bound to: 3'b010 
	Parameter BF_s bound to: 3'b011 
	Parameter OVFLOW_s bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v:255]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' (17#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v:111]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' (18#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v:71]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' (19#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/tri_mode_ethernet_mac_0_fifo_block.v:89]
WARNING: [Synth 8-6014] Unused sequential element rx_stats_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/ethernet_mac_interface.v:386]
WARNING: [Synth 8-6014] Unused sequential element rx_stats_toggle_sync_reg_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/ethernet_mac_interface.v:399]
WARNING: [Synth 8-6014] Unused sequential element rx_stats_shift_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/ethernet_mac_interface.v:407]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/ethernet_mac_interface.v:423]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_toggle_sync_reg_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/ethernet_mac_interface.v:436]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_shift_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/ethernet_mac_interface.v:444]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_mac_interface' (20#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/ethernet_mac_interface.v:133]
INFO: [Synth 8-6157] synthesizing module 'CC_2_ETH_TX_Packing' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'CC_2_ETH_TX_Packing' (20#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:54]
INFO: [Synth 8-6157] synthesizing module 'CC_2_fake_data_sent' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'CC_2_fake_data_sent' (20#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:62]
INFO: [Synth 8-6157] synthesizing module 'user_tx_2_SC' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'user_tx_2_SC' (20#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:33]
INFO: [Synth 8-6157] synthesizing module 'user_tx_2_SC' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'user_tx_2_SC' (20#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:33]
INFO: [Synth 8-6157] synthesizing module 'user_tx_2_SC' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'user_tx_2_SC' (20#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:33]
INFO: [Synth 8-6157] synthesizing module 'fake_data_sent' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/fake_data_sent.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ETH_TX_Submodule_Sending_FSM' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:6]
	Parameter PACKAET_NUMBER bound to: 22 - type: integer 
	Parameter PACKET_SIZE bound to: 176 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter WAITING_FOR_GRANT bound to: 3'b001 
	Parameter SENDING_DATA bound to: 3'b010 
	Parameter LAST_PACKET bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'ETH_TX_Submodule_Sending_FSM' (21#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:6]
INFO: [Synth 8-638] synthesizing module 'vio_fake_data' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/vio_fake_data_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'ila_fake_data_monitor' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/ila_fake_data_monitor_stub.vhdl:19]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst'. This will prevent further optimization [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/fake_data_sent.sv:81]
INFO: [Synth 8-6155] done synthesizing module 'fake_data_sent' (22#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/fake_data_sent.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Sendback_Center' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Sendback_Center.sv:13]
INFO: [Synth 8-638] synthesizing module 'fifo_ETH_TX' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/fifo_ETH_TX_stub.vhdl:24]
WARNING: [Synth 8-7023] instance 'fifo_ETH_TX_inst' of module 'fifo_ETH_TX' has 13 connections declared, but only 11 given [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Sendback_Center.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'Sendback_Center' (23#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Sendback_Center.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ETH_TX_Packing' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Packing.sv:12]
	Parameter IDLE bound to: 3'b000 
	Parameter LOAD_LENGTH_W bound to: 3'b001 
	Parameter LOAD_LENGTH bound to: 3'b010 
	Parameter LOAD_ETH_HEADER bound to: 3'b011 
	Parameter SEND_HEADER bound to: 3'b100 
	Parameter SEND_DATA bound to: 3'b101 
	Parameter SEND_DATA_W bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
	Parameter HEADER_BYTE bound to: 10'b0000010000 
INFO: [Synth 8-638] synthesizing module 'vio_ETH_TX_PRELOAD' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/vio_ETH_TX_PRELOAD_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'ila_ETH_TX_PACKING' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/ila_ETH_TX_PACKING_stub.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'ETH_TX_Packing' (24#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Packing.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ETH_RX_Filter' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_RX_Filter.sv:6]
	Parameter IDLE bound to: 3'b000 
	Parameter GET_SRC_MAC bound to: 3'b001 
	Parameter GET_DST_MAC bound to: 3'b010 
	Parameter GET_ETH_TYPE bound to: 3'b011 
	Parameter GET_DATA bound to: 3'b100 
	Parameter DUMP_DATA bound to: 3'b101 
	Parameter PC_MAC_ADDR bound to: 48'b110110001001111011110011001001000001011010010010 
	Parameter LOCAL_MAC_ADDR bound to: 48'b000000000010001100100000001000010010001000100011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_RX_Filter.sv:62]
WARNING: [Synth 8-6014] Unused sequential element received_src_MAC_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_RX_Filter.sv:54]
WARNING: [Synth 8-6014] Unused sequential element received_eth_type_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_RX_Filter.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'ETH_RX_Filter' (25#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_RX_Filter.sv:6]
INFO: [Synth 8-638] synthesizing module 'ila_eth_rx' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/ila_eth_rx_stub.vhdl:17]
INFO: [Synth 8-6157] synthesizing module 'Control_Center' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Control_Center.sv:8]
	Parameter IDLE bound to: 3'b000 
	Parameter GET_CMD bound to: 3'b001 
	Parameter GET_DATA bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'CC_2_CC' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'CC_2_CC' (25#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/sys_defs.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Control_Center.sv:87]
INFO: [Synth 8-155] case statement is not full and has no default [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Control_Center.sv:228]
INFO: [Synth 8-155] case statement is not full and has no default [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Control_Center.sv:302]
INFO: [Synth 8-6157] synthesizing module 'Risingedge_Pulse' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Risingedge_Pulse.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Risingedge_Pulse' (26#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Risingedge_Pulse.v:4]
INFO: [Synth 8-6157] synthesizing module 'ETH_TX_Submodule_Sending_FSM__parameterized0' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:6]
	Parameter PACKAET_NUMBER bound to: 50 - type: integer 
	Parameter PACKET_SIZE bound to: 400 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter WAITING_FOR_GRANT bound to: 3'b001 
	Parameter SENDING_DATA bound to: 3'b010 
	Parameter LAST_PACKET bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'ETH_TX_Submodule_Sending_FSM__parameterized0' (26#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'Control_Center' (27#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/Control_Center.sv:8]
INFO: [Synth 8-638] synthesizing module 'top' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:107]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:377]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:391]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:391]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:391]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:391]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:391]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:391]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_gen_inst' of component 'clk_wiz_0' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:404]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/clk_wiz_0_stub.vhdl:18]
INFO: [Synth 8-113] binding component instance 'BUFG_inst_0' to cell 'BUFG' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:441]
INFO: [Synth 8-113] binding component instance 'BUFG_inst_1' to cell 'BUFG' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:453]
INFO: [Synth 8-113] binding component instance 'BUFG_inst_2' to cell 'BUFG' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:474]
INFO: [Synth 8-3491] module 'mezz_jtag_emul' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:37' bound to instance 'mezz_jtag_emul_inst' of component 'mezz_jtag_emul' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:497]
INFO: [Synth 8-638] synthesizing module 'mezz_jtag_emul' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:123]
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_gen_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen_4ch.vhd:33' bound to instance 'prbs_gen_4ch_inst' of component 'prbs_gen_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:330]
INFO: [Synth 8-638] synthesizing module 'prbs_gen_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen_4ch.vhd:60]
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_gen' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen.vhd:34' bound to instance 'prbs_gen_ch0_inst' of component 'prbs_gen' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen_4ch.vhd:80]
INFO: [Synth 8-638] synthesizing module 'prbs_gen' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen.vhd:50]
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'PRBS_ANY' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_any.vhd:107' bound to instance 'I_PRBS_ANY_GEN' of component 'PRBS_ANY' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen.vhd:91]
INFO: [Synth 8-638] synthesizing module 'PRBS_ANY' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_any.vhd:124]
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PRBS_ANY' (28#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_any.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'prbs_gen' (29#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen.vhd:50]
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_gen' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen.vhd:34' bound to instance 'prbs_gen_ch1_ins' of component 'prbs_gen' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen_4ch.vhd:96]
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_gen' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen.vhd:34' bound to instance 'prbs_gen_ch2_ins' of component 'prbs_gen' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen_4ch.vhd:112]
	Parameter CHK_MODE bound to: 0 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_gen' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen.vhd:34' bound to instance 'prbs_gen_ch3_ins' of component 'prbs_gen' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen_4ch.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'prbs_gen_4ch' (30#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_gen_4ch.vhd:60]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_1jtagm_3jtags_tms_inst' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:420]
INFO: [Synth 8-638] synthesizing module 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:64]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:35' bound to instance 'prbs_chk_ch0' of component 'prbs_chk' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:87]
INFO: [Synth 8-638] synthesizing module 'prbs_chk' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:53]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'PRBS_ANY' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_any.vhd:107' bound to instance 'I_PRBS_ANY_CHK' of component 'PRBS_ANY' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:105]
INFO: [Synth 8-638] synthesizing module 'PRBS_ANY__parameterized1' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_any.vhd:124]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PRBS_ANY__parameterized1' (30#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_any.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'prbs_chk' (31#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:53]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:35' bound to instance 'prbs_chk_ch1' of component 'prbs_chk' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:103]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:35' bound to instance 'prbs_chk_ch2' of component 'prbs_chk' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:119]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:35' bound to instance 'prbs_chk_ch3' of component 'prbs_chk' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'prbs_chk_4ch' (32#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:64]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_4jtags_tms_inst' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:451]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_4jtags_tms_inst1' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:482]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_4jtags_tms_inst2' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:514]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_jtags_3tms1tck_inst' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:545]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_jtags_4tck_inst' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:576]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_jtags_4tck_inst1' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:607]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_jtags_4tck_inst2' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:639]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_jtags_4tck_inst3' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:670]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_jtags_1tck3ttc_inst3' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:701]
	Parameter CHK_MODE bound to: 1 - type: bool 
	Parameter INV_PATTERN bound to: 0 - type: bool 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'prbs_chk_4ch' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk_4ch.vhd:32' bound to instance 'prbs_chk_jtags_3ttc_inst3' of component 'prbs_chk_4ch' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:733]
WARNING: [Synth 8-6014] Unused sequential element sipo_tck40_gen[4].tck_s_i_pl_tmp_reg[4] was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:857]
WARNING: [Synth 8-6014] Unused sequential element sipo_tck40_gen_load[4].tck_s_i_pl_cnt_reg[4] was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:871]
WARNING: [Synth 8-6014] Unused sequential element sipo_tck40_gen_load[4].tck_s_i_pl_reg[4] was removed.  [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'mezz_jtag_emul' (33#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/mezz_jtag_emul.vhd:123]
INFO: [Synth 8-3491] module 'vio_0' declared at '/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio_0' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:582]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/.Xil/Vivado-12624-t3pers21.physics.lsa.umich.edu/realtime/vio_0_stub.vhdl:70]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mezz_jtag_emul_inst'. This will prevent further optimization [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:497]
INFO: [Synth 8-256] done synthesizing module 'top' (34#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/top.vhd:107]
INFO: [Synth 8-6157] synthesizing module 'ETH_TX_Submodule_Sending_FSM__parameterized1' [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:6]
	Parameter PACKAET_NUMBER bound to: 136 - type: integer 
	Parameter PACKET_SIZE bound to: 1088 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter WAITING_FOR_GRANT bound to: 3'b001 
	Parameter SENDING_DATA bound to: 3'b010 
	Parameter LAST_PACKET bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'ETH_TX_Submodule_Sending_FSM__parameterized1' (34#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ethernet_inst'. This will prevent further optimization [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/top_wrap.sv:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ETH_RX_Filter_inst'. This will prevent further optimization [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/top_wrap.sv:219]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Control_Center_inst'. This will prevent further optimization [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/top_wrap.sv:262]
INFO: [Synth 8-6155] done synthesizing module 'top_wrap' (35#1) [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/top_wrap.sv:3]
WARNING: [Synth 8-3331] design mezz_jtag_emul has unconnected port tck_slave_i[4]
WARNING: [Synth 8-3331] design top has unconnected port sma_clk_p
WARNING: [Synth 8-3331] design top has unconnected port sma_clk_n
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_tx_client_fifo has unconnected port tx_collision
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_tx_client_fifo has unconnected port tx_retransmit
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port s_axi_bresp[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port s_axi_bresp[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port s_axi_rresp[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port s_axi_rresp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2118.203 ; gain = 277.438 ; free physical = 1814 ; free virtual = 8207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.043 ; gain = 293.277 ; free physical = 1816 ; free virtual = 8209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.043 ; gain = 293.277 ; free physical = 1816 ; free virtual = 8209
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2143.949 ; gain = 0.000 ; free physical = 1775 ; free virtual = 8168
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/bufg_clkin1' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout3_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/bufg_clkin1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout2_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout3_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'top_inst/vio_inst'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'top_inst/vio_inst'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'top_inst/clk_gen_inst'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'top_inst/clk_gen_inst'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/ila_fake_data_monitor/ila_fake_data_monitor/ila_fake_data_monitor_in_context.xdc] for cell 'fake_data_sent_inst/ila_fake_data_monitor_inst'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/ila_fake_data_monitor/ila_fake_data_monitor/ila_fake_data_monitor_in_context.xdc] for cell 'fake_data_sent_inst/ila_fake_data_monitor_inst'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/vio_ETH_TX_PRELOAD/vio_ETH_TX_PRELOAD/vio_ETH_TX_PRELOAD_in_context.xdc] for cell 'ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/vio_ETH_TX_PRELOAD/vio_ETH_TX_PRELOAD/vio_ETH_TX_PRELOAD_in_context.xdc] for cell 'ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/vio_fake_data/vio_fake_data/vio_fake_data_in_context.xdc] for cell 'fake_data_sent_inst/vio_fake_data_inst'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/vio_fake_data/vio_fake_data/vio_fake_data_in_context.xdc] for cell 'fake_data_sent_inst/vio_fake_data_inst'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/ila_ETH_TX_PACKING/ila_ETH_TX_PACKING/ila_ETH_TX_PACKING_in_context.xdc] for cell 'ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/ila_ETH_TX_PACKING/ila_ETH_TX_PACKING/ila_ETH_TX_PACKING_in_context.xdc] for cell 'ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/fifo_ETH_TX/fifo_ETH_TX/fifo_ETH_TX_in_context.xdc] for cell 'Sendback_Center_inst/fifo_ETH_TX_inst'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/fifo_ETH_TX/fifo_ETH_TX/fifo_ETH_TX_in_context.xdc] for cell 'Sendback_Center_inst/fifo_ETH_TX_inst'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/ila_eth_rx/ila_eth_rx/ila_eth_rx_in_context.xdc] for cell 'ila_eth_rx_inst'
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/ila_eth_rx/ila_eth_rx/ila_eth_rx_in_context.xdc] for cell 'ila_eth_rx_inst'
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/constrain/constrain_test_env_position.xdc]
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/constrain/constrain_test_env_position.xdc]
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/constrain/constrain_test_env_timing.xdc]
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/constrain/constrain_test_env_timing.xdc]
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/constrain/tri_mode_ethernet_mac_0_example_design.xdc]
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/constrain/tri_mode_ethernet_mac_0_example_design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/constrain/tri_mode_ethernet_mac_0_example_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/constrain/tri_mode_ethernet_mac_0_user_phytiming.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/constrain/tri_mode_ethernet_mac_0_user_phytiming.xdc:30]
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/constrain/tri_mode_ethernet_mac_0_user_phytiming.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/constrain/tri_mode_ethernet_mac_0_user_phytiming.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.340 ; gain = 0.000 ; free physical = 1579 ; free virtual = 7992
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGCE => BUFGCTRL: 4 instances
  OBUFDS => OBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2355.340 ; gain = 0.000 ; free physical = 1579 ; free virtual = 7992
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_eth_rx_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Sendback_Center_inst/fifo_ETH_TX_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2355.340 ; gain = 514.574 ; free physical = 1764 ; free virtual = 8179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2355.340 ; gain = 514.574 ; free physical = 1764 ; free virtual = 8179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for osc_clk_n. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for osc_clk_n. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for osc_clk_p. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for osc_clk_p. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for mdc. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mdc. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for mdio. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mdio. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for mii_tx_clk. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_tx_clk. (constraint file  /home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 55).
Applied set_property DONT_TOUCH = true for top_inst/vio_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_inst/clk_gen_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fake_data_sent_inst/ila_fake_data_monitor_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fake_data_sent_inst/vio_fake_data_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Sendback_Center_inst/fifo_ETH_TX_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_eth_rx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2355.340 ; gain = 514.574 ; free physical = 1764 ; free virtual = 8179
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-802] inferred FSM for state register 'mdio_access_sm_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-5587] ROM size for "start_mdio" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drive_mdio" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'tri_mode_ethernet_mac_0_support_resets'
INFO: [Synth 8-5544] ROM "idelay_reset_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:1069]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/ethernet_mac_interface/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v:504]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'ETH_TX_Submodule_Sending_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'ETH_TX_Packing'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'ETH_RX_Filter'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'ETH_TX_Submodule_Sending_FSM__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Control_Center'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:61]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/imports/prbs/prbs_chk.vhd:61]
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'ETH_TX_Submodule_Sending_FSM__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                SET_DATA |                             1000 |                               01
                    INIT |                             0100 |                               10
                    POLL |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mdio_access_sm_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STARTUP |                            00000 |                            00000
            UPDATE_SPEED |                            00001 |                            00001
                 MDIO_RD |                            00010 |                            00010
         MDIO_POLL_CHECK |                            00011 |                            00011
                 MDIO_1G |                            00100 |                            00100
             MDIO_10_100 |                            00101 |                            00101
            MDIO_RESTART |                            00110 |                            01100
           MDIO_LOOPBACK |                            00111 |                            01101
              MDIO_STATS |                            01000 |                            01110
   MDIO_STATS_POLL_CHECK |                            01001 |                            01111
            RESET_MAC_RX |                            01010 |                            10001
            RESET_MAC_TX |                            01011 |                            10000
               CNFG_MDIO |                            01100 |                            10010
               CNFG_FLOW |                            01101 |                            10011
            CNFG_LO_ADDR |                            01110 |                            10100
            CNFG_HI_ADDR |                            01111 |                            10101
             CNFG_FILTER |                            10000 |                            10110
             CHECK_SPEED |                            10001 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                    0000000000001 |                             0000
                 iSTATE5 |                    0000000000010 |                             0001
                 iSTATE1 |                    0000000000100 |                             0010
                  iSTATE |                    0000000001000 |                             0011
                 iSTATE0 |                    0000000010000 |                             0100
                iSTATE11 |                    0000000100000 |                             0101
                iSTATE10 |                    0000001000000 |                             0110
                 iSTATE8 |                    0000010000000 |                             0111
                 iSTATE9 |                    0000100000000 |                             1000
                 iSTATE7 |                    0001000000000 |                             1001
                 iSTATE4 |                    0010000000000 |                             1010
                 iSTATE3 |                    0100000000000 |                             1011
                 iSTATE2 |                    1000000000000 |                             1100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_support_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_s |                             0000 |                             0000
                QUEUE1_s |                             0001 |                             0001
                QUEUE2_s |                             0010 |                             0010
                QUEUE3_s |                             0011 |                             0011
           START_DATA1_s |                             0100 |                             0100
         DATA_PRELOAD1_s |                             0101 |                             0101
                 FRAME_s |                             0110 |                             1000
             HANDSHAKE_s |                             0111 |                             1001
                FINISH_s |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_s |                               01 |                               00
                  DATA_s |                               11 |                               01
                OVFLOW_s |                               00 |                               11
                   EOF_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_s |                         00000001 |                              000
                QUEUE1_s |                         00000010 |                              001
                QUEUE2_s |                         00000100 |                              010
                QUEUE3_s |                         00001000 |                              011
             QUEUE_SOF_s |                         00010000 |                              100
                  DATA_s |                         00100000 |                              110
                   EOF_s |                         01000000 |                              111
                   SOF_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_s |                            00001 |                              000
                 FRAME_s |                            00010 |                              001
                OVFLOW_s |                            00100 |                              100
                    GF_s |                            01000 |                              010
                    BF_s |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
       WAITING_FOR_GRANT |                               01 |                              001
            SENDING_DATA |                               10 |                              010
             LAST_PACKET |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'ETH_TX_Submodule_Sending_FSM'
INFO: [Synth 8-6159] Found Keep on FSM register 'STATE_reg' in module 'ETH_TX_Packing', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           LOAD_LENGTH_W |                              001 |                              001
             LOAD_LENGTH |                              010 |                              010
         LOAD_ETH_HEADER |                              011 |                              011
             SEND_HEADER |                              100 |                              100
               SEND_DATA |                              101 |                              101
                    DONE |                              111 |                              111
             SEND_DATA_W |                              110 |                              110
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
             GET_SRC_MAC |                              001 |                              001
             GET_DST_MAC |                              010 |                              010
            GET_ETH_TYPE |                              011 |                              011
                GET_DATA |                              100 |                              100
               DUMP_DATA |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'ETH_RX_Filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
       WAITING_FOR_GRANT |                               01 |                              001
            SENDING_DATA |                               10 |                              010
             LAST_PACKET |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'ETH_TX_Submodule_Sending_FSM__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                              000
                 GET_CMD |                              010 |                              001
                GET_DATA |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'Control_Center'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
       WAITING_FOR_GRANT |                               01 |                              001
            SENDING_DATA |                               10 |                              010
             LAST_PACKET |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'ETH_TX_Submodule_Sending_FSM__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2355.344 ; gain = 514.578 ; free physical = 1748 ; free virtual = 8165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_reg_reg [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:60]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 44    
	   2 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 41    
	  39 Input      6 Bit       Adders := 44    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 44    
+---XORs : 
	   2 Input      1 Bit         XORs := 325   
	   3 Input      1 Bit         XORs := 1760  
+---Registers : 
	             1088 Bit    Registers := 1     
	              400 Bit    Registers := 1     
	              352 Bit    Registers := 1     
	              176 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               40 Bit    Registers := 136   
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 48    
	               24 Bit    Registers := 44    
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 43    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 122   
+---RAMs : 
	              36K Bit         RAMs := 2     
+---Muxes : 
	   4 Input   1088 Bit        Muxes := 1     
	   4 Input    400 Bit        Muxes := 1     
	   5 Input    368 Bit        Muxes := 1     
	   2 Input    368 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   3 Input    352 Bit        Muxes := 2     
	   4 Input    176 Bit        Muxes := 1     
	   8 Input    128 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 3     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	  18 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 67    
	  18 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 14    
	   9 Input      4 Bit        Muxes := 12    
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 11    
	  18 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 96    
	   4 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 7     
	  18 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_reg_reg [/home/xx/work/KC705_DAQ/KC705_DAQ.srcs/sources_1/new/ETH_firmware/source/Test_env/ETH_TX_Submodule_Sending_FSM.sv:60]
Hierarchical RTL Component report 
Module tri_mode_ethernet_mac_0_example_design_clocks 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tri_mode_ethernet_mac_0_example_design_resets 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module tri_mode_ethernet_mac_0_axi_lite_sm 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   5 Input     12 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 11    
Module tri_mode_ethernet_mac_0_support_resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tri_mode_ethernet_mac_0_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module tri_mode_ethernet_mac_0_tx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 14    
	   9 Input      4 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module tri_mode_ethernet_mac_0_rx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ethernet_mac_interface 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ETH_TX_Submodule_Sending_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              176 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    176 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module fake_data_sent 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module Sendback_Center 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module ETH_TX_Packing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input    128 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
Module ETH_RX_Filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     48 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module Risingedge_Pulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ETH_TX_Submodule_Sending_FSM__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              400 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    400 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module Control_Center 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              352 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input    368 Bit        Muxes := 1     
	   2 Input    368 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   3 Input    352 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module PRBS_ANY 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 80    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
Module prbs_gen 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PRBS_ANY__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
Module prbs_chk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	  39 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mezz_jtag_emul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 38    
+---Registers : 
	               40 Bit    Registers := 88    
	                6 Bit    Registers := 38    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module ETH_TX_Submodule_Sending_FSM__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	             1088 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   1088 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mezz_jtag_emul has unconnected port tck_slave_i[4]
WARNING: [Synth 8-3331] design top has unconnected port sma_clk_p
WARNING: [Synth 8-3331] design top has unconnected port sma_clk_n
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[0]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[1]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[2]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[3]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[4]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[5]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[6]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/\data_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[0] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_reg_addr_reg[1]' (FDRE) to 'ethernet_inst/axi_lite_controller/mdio_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_reg_addr_reg[4]' (FDRE) to 'ethernet_inst/axi_lite_controller/mdio_reg_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_reg_addr_reg[5]' (FDRE) to 'ethernet_inst/axi_lite_controller/mdio_reg_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_reg_addr_reg[6]' (FDRE) to 'ethernet_inst/axi_lite_controller/mdio_reg_addr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/mdio_reg_addr_reg[7] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/speed_reg[0]' (FDE) to 'ethernet_inst/axi_lite_controller/speed_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ethernet_inst/\axi_lite_controller/speed_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\pause_shift_reg[0] )
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[8]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[17]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[34]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[67]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[150]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[150]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[151]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[151]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[156]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[156]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[157]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[0]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[2]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/pause_shift_reg[1]' (FD) to 'ethernet_inst/pause_req_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/pause_req_reg)
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[16]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[165]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[25]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[42]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[42]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[75]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[158]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[158]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[159]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[159]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[164]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[3]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[33]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[166]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[50]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[83]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[166]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[167]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[167]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[172]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[4]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[41]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[174]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[58]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[91]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[174]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg_reg[175]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[5]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/tdata_reg[6]' (FDRE) to 'fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/tdata_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[6]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[0]' (FDRE) to 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[7]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[0]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[8]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[0]' (FDRE) to 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[9]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[10]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[11]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[1]' (FDRE) to 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[12]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[1]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[13]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[1]' (FDRE) to 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[2]' (FDRE) to 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[1]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[15]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[2]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[16]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[2]' (FDRE) to 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[17]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/mdio_wr_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[18]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[19]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[12]' (FDRE) to 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[20]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[7]' (FDRE) to 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[21]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[16]' (FDRE) to 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[22]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[23]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[24]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[25]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[20]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[26]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[21]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[20]' (FDRE) to 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[27]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[22]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[21]' (FDRE) to 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[28]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[11]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[22]' (FDRE) to 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[29]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[24]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[11]' (FDRE) to 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[30]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[17]' (FDRE) to 'ethernet_inst/axi_lite_controller/axi_wr_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[24]' (FDRE) to 'ethernet_inst/axi_lite_controller/s_axi_wdata_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[31]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[13]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/mdio_wr_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[32]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[33]' (FD) to 'ethernet_inst/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[27]' (FDE) to 'ethernet_inst/axi_lite_controller/mdio_wr_data_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/mdio_wr_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tuser_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 2355.344 ; gain = 514.578 ; free physical = 1653 ; free virtual = 8120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ethernet_inst | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ethernet_inst | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 2355.344 ; gain = 514.578 ; free physical = 1531 ; free virtual = 8005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 2355.344 ; gain = 514.578 ; free physical = 1512 ; free virtual = 7988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ethernet_inst | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ethernet_inst | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'top_inst/mezz_jtag_emul_inst/prbs_gen_4ch_inst/prbs_gen_ch2_ins/err_injerr_tmp_reg[0]' (FD) to 'top_inst/mezz_jtag_emul_inst/prbs_gen_4ch_inst/prbs_gen_ch0_inst/err_injerr_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_inst/mezz_jtag_emul_inst/prbs_gen_4ch_inst/prbs_gen_ch1_ins/err_injerr_tmp_reg[0]' (FD) to 'top_inst/mezz_jtag_emul_inst/prbs_gen_4ch_inst/prbs_gen_ch0_inst/err_injerr_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_inst/mezz_jtag_emul_inst/prbs_gen_4ch_inst/prbs_gen_ch0_inst/err_injerr_tmp_reg[1]' (FD) to 'top_inst/mezz_jtag_emul_inst/prbs_gen_4ch_inst/prbs_gen_ch1_ins/err_injerr_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_inst/mezz_jtag_emul_inst/prbs_gen_4ch_inst/prbs_gen_ch2_ins/err_injerr_tmp_reg[1]' (FD) to 'top_inst/mezz_jtag_emul_inst/prbs_gen_4ch_inst/prbs_gen_ch1_ins/err_injerr_tmp_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 2668.336 ; gain = 827.570 ; free physical = 1506 ; free virtual = 7982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12] is being inverted and renamed to trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 2668.340 ; gain = 827.574 ; free physical = 1501 ; free virtual = 7978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 2668.340 ; gain = 827.574 ; free physical = 1501 ; free virtual = 7978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:41 . Memory (MB): peak = 2668.340 ; gain = 827.574 ; free physical = 1502 ; free virtual = 7979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:41 . Memory (MB): peak = 2668.340 ; gain = 827.574 ; free physical = 1502 ; free virtual = 7979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:42 . Memory (MB): peak = 2668.340 ; gain = 827.574 ; free physical = 1503 ; free virtual = 7979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:42 . Memory (MB): peak = 2668.340 ; gain = 827.574 ; free physical = 1503 ; free virtual = 7979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ethernet_mac_interface | axi_lite_controller/count_shift_reg[20]                        | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ethernet_mac_interface | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Control_Center         | ETH_TX_Submodule_Sending_CC_inst/data_reg_reg[351]             | 32     | 8     | YES          | NO                 | YES               | 0      | 8       | 
+-----------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |tri_mode_ethernet_mac_0 |         1|
|2     |vio_fake_data           |         1|
|3     |ila_fake_data_monitor   |         1|
|4     |vio_ETH_TX_PRELOAD      |         1|
|5     |ila_ETH_TX_PACKING      |         1|
|6     |clk_wiz_0               |         1|
|7     |vio_0                   |         1|
|8     |ila_eth_rx              |         1|
|9     |fifo_ETH_TX             |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_wiz_0_bbox_7               |     1|
|2     |fifo_ETH_TX_bbox_3             |     1|
|3     |ila_ETH_TX_PACKING_bbox_5      |     1|
|4     |ila_eth_rx_bbox_6              |     1|
|5     |ila_fake_data_monitor_bbox_2   |     1|
|6     |tri_mode_ethernet_mac_0_bbox_0 |     1|
|7     |vio_0_bbox_8                   |     1|
|8     |vio_ETH_TX_PRELOAD_bbox_4      |     1|
|9     |vio_fake_data_bbox_1           |     1|
|10    |BUFG                           |     3|
|11    |BUFGCE                         |     4|
|12    |CARRY4                         |   371|
|13    |IDELAYCTRL                     |     1|
|14    |LUT1                           |   102|
|15    |LUT2                           |   543|
|16    |LUT3                           |  4304|
|17    |LUT4                           |   524|
|18    |LUT5                           |  1021|
|19    |LUT6                           |  1095|
|20    |MMCME2_ADV                     |     1|
|21    |RAMB36E1_1                     |     2|
|22    |SRL16E                         |     8|
|23    |SRLC32E                        |     9|
|24    |FDPE                           |    40|
|25    |FDRE                           |  7641|
|26    |FDSE                           |  3345|
|27    |IBUF                           |    59|
|28    |IBUFDS                         |     7|
|29    |OBUF                           |    44|
|30    |OBUFDS                         |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+----------------------------------------------+------+
|      |Instance                                             |Module                                        |Cells |
+------+-----------------------------------------------------+----------------------------------------------+------+
|1     |top                                                  |                                              | 19476|
|2     |  ethernet_inst                                      |ethernet_mac_interface                        |  1106|
|3     |    rx_stats_sync                                    |tri_mode_ethernet_mac_0_sync_block__3         |     5|
|4     |    tx_stats_sync                                    |tri_mode_ethernet_mac_0_sync_block__4         |     5|
|5     |    axi_lite_controller                              |tri_mode_ethernet_mac_0_axi_lite_sm           |   263|
|6     |      update_speed_sync_inst                         |tri_mode_ethernet_mac_0_sync_block__5         |     5|
|7     |    example_clocks                                   |tri_mode_ethernet_mac_0_example_design_clocks |    19|
|8     |      lock_sync                                      |tri_mode_ethernet_mac_0_sync_block__1         |     5|
|9     |      mmcm_reset_gen                                 |tri_mode_ethernet_mac_0_reset_sync__1         |     5|
|10    |      clock_generator                                |tri_mode_ethernet_mac_0_clk_wiz               |     4|
|11    |    example_resets                                   |tri_mode_ethernet_mac_0_example_design_resets |    53|
|12    |      dcm_sync                                       |tri_mode_ethernet_mac_0_sync_block__2         |     5|
|13    |      glbl_reset_gen                                 |tri_mode_ethernet_mac_0_reset_sync__2         |     5|
|14    |      axi_lite_reset_gen                             |tri_mode_ethernet_mac_0_reset_sync__3         |     5|
|15    |      gtx_reset_gen                                  |tri_mode_ethernet_mac_0_reset_sync__4         |     5|
|16    |      chk_reset_gen                                  |tri_mode_ethernet_mac_0_reset_sync__5         |     5|
|17    |    trimac_fifo_block                                |tri_mode_ethernet_mac_0_fifo_block            |   757|
|18    |      rx_mac_reset_gen                               |tri_mode_ethernet_mac_0_reset_sync__7         |     5|
|19    |      tx_mac_reset_gen                               |tri_mode_ethernet_mac_0_reset_sync            |     5|
|20    |      trimac_sup_block                               |tri_mode_ethernet_mac_0_support               |   164|
|21    |        tri_mode_ethernet_mac_support_resets_i       |tri_mode_ethernet_mac_0_support_resets        |    22|
|22    |          idelayctrl_reset_gen                       |tri_mode_ethernet_mac_0_reset_sync__6         |     5|
|23    |      user_side_FIFO                                 |tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo   |   583|
|24    |        rx_fifo_i                                    |tri_mode_ethernet_mac_0_rx_client_fifo        |   232|
|25    |          resync_wr_store_frame_tog                  |tri_mode_ethernet_mac_0_sync_block__11        |     5|
|26    |          sync_rd_addr_tog                           |tri_mode_ethernet_mac_0_sync_block            |     5|
|27    |          rx_ramgen_i                                |tri_mode_ethernet_mac_0_bram_tdp_100          |     7|
|28    |        tx_fifo_i                                    |tri_mode_ethernet_mac_0_tx_client_fifo        |   351|
|29    |          resync_rd_tran_frame_tog                   |tri_mode_ethernet_mac_0_sync_block__6         |     5|
|30    |          resync_wr_frame_in_fifo                    |tri_mode_ethernet_mac_0_sync_block__7         |     5|
|31    |          resync_wr_frames_in_fifo                   |tri_mode_ethernet_mac_0_sync_block__8         |     5|
|32    |          resync_fif_valid_tog                       |tri_mode_ethernet_mac_0_sync_block__9         |     5|
|33    |          resync_rd_txfer_tog                        |tri_mode_ethernet_mac_0_sync_block__10        |     5|
|34    |          tx_ramgen_i                                |tri_mode_ethernet_mac_0_bram_tdp              |     5|
|35    |  fake_data_sent_inst                                |fake_data_sent                                |   285|
|36    |    ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst |ETH_TX_Submodule_Sending_FSM                  |   202|
|37    |  ETH_TX_Packing_inst                                |ETH_TX_Packing                                |   443|
|38    |  ETH_RX_Filter_inst                                 |ETH_RX_Filter                                 |    96|
|39    |  Control_Center_inst                                |Control_Center                                |   878|
|40    |    ETH_TX_Submodule_Sending_CC_inst                 |ETH_TX_Submodule_Sending_FSM__parameterized0  |   413|
|41    |    Risingedge_Pulse_sent_inst                       |Risingedge_Pulse                              |     4|
|42    |  top_inst                                           |top                                           | 14256|
|43    |    mezz_jtag_emul_inst                              |mezz_jtag_emul                                | 13992|
|44    |      prbs_chk_1jtagm_3jtags_tms_inst                |prbs_chk_4ch                                  |   836|
|45    |        prbs_chk_ch0                                 |prbs_chk_92                                   |   209|
|46    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_99                   |   181|
|47    |        prbs_chk_ch1                                 |prbs_chk_93                                   |   209|
|48    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_98                   |   181|
|49    |        prbs_chk_ch2                                 |prbs_chk_94                                   |   209|
|50    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_97                   |   181|
|51    |        prbs_chk_ch3                                 |prbs_chk_95                                   |   209|
|52    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_96                   |   181|
|53    |      prbs_chk_4jtags_tms_inst                       |prbs_chk_4ch_0                                |   836|
|54    |        prbs_chk_ch0                                 |prbs_chk_84                                   |   209|
|55    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_91                   |   181|
|56    |        prbs_chk_ch1                                 |prbs_chk_85                                   |   209|
|57    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_90                   |   181|
|58    |        prbs_chk_ch2                                 |prbs_chk_86                                   |   209|
|59    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_89                   |   181|
|60    |        prbs_chk_ch3                                 |prbs_chk_87                                   |   209|
|61    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_88                   |   181|
|62    |      prbs_chk_4jtags_tms_inst1                      |prbs_chk_4ch_1                                |   836|
|63    |        prbs_chk_ch0                                 |prbs_chk_76                                   |   209|
|64    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_83                   |   181|
|65    |        prbs_chk_ch1                                 |prbs_chk_77                                   |   209|
|66    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_82                   |   181|
|67    |        prbs_chk_ch2                                 |prbs_chk_78                                   |   209|
|68    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_81                   |   181|
|69    |        prbs_chk_ch3                                 |prbs_chk_79                                   |   209|
|70    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_80                   |   181|
|71    |      prbs_chk_4jtags_tms_inst2                      |prbs_chk_4ch_2                                |   836|
|72    |        prbs_chk_ch0                                 |prbs_chk_68                                   |   209|
|73    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_75                   |   181|
|74    |        prbs_chk_ch1                                 |prbs_chk_69                                   |   209|
|75    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_74                   |   181|
|76    |        prbs_chk_ch2                                 |prbs_chk_70                                   |   209|
|77    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_73                   |   181|
|78    |        prbs_chk_ch3                                 |prbs_chk_71                                   |   209|
|79    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_72                   |   181|
|80    |      prbs_chk_jtags_1tck3ttc_inst3                  |prbs_chk_4ch_3                                |   836|
|81    |        prbs_chk_ch0                                 |prbs_chk_60                                   |   209|
|82    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_67                   |   181|
|83    |        prbs_chk_ch1                                 |prbs_chk_61                                   |   209|
|84    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_66                   |   181|
|85    |        prbs_chk_ch2                                 |prbs_chk_62                                   |   209|
|86    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_65                   |   181|
|87    |        prbs_chk_ch3                                 |prbs_chk_63                                   |   209|
|88    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_64                   |   181|
|89    |      prbs_chk_jtags_3tms1tck_inst                   |prbs_chk_4ch_4                                |   836|
|90    |        prbs_chk_ch0                                 |prbs_chk_52                                   |   209|
|91    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_59                   |   181|
|92    |        prbs_chk_ch1                                 |prbs_chk_53                                   |   209|
|93    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_58                   |   181|
|94    |        prbs_chk_ch2                                 |prbs_chk_54                                   |   209|
|95    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_57                   |   181|
|96    |        prbs_chk_ch3                                 |prbs_chk_55                                   |   209|
|97    |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_56                   |   181|
|98    |      prbs_chk_jtags_3ttc_inst3                      |prbs_chk_4ch_5                                |   627|
|99    |        prbs_chk_ch0                                 |prbs_chk_46                                   |   209|
|100   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_51                   |   181|
|101   |        prbs_chk_ch1                                 |prbs_chk_47                                   |   209|
|102   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_50                   |   181|
|103   |        prbs_chk_ch2                                 |prbs_chk_48                                   |   209|
|104   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_49                   |   181|
|105   |      prbs_chk_jtags_4tck_inst                       |prbs_chk_4ch_6                                |   827|
|106   |        prbs_chk_ch0                                 |prbs_chk_38                                   |   209|
|107   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_45                   |   181|
|108   |        prbs_chk_ch1                                 |prbs_chk_39                                   |   209|
|109   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_44                   |   181|
|110   |        prbs_chk_ch2                                 |prbs_chk_40                                   |   209|
|111   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_43                   |   181|
|112   |        prbs_chk_ch3                                 |prbs_chk_41                                   |   200|
|113   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_42                   |   172|
|114   |      prbs_chk_jtags_4tck_inst1                      |prbs_chk_4ch_7                                |   836|
|115   |        prbs_chk_ch0                                 |prbs_chk_30                                   |   209|
|116   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_37                   |   181|
|117   |        prbs_chk_ch1                                 |prbs_chk_31                                   |   209|
|118   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_36                   |   181|
|119   |        prbs_chk_ch2                                 |prbs_chk_32                                   |   209|
|120   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_35                   |   181|
|121   |        prbs_chk_ch3                                 |prbs_chk_33                                   |   209|
|122   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_34                   |   181|
|123   |      prbs_chk_jtags_4tck_inst2                      |prbs_chk_4ch_8                                |   836|
|124   |        prbs_chk_ch0                                 |prbs_chk_22                                   |   209|
|125   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_29                   |   181|
|126   |        prbs_chk_ch1                                 |prbs_chk_23                                   |   209|
|127   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_28                   |   181|
|128   |        prbs_chk_ch2                                 |prbs_chk_24                                   |   209|
|129   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_27                   |   181|
|130   |        prbs_chk_ch3                                 |prbs_chk_25                                   |   209|
|131   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_26                   |   181|
|132   |      prbs_chk_jtags_4tck_inst3                      |prbs_chk_4ch_9                                |   836|
|133   |        prbs_chk_ch0                                 |prbs_chk                                      |   209|
|134   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_21                   |   181|
|135   |        prbs_chk_ch1                                 |prbs_chk_16                                   |   209|
|136   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_20                   |   181|
|137   |        prbs_chk_ch2                                 |prbs_chk_17                                   |   209|
|138   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1_19                   |   181|
|139   |        prbs_chk_ch3                                 |prbs_chk_18                                   |   209|
|140   |          I_PRBS_ANY_CHK                             |PRBS_ANY__parameterized1                      |   181|
|141   |      prbs_gen_4ch_inst                              |prbs_gen_4ch                                  |   608|
|142   |        prbs_gen_ch0_inst                            |prbs_gen                                      |   152|
|143   |          I_PRBS_ANY_GEN                             |PRBS_ANY_15                                   |   151|
|144   |        prbs_gen_ch1_ins                             |prbs_gen_10                                   |   152|
|145   |          I_PRBS_ANY_GEN                             |PRBS_ANY_14                                   |   151|
|146   |        prbs_gen_ch2_ins                             |prbs_gen_11                                   |   151|
|147   |          I_PRBS_ANY_GEN                             |PRBS_ANY_13                                   |   151|
|148   |        prbs_gen_ch3_ins                             |prbs_gen_12                                   |   153|
|149   |          I_PRBS_ANY_GEN                             |PRBS_ANY                                      |   151|
|150   |  ETH_TX_Submodule_Sending_FSM_vio_data_inst         |ETH_TX_Submodule_Sending_FSM__parameterized1  |  2256|
|151   |  Sendback_Center_inst                               |Sendback_Center                               |    53|
+------+-----------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:42 . Memory (MB): peak = 2668.340 ; gain = 827.574 ; free physical = 1503 ; free virtual = 7979
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:32 . Memory (MB): peak = 2668.340 ; gain = 606.277 ; free physical = 1557 ; free virtual = 8034
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:42 . Memory (MB): peak = 2668.344 ; gain = 827.574 ; free physical = 1557 ; free virtual = 8034
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_store_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_store_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_tran_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_txfer_tog_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_tran_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_txfer_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'frame_in_fifo_valid_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2668.344 ; gain = 0.000 ; free physical = 1622 ; free virtual = 8099
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/bufg_clkin1' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout3_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/bufg_clkin1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout2_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ethernet_inst/example_clocks/clock_generator/clkout3_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2668.344 ; gain = 0.000 ; free physical = 1567 ; free virtual = 8046
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGCE => BUFGCTRL: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
356 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:55 . Memory (MB): peak = 2668.344 ; gain = 1096.375 ; free physical = 1710 ; free virtual = 8188
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2668.344 ; gain = 0.000 ; free physical = 1710 ; free virtual = 8188
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xx/work/KC705_DAQ/KC705_DAQ.runs/synth_1/top_wrap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrap_utilization_synth.rpt -pb top_wrap_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 17:50:48 2021...
