{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521858360177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521858360180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 23 21:26:00 2018 " "Processing started: Fri Mar 23 21:26:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521858360180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521858360180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_task2 -c ones_counter_8to4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_task2 -c ones_counter_8to4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521858360180 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "6 " "User specified to use only one processors but 6 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1521858360417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones_counter_8to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ones_counter_8to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_counter_8to4-structure " "Found design unit 1: ones_counter_8to4-structure" {  } { { "ones_counter_8to4.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521858367921 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_counter_8to4 " "Found entity 1: ones_counter_8to4" {  } { { "ones_counter_8to4.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521858367921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521858367921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ones_counter_8to4 " "Elaborating entity \"ones_counter_8to4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521858367940 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ones_counter_8to4.vhd" "FA0" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1521858367993 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ones_counter_8to4.vhd" "FA1" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1521858367993 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ones_counter_8to4.vhd" "FA2" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1521858367993 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ones_counter_8to4.vhd" "FA3" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1521858367993 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA4 full_adder " "Node instance \"FA4\" instantiates undefined entity \"full_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ones_counter_8to4.vhd" "FA4" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1521858367993 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA5 full_adder " "Node instance \"FA5\" instantiates undefined entity \"full_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ones_counter_8to4.vhd" "FA5" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1521858367993 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA6 full_adder " "Node instance \"FA6\" instantiates undefined entity \"full_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ones_counter_8to4.vhd" "FA6" { Text "C:/Users/XxaemaeThxX/Desktop/lab6/lab6_task2/ones_counter_8to4.vhd" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1521858367993 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521858368111 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 23 21:26:08 2018 " "Processing ended: Fri Mar 23 21:26:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521858368111 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521858368111 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521858368111 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521858368111 ""}
