{
    "code": "module TopModule (\n    input logic x,           // 1-bit input signal, assumed unsigned\n    input logic y,           // 1-bit input signal, assumed unsigned\n    output logic z           // 1-bit output signal, assumed unsigned\n);\n\nalways @(*) begin\n    if (x == 0 && y == 0)\n        z = 1'b1;\n    else if (x == 1 && y == 0)\n        z = 1'b0;\n    else if (x == 0 && y == 1)\n        z = 1'b0;\n    else if (x == 1 && y == 1)\n        z = 1'b1;\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}