// Seed: 3808280907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output tri0 id_2;
  inout wire id_1;
  always_ff $clog2(74);
  ;
  assign id_2 = -1;
  logic id_7 = 1 * id_5 && -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_5 = 32'd84,
    parameter id_8 = 32'd3
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  input wire id_7;
  input wire id_6;
  inout wire _id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  tri0 [id_1 : id_5  +  id_8] id_9 = -1 + 1 - id_2;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_2,
      id_4
  );
endmodule
