#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 12 21:39:33 2020
# Process ID: 8768
# Current directory: C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1
# Command line: vivado.exe -log modulator_ipi_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulator_ipi_wrapper.tcl
# Log file: C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/modulator_ipi_wrapper.vds
# Journal file: C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source modulator_ipi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/ip_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilink/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.cache/ip 
Command: synth_design -top modulator_ipi_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 808.691 ; gain = 234.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modulator_ipi_wrapper' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/hdl/modulator_ipi_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'modulator_ipi' declared at 'C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:14' bound to instance 'modulator_ipi_i' of component 'modulator_ipi' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/hdl/modulator_ipi_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'modulator_ipi' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:26]
INFO: [Synth 8-3491] module 'modulator_ipi_counter_0_0' declared at 'C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/.Xil/Vivado-8768-RicardoAnastacioLegion/realtime/modulator_ipi_counter_0_0_stub.vhdl:5' bound to instance 'counter_0' of component 'modulator_ipi_counter_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:94]
INFO: [Synth 8-638] synthesizing module 'modulator_ipi_counter_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/.Xil/Vivado-8768-RicardoAnastacioLegion/realtime/modulator_ipi_counter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'modulator_ipi_frequency_trigger_0_0' declared at 'C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/.Xil/Vivado-8768-RicardoAnastacioLegion/realtime/modulator_ipi_frequency_trigger_0_0_stub.vhdl:5' bound to instance 'frequency_trigger_0' of component 'modulator_ipi_frequency_trigger_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:100]
INFO: [Synth 8-638] synthesizing module 'modulator_ipi_frequency_trigger_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/.Xil/Vivado-8768-RicardoAnastacioLegion/realtime/modulator_ipi_frequency_trigger_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'modulator_ipi_pwm_0_0' declared at 'C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/.Xil/Vivado-8768-RicardoAnastacioLegion/realtime/modulator_ipi_pwm_0_0_stub.vhdl:5' bound to instance 'pwm_0' of component 'modulator_ipi_pwm_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:108]
INFO: [Synth 8-638] synthesizing module 'modulator_ipi_pwm_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/.Xil/Vivado-8768-RicardoAnastacioLegion/realtime/modulator_ipi_pwm_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'modulator_ipi_sine_0_0' declared at 'C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/.Xil/Vivado-8768-RicardoAnastacioLegion/realtime/modulator_ipi_sine_0_0_stub.vhdl:5' bound to instance 'sine_0' of component 'modulator_ipi_sine_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:117]
INFO: [Synth 8-638] synthesizing module 'modulator_ipi_sine_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/.Xil/Vivado-8768-RicardoAnastacioLegion/realtime/modulator_ipi_sine_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'modulator_ipi_xlconstant_0_0' declared at 'c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_0/synth/modulator_ipi_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'modulator_ipi_xlconstant_0_0' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:123]
INFO: [Synth 8-6157] synthesizing module 'modulator_ipi_xlconstant_0_0' [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_0/synth/modulator_ipi_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 110592 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modulator_ipi_xlconstant_0_0' (2#1) [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_0/synth/modulator_ipi_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'modulator_ipi_xlconstant_0_1' declared at 'c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_1/synth/modulator_ipi_xlconstant_0_1.v:57' bound to instance 'xlconstant_1' of component 'modulator_ipi_xlconstant_0_1' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:127]
INFO: [Synth 8-6157] synthesizing module 'modulator_ipi_xlconstant_0_1' [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_1/synth/modulator_ipi_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 389120 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (2#1) [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modulator_ipi_xlconstant_0_1' (3#1) [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_1/synth/modulator_ipi_xlconstant_0_1.v:57]
INFO: [Synth 8-3491] module 'modulator_ipi_xlconstant_0_2' declared at 'c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_2/synth/modulator_ipi_xlconstant_0_2.v:57' bound to instance 'xlconstant_2' of component 'modulator_ipi_xlconstant_0_2' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:131]
INFO: [Synth 8-6157] synthesizing module 'modulator_ipi_xlconstant_0_2' [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_2/synth/modulator_ipi_xlconstant_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 27 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (3#1) [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modulator_ipi_xlconstant_0_2' (4#1) [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_2/synth/modulator_ipi_xlconstant_0_2.v:57]
INFO: [Synth 8-3491] module 'modulator_ipi_xlconstant_0_3' declared at 'c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_3/synth/modulator_ipi_xlconstant_0_3.v:57' bound to instance 'xlconstant_3' of component 'modulator_ipi_xlconstant_0_3' [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:135]
INFO: [Synth 8-6157] synthesizing module 'modulator_ipi_xlconstant_0_3' [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_3/synth/modulator_ipi_xlconstant_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized2' [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 95 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized2' (4#1) [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modulator_ipi_xlconstant_0_3' (5#1) [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_xlconstant_0_3/synth/modulator_ipi_xlconstant_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'modulator_ipi' (6#1) [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/synth/modulator_ipi.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'modulator_ipi_wrapper' (7#1) [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/hdl/modulator_ipi_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 882.660 ; gain = 308.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 882.660 ; gain = 308.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 882.660 ; gain = 308.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 882.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_pwm_0_0/modulator_ipi_pwm_0_0/modulator_ipi_pwm_0_0_in_context.xdc] for cell 'modulator_ipi_i/pwm_0'
Finished Parsing XDC File [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_pwm_0_0/modulator_ipi_pwm_0_0/modulator_ipi_pwm_0_0_in_context.xdc] for cell 'modulator_ipi_i/pwm_0'
Parsing XDC File [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_counter_0_0/modulator_ipi_counter_0_0/modulator_ipi_counter_0_0_in_context.xdc] for cell 'modulator_ipi_i/counter_0'
Finished Parsing XDC File [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_counter_0_0/modulator_ipi_counter_0_0/modulator_ipi_counter_0_0_in_context.xdc] for cell 'modulator_ipi_i/counter_0'
Parsing XDC File [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_sine_0_0/modulator_ipi_sine_0_0/modulator_ipi_sine_0_0_in_context.xdc] for cell 'modulator_ipi_i/sine_0'
Finished Parsing XDC File [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_sine_0_0/modulator_ipi_sine_0_0/modulator_ipi_sine_0_0_in_context.xdc] for cell 'modulator_ipi_i/sine_0'
Parsing XDC File [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_frequency_trigger_0_0_1/modulator_ipi_frequency_trigger_0_0/modulator_ipi_frequency_trigger_0_0_in_context.xdc] for cell 'modulator_ipi_i/frequency_trigger_0'
Finished Parsing XDC File [c:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/sources_1/bd/modulator_ipi/ip/modulator_ipi_frequency_trigger_0_0_1/modulator_ipi_frequency_trigger_0_0/modulator_ipi_frequency_trigger_0_0_in_context.xdc] for cell 'modulator_ipi_i/frequency_trigger_0'
Parsing XDC File [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/constrs_1/new/modulator_ipi_rtl.xdc]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/constrs_1/new/modulator_ipi_rtl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.srcs/constrs_1/new/modulator_ipi_rtl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modulator_ipi_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modulator_ipi_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 927.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 927.246 ; gain = 352.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 927.246 ; gain = 352.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for modulator_ipi_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulator_ipi_i/pwm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulator_ipi_i/counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulator_ipi_i/sine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulator_ipi_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulator_ipi_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulator_ipi_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulator_ipi_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulator_ipi_i/frequency_trigger_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 927.246 ; gain = 352.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 927.246 ; gain = 352.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 927.246 ; gain = 352.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 939.789 ; gain = 365.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 939.789 ; gain = 365.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 949.391 ; gain = 374.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 965.195 ; gain = 390.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 965.195 ; gain = 390.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 965.195 ; gain = 390.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 965.195 ; gain = 390.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 965.195 ; gain = 390.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 965.195 ; gain = 390.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |modulator_ipi_counter_0_0           |         1|
|2     |modulator_ipi_frequency_trigger_0_0 |         1|
|3     |modulator_ipi_pwm_0_0               |         1|
|4     |modulator_ipi_sine_0_0              |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |modulator_ipi_counter_0_0_bbox_0           |     1|
|2     |modulator_ipi_frequency_trigger_0_0_bbox_1 |     1|
|3     |modulator_ipi_pwm_0_0_bbox_2               |     1|
|4     |modulator_ipi_sine_0_0_bbox_3              |     1|
|5     |IBUF                                       |     2|
|6     |OBUF                                       |     1|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+------------------+-----------------------------+------+
|      |Instance          |Module                       |Cells |
+------+------------------+-----------------------------+------+
|1     |top               |                             |    25|
|2     |  modulator_ipi_i |modulator_ipi                |    22|
|3     |    xlconstant_0  |modulator_ipi_xlconstant_0_0 |     0|
|4     |    xlconstant_1  |modulator_ipi_xlconstant_0_1 |     0|
|5     |    xlconstant_2  |modulator_ipi_xlconstant_0_2 |     0|
|6     |    xlconstant_3  |modulator_ipi_xlconstant_0_3 |     0|
+------+------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 965.195 ; gain = 390.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 965.195 ; gain = 345.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 965.195 ; gain = 390.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 965.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 972.090 ; gain = 670.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4/Lab4/modulator_IP/modulator_IP.runs/synth_1/modulator_ipi_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modulator_ipi_wrapper_utilization_synth.rpt -pb modulator_ipi_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 21:40:05 2020...
