Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep 10 14:08:00 2025
| Host         : drew-SER running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file binary_Clock_timing_summary_routed.rpt -pb binary_Clock_timing_summary_routed.pb -rpx binary_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : binary_Clock
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  7           
TIMING-18  Warning   Missing input or output delay     7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.719        0.000                      0                   82        0.197        0.000                      0                   82        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.719        0.000                      0                   82        0.197        0.000                      0                   82        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          1.001     8.936    clear
    SLICE_X0Y62          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.849    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.270    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.655    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          1.001     8.936    clear
    SLICE_X0Y62          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.849    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.270    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.655    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          1.001     8.936    clear
    SLICE_X0Y62          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.849    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.270    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.655    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.818%)  route 2.967ns (78.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          1.001     8.936    clear
    SLICE_X0Y62          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.849    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.270    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.655    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.944%)  route 2.945ns (78.056%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          0.980     8.914    clear
    SLICE_X0Y66          FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    14.846    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.270    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.652    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.944%)  route 2.945ns (78.056%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          0.980     8.914    clear
    SLICE_X0Y66          FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    14.846    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.270    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.652    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.944%)  route 2.945ns (78.056%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          0.980     8.914    clear
    SLICE_X0Y66          FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    14.846    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.270    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.652    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.944%)  route 2.945ns (78.056%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          0.980     8.914    clear
    SLICE_X0Y66          FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    14.846    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.270    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.652    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.828ns (22.659%)  route 2.826ns (77.341%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          0.861     8.795    clear
    SLICE_X0Y63          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.496    14.848    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.270    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    14.654    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.828ns (22.659%)  route 2.826ns (77.341%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.681     6.279    counter_reg[15]
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.124     6.403 r  sec_counter[6]_i_6/O
                         net (fo=1, routed)           0.508     6.910    sec_counter[6]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.034 f  sec_counter[6]_i_3/O
                         net (fo=1, routed)           0.776     7.811    sec_counter[6]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.935 r  sec_counter[6]_i_1/O
                         net (fo=41, routed)          0.861     8.795    clear
    SLICE_X0Y63          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.496    14.848    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.270    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    14.654    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sec_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.135%)  route 0.145ns (43.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  sec_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  sec_counter_reg[4]/Q
                         net (fo=4, routed)           0.145     1.768    led4_r00_in
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045     1.813 r  sec_counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.813    sec_counter[6]
    SLICE_X2Y65          FDRE                                         r  sec_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.994    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  sec_counter_reg[6]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.121     1.615    sec_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sec_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  sec_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  sec_counter_reg[4]/Q
                         net (fo=4, routed)           0.161     1.784    led4_r00_in
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  sec_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    sec_counter[5]
    SLICE_X2Y65          FDRE                                         r  sec_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.994    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  sec_counter_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.121     1.615    sec_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sec_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.480    clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  sec_counter_reg[0]/Q
                         net (fo=8, routed)           0.124     1.769    led000
    SLICE_X2Y67          FDRE                                         r  led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.992    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led0_reg/C
                         clock pessimism             -0.498     1.493    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.059     1.552    led0_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sec_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.124%)  route 0.186ns (56.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  sec_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  sec_counter_reg[4]/Q
                         net (fo=4, routed)           0.186     1.808    led4_r00_in
    SLICE_X1Y64          FDRE                                         r  led4_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.995    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  led4_r_reg/C
                         clock pessimism             -0.498     1.496    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.066     1.562    led4_r_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sec_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.380%)  route 0.175ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  sec_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  sec_counter_reg[6]/Q
                         net (fo=2, routed)           0.175     1.820    led4_b_reg0
    SLICE_X2Y67          FDRE                                         r  led4_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.992    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led4_b_reg/C
                         clock pessimism             -0.498     1.493    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.052     1.545    led4_b_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 sec_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_g_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  sec_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  sec_counter_reg[5]/Q
                         net (fo=3, routed)           0.190     1.835    led4_g2
    SLICE_X2Y67          FDRE                                         r  led4_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.992    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led4_g_reg/C
                         clock pessimism             -0.498     1.493    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.063     1.556    led4_g_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.755    counter_reg[10]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.866 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    counter_reg[8]_i_1_n_5
    SLICE_X0Y64          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.995    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.586    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.755    counter_reg[6]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.866 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    counter_reg[4]_i_1_n_5
    SLICE_X0Y63          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.995    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.586    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.755    counter_reg[14]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.866 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    counter_reg[12]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.994    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.512     1.481    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.586    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.479    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.753    counter_reg[22]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    counter_reg[20]_i_1_n_5
    SLICE_X0Y67          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.992    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.512     1.479    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65    counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66    counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66    counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led4_b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 4.021ns (68.248%)  route 1.871ns (31.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.609     5.139    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led4_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  led4_b_reg/Q
                         net (fo=1, routed)           1.871     7.528    led4_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    11.031 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.031    led4_b
    F15                                                               r  led4_b (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led4_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 3.965ns (67.393%)  route 1.919ns (32.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.143    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  led4_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  led4_r_reg/Q
                         net (fo=1, routed)           1.919     7.518    led4_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    11.027 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.027    led4_r
    J15                                                               r  led4_r (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led4_g_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.755ns  (logic 4.022ns (69.894%)  route 1.733ns (30.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.609     5.139    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led4_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  led4_g_reg/Q
                         net (fo=1, routed)           1.733     7.390    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.894 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.894    led4_g
    G17                                                               r  led4_g (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 4.040ns (70.837%)  route 1.663ns (29.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.609     5.139    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  led0_reg/Q
                         net (fo=1, routed)           1.663     7.321    led0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.843 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    10.843    led0
    E18                                                               r  led0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.976ns (70.332%)  route 1.677ns (29.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  led1_reg/Q
                         net (fo=1, routed)           1.677     7.274    led1_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.794 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    10.794    led1
    F13                                                               r  led1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 3.976ns (70.518%)  route 1.662ns (29.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  led2_reg/Q
                         net (fo=1, routed)           1.662     7.260    led2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.520    10.780 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    10.780    led2
    E13                                                               r  led2 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.503ns  (logic 3.974ns (72.206%)  route 1.530ns (27.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.143    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  led3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  led3_reg/Q
                         net (fo=1, routed)           1.530     7.129    led3_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.646 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000    10.646    led3
    H15                                                               r  led3 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.642ns  (logic 1.360ns (82.795%)  route 0.283ns (17.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  led3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led3_reg/Q
                         net (fo=1, routed)           0.283     1.905    led3_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.124 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.124    led3
    H15                                                               r  led3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.362ns (80.683%)  route 0.326ns (19.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led1_reg/Q
                         net (fo=1, routed)           0.326     1.948    led1_OBUF
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.169 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.169    led1
    F13                                                               r  led1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.362ns (80.671%)  route 0.326ns (19.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led2_reg/Q
                         net (fo=1, routed)           0.326     1.949    led2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.170 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.170    led2
    E13                                                               r  led2 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.387ns (80.907%)  route 0.327ns (19.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.479    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  led0_reg/Q
                         net (fo=1, routed)           0.327     1.971    led0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.194 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.194    led0
    E18                                                               r  led0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led4_g_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.369ns (78.658%)  route 0.372ns (21.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.479    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led4_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  led4_g_reg/Q
                         net (fo=1, routed)           0.372     2.015    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.220 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.220    led4_g
    G17                                                               r  led4_g (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led4_b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.368ns (77.655%)  route 0.394ns (22.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.479    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  led4_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  led4_b_reg/Q
                         net (fo=1, routed)           0.394     2.037    led4_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.241 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.241    led4_b
    F15                                                               r  led4_b (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led4_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.351ns (75.288%)  route 0.444ns (24.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  led4_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led4_r_reg/Q
                         net (fo=1, routed)           0.444     2.066    led4_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.276 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.276    led4_r
    J15                                                               r  led4_r (INOUT)
  -------------------------------------------------------------------    -------------------





