Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  8 18:47:31 2025
| Host         : Alienware-M16R2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.548        0.000                      0                  221        0.126        0.000                      0                  221        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.548        0.000                      0                  221        0.126        0.000                      0                  221        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg5/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 1.758ns (18.559%)  route 7.715ns (81.441%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=43, routed)          1.133     6.744    mfr0/rg0/rg0/U18/data_out_reg_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.868 r  mfr0/rg0/rg0/U18/data_out_i_152/O
                         net (fo=3, routed)           0.621     7.489    mfr0/rg0/rg0/U18/data_out_reg_34
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.613 r  mfr0/rg0/rg0/U18/data_out_i_122/O
                         net (fo=3, routed)           0.839     8.451    mfr0/rg0/rg0/U18/data_out_i_122_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.575 r  mfr0/rg0/rg0/U18/data_out_i_91/O
                         net (fo=4, routed)           0.926     9.501    mfr0/rg0/rg0/U18/data_out_i_91_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  mfr0/rg0/rg0/U18/data_out_i_64/O
                         net (fo=2, routed)           0.871    10.497    mfr0/rg0/rg0/U18/data_out_i_64_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.621 r  mfr0/rg0/rg0/U18/data_out_i_41/O
                         net (fo=3, routed)           0.669    11.289    mfr0/rg0/rg2/U17/data_out_i_14__14_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.413 r  mfr0/rg0/rg2/U17/data_out_i_22__7/O
                         net (fo=2, routed)           0.775    12.189    mfr0/rg0/rg2/U15/data_out_i_3__11_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.313 r  mfr0/rg0/rg2/U15/data_out_i_13__1/O
                         net (fo=4, routed)           0.751    13.064    mfr0/rg0/rg2/U15/data_out_reg_13
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.188 r  mfr0/rg0/rg2/U15/data_out_i_7__5/O
                         net (fo=2, routed)           0.679    13.867    mfr0/rg0/rg2/U15/data_out_i_7__5_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.991 r  mfr0/rg0/rg2/U15/data_out_i_2__18/O
                         net (fo=1, routed)           0.450    14.441    mfr0/rg0/rg2/U15/data_out_i_2__18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.565 r  mfr0/rg0/rg2/U15/data_out_i_1__23/O
                         net (fo=1, routed)           0.000    14.565    mfr0/rg0/rg5/U18/data_in[0]
    SLICE_X61Y4          FDRE                                         r  mfr0/rg0/rg5/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.518    14.859    mfr0/rg0/rg5/U18/clk_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  mfr0/rg0/rg5/U18/data_out_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y4          FDRE (Setup_fdre_C_D)        0.029    15.113    mfr0/rg0/rg5/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg4/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 1.892ns (20.306%)  route 7.426ns (79.694%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U15/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  mfr0/rg0/rg0/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  mfr0/rg0/rg0/U15/data_out_reg/Q
                         net (fo=58, routed)          1.133     6.681    mfr0/rg0/rg0/U15/data_out_reg_0
    SLICE_X52Y2          LUT2 (Prop_lut2_I0_O)        0.116     6.797 r  mfr0/rg0/rg0/U15/data_out_i_165/O
                         net (fo=2, routed)           0.861     7.658    mfr0/rg0/rg0/U15/data_out_reg_17
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.328     7.986 r  mfr0/rg0/rg0/U15/data_out_i_144/O
                         net (fo=2, routed)           0.430     8.416    mfr0/rg0/rg0/U18/data_out_i_28
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.540 r  mfr0/rg0/rg0/U18/data_out_i_108/O
                         net (fo=4, routed)           0.654     9.194    mfr0/rg0/rg1/U18/data_out_i_25__0_1
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.087    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.918    11.129    mfr0/rg0/rg1/U15/data_out_reg_9
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.253 r  mfr0/rg0/rg1/U15/data_out_i_22__0/O
                         net (fo=2, routed)           0.807    12.060    mfr0/rg0/rg2/U16/data_out_i_10__18
    SLICE_X56Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.184 r  mfr0/rg0/rg2/U16/data_out_i_16__2/O
                         net (fo=4, routed)           0.626    12.810    mfr0/rg0/rg2/U17/data_out_i_2__22
    SLICE_X52Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.934 r  mfr0/rg0/rg2/U17/data_out_i_10__18/O
                         net (fo=3, routed)           0.608    13.542    mfr0/rg0/rg3/U16/data_out_reg_30
    SLICE_X52Y8          LUT5 (Prop_lut5_I4_O)        0.124    13.666 r  mfr0/rg0/rg3/U16/data_out_i_2__22/O
                         net (fo=1, routed)           0.620    14.286    fsm0/reg0/dff2/data_out_reg_27
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    14.410 r  fsm0/reg0/dff2/data_out_i_1__15/O
                         net (fo=1, routed)           0.000    14.410    mfr0/rg0/rg4/U18/data_out_reg_1[0]
    SLICE_X53Y8          FDRE                                         r  mfr0/rg0/rg4/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.451    14.792    mfr0/rg0/rg4/U18/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  mfr0/rg0/rg4/U18/data_out_reg/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X53Y8          FDRE (Setup_fdre_C_D)        0.031    15.062    mfr0/rg0/rg4/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.410    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg4/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 1.892ns (20.482%)  route 7.346ns (79.518%))
  Logic Levels:           10  (LUT2=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U15/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  mfr0/rg0/rg0/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  mfr0/rg0/rg0/U15/data_out_reg/Q
                         net (fo=58, routed)          1.133     6.681    mfr0/rg0/rg0/U15/data_out_reg_0
    SLICE_X52Y2          LUT2 (Prop_lut2_I0_O)        0.116     6.797 r  mfr0/rg0/rg0/U15/data_out_i_165/O
                         net (fo=2, routed)           0.861     7.658    mfr0/rg0/rg0/U15/data_out_reg_17
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.328     7.986 r  mfr0/rg0/rg0/U15/data_out_i_144/O
                         net (fo=2, routed)           0.430     8.416    mfr0/rg0/rg0/U18/data_out_i_28
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.540 r  mfr0/rg0/rg0/U18/data_out_i_108/O
                         net (fo=4, routed)           0.654     9.194    mfr0/rg0/rg1/U18/data_out_i_25__0_1
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.087    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.918    11.129    mfr0/rg0/rg1/U15/data_out_reg_9
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.253 r  mfr0/rg0/rg1/U15/data_out_i_22__0/O
                         net (fo=2, routed)           0.807    12.060    mfr0/rg0/rg2/U16/data_out_i_10__18
    SLICE_X56Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.184 r  mfr0/rg0/rg2/U16/data_out_i_16__2/O
                         net (fo=4, routed)           0.626    12.810    mfr0/rg0/rg2/U17/data_out_i_2__22
    SLICE_X52Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  mfr0/rg0/rg2/U17/data_out_i_10__18/O
                         net (fo=3, routed)           0.745    13.679    mfr0/rg0/rg3/U17/data_out_reg_36
    SLICE_X57Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.803 r  mfr0/rg0/rg3/U17/data_out_i_4__11/O
                         net (fo=1, routed)           0.403    14.206    fsm0/reg0/dff2/data_out_reg_32
    SLICE_X57Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.330 r  fsm0/reg0/dff2/data_out_i_1__16/O
                         net (fo=1, routed)           0.000    14.330    mfr0/rg0/rg4/U17/data_out_reg_1[0]
    SLICE_X57Y4          FDRE                                         r  mfr0/rg0/rg4/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.453    14.794    mfr0/rg0/rg4/U17/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  mfr0/rg0/rg4/U17/data_out_reg/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y4          FDRE (Setup_fdre_C_D)        0.029    15.048    mfr0/rg0/rg4/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg4/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 1.758ns (19.044%)  route 7.473ns (80.956%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=43, routed)          1.133     6.744    mfr0/rg0/rg0/U18/data_out_reg_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.868 r  mfr0/rg0/rg0/U18/data_out_i_152/O
                         net (fo=3, routed)           0.621     7.489    mfr0/rg0/rg0/U18/data_out_reg_34
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.613 r  mfr0/rg0/rg0/U18/data_out_i_122/O
                         net (fo=3, routed)           0.839     8.451    mfr0/rg0/rg0/U18/data_out_i_122_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.575 r  mfr0/rg0/rg0/U18/data_out_i_91/O
                         net (fo=4, routed)           0.926     9.501    mfr0/rg0/rg0/U18/data_out_i_91_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  mfr0/rg0/rg0/U18/data_out_i_64/O
                         net (fo=2, routed)           0.871    10.497    mfr0/rg0/rg0/U18/data_out_i_64_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.621 r  mfr0/rg0/rg0/U18/data_out_i_41/O
                         net (fo=3, routed)           0.669    11.289    mfr0/rg0/rg2/U17/data_out_i_14__14_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.413 r  mfr0/rg0/rg2/U17/data_out_i_22__7/O
                         net (fo=2, routed)           0.497    11.910    mfr0/rg0/rg2/U15/data_out_i_3__11_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    12.034 r  mfr0/rg0/rg2/U15/data_out_i_15__1/O
                         net (fo=3, routed)           0.593    12.627    mfr0/rg0/rg2/U15/data_out_i_15__1_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    12.751 r  mfr0/rg0/rg2/U15/data_out_i_7__22/O
                         net (fo=4, routed)           0.830    13.580    mfr0/rg0/rg2/U15/data_out_i_7__22_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.704 r  mfr0/rg0/rg2/U15/data_out_i_2__19/O
                         net (fo=1, routed)           0.495    14.199    fsm0/reg0/dff2/data_out_reg_33
    SLICE_X61Y3          LUT6 (Prop_lut6_I1_O)        0.124    14.323 r  fsm0/reg0/dff2/data_out_i_1__17/O
                         net (fo=1, routed)           0.000    14.323    mfr0/rg0/rg4/U16/data_out_reg_1[0]
    SLICE_X61Y3          FDRE                                         r  mfr0/rg0/rg4/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.518    14.859    mfr0/rg0/rg4/U16/clk_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  mfr0/rg0/rg4/U16/data_out_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y3          FDRE (Setup_fdre_C_D)        0.032    15.116    mfr0/rg0/rg4/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg4/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 1.892ns (20.501%)  route 7.337ns (79.499%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U15/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  mfr0/rg0/rg0/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  mfr0/rg0/rg0/U15/data_out_reg/Q
                         net (fo=58, routed)          1.133     6.681    mfr0/rg0/rg0/U15/data_out_reg_0
    SLICE_X52Y2          LUT2 (Prop_lut2_I0_O)        0.116     6.797 r  mfr0/rg0/rg0/U15/data_out_i_165/O
                         net (fo=2, routed)           0.861     7.658    mfr0/rg0/rg0/U15/data_out_reg_17
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.328     7.986 r  mfr0/rg0/rg0/U15/data_out_i_144/O
                         net (fo=2, routed)           0.430     8.416    mfr0/rg0/rg0/U18/data_out_i_28
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.540 r  mfr0/rg0/rg0/U18/data_out_i_108/O
                         net (fo=4, routed)           0.654     9.194    mfr0/rg0/rg1/U18/data_out_i_25__0_1
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.087    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.918    11.129    mfr0/rg0/rg1/U15/data_out_reg_9
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.253 r  mfr0/rg0/rg1/U15/data_out_i_22__0/O
                         net (fo=2, routed)           0.790    12.043    mfr0/rg0/rg2/U16/data_out_i_10__18
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    12.167 f  mfr0/rg0/rg2/U16/data_out_i_13__3/O
                         net (fo=4, routed)           0.550    12.717    mfr0/rg0/rg2/U15/data_out_i_4__10_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  mfr0/rg0/rg2/U15/data_out_i_6__10/O
                         net (fo=3, routed)           0.659    13.500    mfr0/rg0/rg2/U15/data_out_reg_16
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    13.624 r  mfr0/rg0/rg2/U15/data_out_i_2__21/O
                         net (fo=1, routed)           0.573    14.197    mfr0/rg0/rg2/U15/data_out_i_2__21_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124    14.321 r  mfr0/rg0/rg2/U15/data_out_i_1__22/O
                         net (fo=1, routed)           0.000    14.321    mfr0/rg0/rg4/U15/data_out_reg_1[0]
    SLICE_X59Y3          FDRE                                         r  mfr0/rg0/rg4/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.518    14.859    mfr0/rg0/rg4/U15/clk_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  mfr0/rg0/rg4/U15/data_out_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y3          FDRE (Setup_fdre_C_D)        0.031    15.115    mfr0/rg0/rg4/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg5/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 1.758ns (19.072%)  route 7.460ns (80.928%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=43, routed)          1.133     6.744    mfr0/rg0/rg0/U18/data_out_reg_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.868 r  mfr0/rg0/rg0/U18/data_out_i_152/O
                         net (fo=3, routed)           0.621     7.489    mfr0/rg0/rg0/U18/data_out_reg_34
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.613 r  mfr0/rg0/rg0/U18/data_out_i_122/O
                         net (fo=3, routed)           0.839     8.451    mfr0/rg0/rg0/U18/data_out_i_122_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.575 r  mfr0/rg0/rg0/U18/data_out_i_91/O
                         net (fo=4, routed)           0.926     9.501    mfr0/rg0/rg0/U18/data_out_i_91_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  mfr0/rg0/rg0/U18/data_out_i_64/O
                         net (fo=2, routed)           0.871    10.497    mfr0/rg0/rg0/U18/data_out_i_64_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.621 r  mfr0/rg0/rg0/U18/data_out_i_41/O
                         net (fo=3, routed)           0.669    11.289    mfr0/rg0/rg2/U17/data_out_i_14__14_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.413 r  mfr0/rg0/rg2/U17/data_out_i_22__7/O
                         net (fo=2, routed)           0.775    12.189    mfr0/rg0/rg2/U15/data_out_i_3__11_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.313 r  mfr0/rg0/rg2/U15/data_out_i_13__1/O
                         net (fo=4, routed)           0.751    13.064    mfr0/rg0/rg2/U15/data_out_reg_13
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.188 r  mfr0/rg0/rg2/U15/data_out_i_7__5/O
                         net (fo=2, routed)           0.590    13.778    mfr0/rg0/rg2/U15/data_out_i_7__5_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.902 r  mfr0/rg0/rg2/U15/data_out_i_3__10/O
                         net (fo=1, routed)           0.284    14.186    mfr0/rg0/rg2/U18/data_out_reg_17
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124    14.310 r  mfr0/rg0/rg2/U18/data_out_i_1__18/O
                         net (fo=1, routed)           0.000    14.310    mfr0/rg0/rg5/U17/data_in[0]
    SLICE_X59Y5          FDRE                                         r  mfr0/rg0/rg5/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.518    14.859    mfr0/rg0/rg5/U17/clk_IBUF_BUFG
    SLICE_X59Y5          FDRE                                         r  mfr0/rg0/rg5/U17/data_out_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y5          FDRE (Setup_fdre_C_D)        0.031    15.115    mfr0/rg0/rg5/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg6/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 2.120ns (23.095%)  route 7.060ns (76.905%))
  Logic Levels:           10  (LUT4=3 LUT6=7)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U15/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  mfr0/rg0/rg0/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  mfr0/rg0/rg0/U15/data_out_reg/Q
                         net (fo=58, routed)          1.021     6.570    mfr0/rg0/rg0/U15/data_out_reg_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.694 r  mfr0/rg0/rg0/U15/data_out_i_146/O
                         net (fo=3, routed)           0.979     7.673    mfr0/rg0/rg0/U15/data_out_reg_13
    SLICE_X56Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.797 f  mfr0/rg0/rg0/U15/data_out_i_139/O
                         net (fo=3, routed)           1.162     8.958    mfr0/rg0/rg1/U17/data_out_i_18__0_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  mfr0/rg0/rg1/U17/data_out_i_20__0/O
                         net (fo=3, routed)           0.596     9.678    mfr0/rg0/rg1/U15/data_out_i_17__1
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.802 r  mfr0/rg0/rg1/U15/data_out_i_16__0/O
                         net (fo=2, routed)           0.597    10.399    mfr0/rg0/rg1/U15/data_out_reg_6
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.523 r  mfr0/rg0/rg1/U15/data_out_i_10__0/O
                         net (fo=3, routed)           0.625    11.148    mfr0/rg0/rg1/U15/data_out_reg_3
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124    11.272 f  mfr0/rg0/rg1/U15/data_out_i_17__0/O
                         net (fo=4, routed)           0.598    11.870    mfr0/rg0/rg2/U15/data_out_i_7__1_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.994 r  mfr0/rg0/rg2/U15/data_out_i_8__1/O
                         net (fo=2, routed)           0.573    12.568    mfr0/rg0/rg2/U15/data_out_i_8__1_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I2_O)        0.150    12.718 r  mfr0/rg0/rg2/U15/data_out_i_7__1/O
                         net (fo=2, routed)           0.602    13.320    mfr0/rg0/rg2/U15/data_out_i_7__1_n_0
    SLICE_X58Y9          LUT4 (Prop_lut4_I3_O)        0.320    13.640 r  mfr0/rg0/rg2/U15/data_out_i_3__7/O
                         net (fo=1, routed)           0.306    13.946    fsm0/reg0/dff2/data_out_reg_40
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.326    14.272 r  fsm0/reg0/dff2/data_out_i_1__20/O
                         net (fo=1, routed)           0.000    14.272    mfr0/rg0/rg6/U18/data_out_reg_1[0]
    SLICE_X58Y10         FDRE                                         r  mfr0/rg0/rg6/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.516    14.857    mfr0/rg0/rg6/U18/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  mfr0/rg0/rg6/U18/data_out_reg/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)        0.029    15.111    mfr0/rg0/rg6/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg5/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 1.988ns (21.732%)  route 7.160ns (78.268%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=43, routed)          1.575     7.185    mfr0/rg0/rg0/U17/data_out_reg_15
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.309 r  mfr0/rg0/rg0/U17/data_out_i_163/O
                         net (fo=1, routed)           0.433     7.742    mfr0/rg0/rg0/U17/data_out_i_163_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  mfr0/rg0/rg0/U17/data_out_i_138/O
                         net (fo=4, routed)           0.849     8.715    mfr0/rg0/rg1/U17/data_out_i_18__0
    SLICE_X57Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.839 r  mfr0/rg0/rg1/U17/data_out_i_111/O
                         net (fo=2, routed)           0.528     9.367    mfr0/rg0/rg1/U16/data_out_i_62
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.491 f  mfr0/rg0/rg1/U16/data_out_i_81/O
                         net (fo=3, routed)           0.595    10.086    mfr0/rg0/rg0/U15/data_out_i_16_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.210 f  mfr0/rg0/rg0/U15/data_out_i_61/O
                         net (fo=6, routed)           0.872    11.081    mfr0/rg0/rg2/U17/data_out_i_9__19
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  mfr0/rg0/rg2/U17/data_out_i_18/O
                         net (fo=4, routed)           0.675    11.881    mfr0/rg0/rg2/U15/data_out_i_6__7
    SLICE_X60Y7          LUT4 (Prop_lut4_I2_O)        0.150    12.031 r  mfr0/rg0/rg2/U15/data_out_i_9__19/O
                         net (fo=3, routed)           0.611    12.642    mfr0/rg0/rg2/U15/data_out_reg_8
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.328    12.970 r  mfr0/rg0/rg2/U15/data_out_i_8__2/O
                         net (fo=2, routed)           0.487    13.457    mfr0/rg0/rg3/U16/data_out_reg_21
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.124    13.581 r  mfr0/rg0/rg3/U16/data_out_i_4__7/O
                         net (fo=1, routed)           0.535    14.116    mfr0/rg0/rg3/U16/data_out_i_4__7_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I2_O)        0.124    14.240 r  mfr0/rg0/rg3/U16/data_out_i_1__24/O
                         net (fo=1, routed)           0.000    14.240    mfr0/rg0/rg5/U15/data_in[0]
    SLICE_X59Y8          FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.517    14.858    mfr0/rg0/rg5/U15/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.029    15.112    mfr0/rg0/rg5/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg5/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 1.758ns (19.316%)  route 7.343ns (80.684%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=43, routed)          1.575     7.185    mfr0/rg0/rg0/U17/data_out_reg_15
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.309 r  mfr0/rg0/rg0/U17/data_out_i_163/O
                         net (fo=1, routed)           0.433     7.742    mfr0/rg0/rg0/U17/data_out_i_163_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  mfr0/rg0/rg0/U17/data_out_i_138/O
                         net (fo=4, routed)           0.849     8.715    mfr0/rg0/rg1/U17/data_out_i_18__0
    SLICE_X57Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.839 r  mfr0/rg0/rg1/U17/data_out_i_111/O
                         net (fo=2, routed)           0.528     9.367    mfr0/rg0/rg1/U16/data_out_i_62
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.491 r  mfr0/rg0/rg1/U16/data_out_i_81/O
                         net (fo=3, routed)           0.598    10.089    mfr0/rg0/rg0/U15/data_out_i_16_1
    SLICE_X57Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.213 r  mfr0/rg0/rg0/U15/data_out_i_59/O
                         net (fo=4, routed)           0.839    11.052    mfr0/rg0/rg0/U15/data_out_reg_4
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124    11.176 r  mfr0/rg0/rg0/U15/data_out_i_37/O
                         net (fo=4, routed)           1.037    12.213    mfr0/rg0/rg2/U15/data_out_i_6__8
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  mfr0/rg0/rg2/U15/data_out_i_11__1/O
                         net (fo=2, routed)           0.291    12.628    mfr0/rg0/rg3/U18/data_out_i_2__16_1
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.752 r  mfr0/rg0/rg3/U18/data_out_i_6__8/O
                         net (fo=2, routed)           0.610    13.362    mfr0/rg0/rg3/U16/data_out_reg_25
    SLICE_X60Y6          LUT4 (Prop_lut4_I2_O)        0.124    13.486 r  mfr0/rg0/rg3/U16/data_out_i_4__8/O
                         net (fo=1, routed)           0.583    14.069    fsm0/reg0/dff2/data_out_reg_37
    SLICE_X59Y7          LUT6 (Prop_lut6_I3_O)        0.124    14.193 r  fsm0/reg0/dff2/data_out_i_1__19/O
                         net (fo=1, routed)           0.000    14.193    mfr0/rg0/rg5/U16/data_out_reg_1[0]
    SLICE_X59Y7          FDRE                                         r  mfr0/rg0/rg5/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.517    14.858    mfr0/rg0/rg5/U16/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  mfr0/rg0/rg5/U16/data_out_reg/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y7          FDRE (Setup_fdre_C_D)        0.029    15.112    mfr0/rg0/rg5/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg3/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 1.991ns (22.188%)  route 6.982ns (77.812%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.571     5.092    mfr0/rg0/rg0/U16/clk_IBUF_BUFG
    SLICE_X52Y5          FDRE                                         r  mfr0/rg0/rg0/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mfr0/rg0/rg0/U16/data_out_reg/Q
                         net (fo=40, routed)          1.104     6.714    mfr0/rg0/rg0/U16/data_out_reg_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     6.838 r  mfr0/rg0/rg0/U16/data_out_i_19__7/O
                         net (fo=4, routed)           0.698     7.537    mfr0/rg0/rg0/U18/data_out_i_14__8_1
    SLICE_X49Y1          LUT4 (Prop_lut4_I1_O)        0.149     7.686 r  mfr0/rg0/rg0/U18/data_out_i_15__7/O
                         net (fo=3, routed)           0.716     8.402    mfr0/rg0/rg0/U18/data_out_reg_69
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.734 r  mfr0/rg0/rg0/U18/data_out_i_17__7/O
                         net (fo=3, routed)           0.327     9.061    mfr0/rg0/rg0/U18/data_out_reg_65
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.185 f  mfr0/rg0/rg0/U18/data_out_i_13__8/O
                         net (fo=3, routed)           0.784     9.969    mfr0/rg0/rg1/U15/data_out_i_22__1
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.093 r  mfr0/rg0/rg1/U15/data_out_i_15__5/O
                         net (fo=4, routed)           0.860    10.954    mfr0/rg0/rg0/U18/data_out_i_14__5_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.078 r  mfr0/rg0/rg0/U18/data_out_i_22__1/O
                         net (fo=1, routed)           0.591    11.669    mfr0/rg0/rg2/U16/data_out_i_8__5_4
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.793 r  mfr0/rg0/rg2/U16/data_out_i_14__5/O
                         net (fo=3, routed)           0.661    12.454    mfr0/rg0/rg2/U16/data_out_i_14__5_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I1_O)        0.124    12.578 r  mfr0/rg0/rg2/U16/data_out_i_8__5/O
                         net (fo=1, routed)           0.581    13.158    mfr0/rg0/rg3/U17/data_out_reg_42
    SLICE_X52Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.282 r  mfr0/rg0/rg3/U17/data_out_i_2__23/O
                         net (fo=1, routed)           0.659    13.941    mfr0/rg0/rg3/U17/data_out_i_2__23_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.065 r  mfr0/rg0/rg3/U17/data_out_i_1__14/O
                         net (fo=1, routed)           0.000    14.065    mfr0/rg0/rg3/U15/data_in[0]
    SLICE_X50Y7          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.451    14.792    mfr0/rg0/rg3/U15/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.079    15.110    mfr0/rg0/rg3/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 scroll0/sFSM/dbD/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/sFSM/dbD/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.590     1.473    scroll0/sFSM/dbD/clk_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  scroll0/sFSM/dbD/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  scroll0/sFSM/dbD/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.670    scroll0/sFSM/dbD/PB_sync_0_reg_n_0
    SLICE_X61Y13         FDRE                                         r  scroll0/sFSM/dbD/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.859     1.986    scroll0/sFSM/dbD/clk_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  scroll0/sFSM/dbD/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.071     1.544    scroll0/sFSM/dbD/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbC/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.472    dbC/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  dbC/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dbC/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.678    dbC/PB_sync_0_reg_n_0
    SLICE_X58Y16         FDRE                                         r  dbC/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     1.984    dbC/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  dbC/PB_sync_1_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.075     1.547    dbC/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbR/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.562     1.445    dbR/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  dbR/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dbR/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.665    dbR/PB_sync_0_reg_n_0
    SLICE_X50Y14         FDRE                                         r  dbR/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.832     1.959    dbR/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  dbR/PB_sync_1_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.053     1.498    dbR/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R2/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R3/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.390%)  route 0.127ns (40.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.474    scroll0/dH0/c0/R0/R2/U15/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  scroll0/dH0/c0/R0/R2/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  scroll0/dH0/c0/R0/R2/U15/data_out_reg/Q
                         net (fo=5, routed)           0.127     1.742    scroll0/dH0/c0/R0/R3/U17/data_out_reg_1
    SLICE_X60Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.787 r  scroll0/dH0/c0/R0/R3/U17/data_out_i_1__41/O
                         net (fo=1, routed)           0.000     1.787    scroll0/dH0/c0/R0/R3/U17/Dw[13]
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.860     1.987    scroll0/dH0/c0/R0/R3/U17/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U17/data_out_reg/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.121     1.610    scroll0/dH0/c0/R0/R3/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbL/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.562     1.445    dbL/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  dbL/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dbL/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.102     1.711    dbL/PB_sync_0_reg_n_0
    SLICE_X52Y13         FDRE                                         r  dbL/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.832     1.959    dbL/clk_IBUF_BUFG
    SLICE_X52Y13         FDRE                                         r  dbL/PB_sync_1_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.052     1.512    dbL/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R1/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R2/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.588     1.471    scroll0/dH0/c0/R0/R1/U15/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  scroll0/dH0/c0/R0/R1/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  scroll0/dH0/c0/R0/R1/U15/data_out_reg/Q
                         net (fo=5, routed)           0.130     1.742    scroll0/dH0/c0/R0/R1/U16/data_out_reg_4
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.048     1.790 r  scroll0/dH0/c0/R0/R1/U16/data_out_i_1__36/O
                         net (fo=1, routed)           0.000     1.790    scroll0/dH0/c0/R0/R2/U18/data_out_reg_1[0]
    SLICE_X59Y17         FDRE                                         r  scroll0/dH0/c0/R0/R2/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.856     1.983    scroll0/dH0/c0/R0/R2/U18/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  scroll0/dH0/c0/R0/R2/U18/data_out_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.107     1.591    scroll0/dH0/c0/R0/R2/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R1/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R1/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.588     1.471    scroll0/dH0/c0/R0/R1/U16/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  scroll0/dH0/c0/R0/R1/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  scroll0/dH0/c0/R0/R1/U16/data_out_reg/Q
                         net (fo=6, routed)           0.120     1.732    scroll0/dH0/c0/R0/R1/U15/data_out_reg_2
    SLICE_X58Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  scroll0/dH0/c0/R0/R1/U15/data_out_i_1__35/O
                         net (fo=1, routed)           0.000     1.777    scroll0/dH0/c0/R0/R1/U15/Dw[7]
    SLICE_X58Y17         FDRE                                         r  scroll0/dH0/c0/R0/R1/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.856     1.983    scroll0/dH0/c0/R0/R1/U15/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  scroll0/dH0/c0/R0/R1/U15/data_out_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.091     1.575    scroll0/dH0/c0/R0/R1/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R1/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R2/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.588     1.471    scroll0/dH0/c0/R0/R1/U15/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  scroll0/dH0/c0/R0/R1/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  scroll0/dH0/c0/R0/R1/U15/data_out_reg/Q
                         net (fo=5, routed)           0.131     1.743    scroll0/dH0/c0/R0/R2/U16/data_out_reg_5
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  scroll0/dH0/c0/R0/R2/U16/data_out_i_1__38/O
                         net (fo=1, routed)           0.000     1.788    scroll0/dH0/c0/R0/R2/U16/Dw[10]
    SLICE_X59Y17         FDRE                                         r  scroll0/dH0/c0/R0/R2/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.856     1.983    scroll0/dH0/c0/R0/R2/U16/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  scroll0/dH0/c0/R0/R2/U16/data_out_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     1.576    scroll0/dH0/c0/R0/R2/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R3/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.474    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=16, routed)          0.138     1.776    scroll0/dH0/c0/R0/R3/U15/data_out_reg_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  scroll0/dH0/c0/R0/R3/U15/data_out_i_1__43/O
                         net (fo=1, routed)           0.000     1.821    scroll0/dH0/c0/R0/R3/U15/Dw[15]
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.860     1.987    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.121     1.595    scroll0/dH0/c0/R0/R3/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R1/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.844%)  route 0.159ns (46.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.586     1.469    scroll0/dH0/c0/R0/R0/U17/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  scroll0/dH0/c0/R0/R0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  scroll0/dH0/c0/R0/R0/U17/data_out_reg/Q
                         net (fo=6, routed)           0.159     1.770    scroll0/dH0/c0/R0/R0/U15/data_out_reg_4
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  scroll0/dH0/c0/R0/R0/U15/data_out_i_1__33/O
                         net (fo=1, routed)           0.000     1.815    scroll0/dH0/c0/R0/R1/U17/data_out_reg_1[0]
    SLICE_X58Y18         FDRE                                         r  scroll0/dH0/c0/R0/R1/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     1.982    scroll0/dH0/c0/R0/R1/U17/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  scroll0/dH0/c0/R0/R1/U17/data_out_reg/C
                         clock pessimism             -0.498     1.484    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.091     1.575    scroll0/dH0/c0/R0/R1/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   dbC/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   dbC/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   dbC/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   dbC/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   dbC/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   dbC/PB_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   dbC/PB_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   dbC/PB_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   dbC/PB_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   dbC/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   dbC/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   dbC/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   dbC/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   dbC/PB_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   dbC/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   dbC/PB_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   dbC/PB_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   dbC/PB_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   dbC/PB_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   dbC/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   dbC/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   dbC/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   dbC/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   dbC/PB_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   dbC/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   dbC/PB_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   dbC/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   dbC/PB_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   dbC/PB_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mfr0/rg0/rg3/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.831ns  (logic 4.960ns (45.792%)  route 5.871ns (54.208%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.570     5.091    mfr0/rg0/rg3/U16/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  mfr0/rg0/rg3/U16/data_out_reg/Q
                         net (fo=33, routed)          1.561     7.109    scroll0/dH0/c0/R0/R3/U15/outW[11]
    SLICE_X60Y11         LUT5 (Prop_lut5_I0_O)        0.152     7.261 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.640     7.901    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.348     8.249 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.510     8.758    scroll0/dH0/c0/R0/R3/U16/seg_OBUF[6]_inst_i_1_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  scroll0/dH0/c0/R0/R3/U16/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.154    10.037    scroll0/dH0/c0/R0/R3/U15/seg[0]
    SLICE_X64Y10         LUT4 (Prop_lut4_I2_O)        0.153    10.190 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.006    12.196    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727    15.923 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.923    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.715ns  (logic 4.587ns (42.812%)  route 6.128ns (57.188%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.570     5.091    mfr0/rg0/rg3/U18/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  mfr0/rg0/rg3/U18/data_out_reg/Q
                         net (fo=48, routed)          2.360     7.907    scroll0/dH0/c0/R0/R3/U15/outW[9]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.031 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.658     8.689    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.813 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     9.857    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I3_O)        0.150    10.007 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.066    12.073    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    15.806 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.806    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 4.584ns (43.026%)  route 6.070ns (56.974%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.570     5.091    mfr0/rg0/rg3/U18/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  mfr0/rg0/rg3/U18/data_out_reg/Q
                         net (fo=48, routed)          2.360     7.907    scroll0/dH0/c0/R0/R3/U15/outW[9]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.031 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.658     8.689    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.813 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     9.847    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I3_O)        0.152     9.999 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.019    12.018    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    15.746 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.746    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.523ns  (logic 4.339ns (41.231%)  route 6.184ns (58.769%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.570     5.091    mfr0/rg0/rg3/U18/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  mfr0/rg0/rg3/U18/data_out_reg/Q
                         net (fo=48, routed)          2.360     7.907    scroll0/dH0/c0/R0/R3/U15/outW[9]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.031 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.658     8.689    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.813 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     9.857    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.981 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.123    12.104    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.614 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.614    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 4.740ns (45.058%)  route 5.779ns (54.942%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.570     5.091    mfr0/rg0/rg3/U16/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  mfr0/rg0/rg3/U16/data_out_reg/Q
                         net (fo=33, routed)          1.561     7.109    scroll0/dH0/c0/R0/R3/U15/outW[11]
    SLICE_X60Y11         LUT5 (Prop_lut5_I0_O)        0.152     7.261 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.640     7.901    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.348     8.249 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.510     8.758    scroll0/dH0/c0/R0/R3/U16/seg_OBUF[6]_inst_i_1_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  scroll0/dH0/c0/R0/R3/U16/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.154    10.037    scroll0/dH0/c0/R0/R3/U15/seg[0]
    SLICE_X64Y10         LUT4 (Prop_lut4_I3_O)        0.124    10.161 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.914    12.075    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.610 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.610    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 4.545ns (43.924%)  route 5.803ns (56.076%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.633     5.154    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=16, routed)          1.357     7.029    scroll0/dH0/c0/R0/R3/U15/data_out_reg_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.124     7.153 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.641     7.794    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.918 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.797     8.716    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.840 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.203    10.043    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I0_O)        0.124    10.167 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.805    11.971    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.503 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.503    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.332ns  (logic 4.363ns (42.231%)  route 5.968ns (57.769%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.570     5.091    mfr0/rg0/rg3/U18/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  mfr0/rg0/rg3/U18/data_out_reg/Q
                         net (fo=48, routed)          2.360     7.907    scroll0/dH0/c0/R0/R3/U15/outW[9]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.031 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.658     8.689    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.813 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     9.847    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I3_O)        0.124     9.971 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.917    11.888    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.423 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.423    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.427ns  (logic 4.395ns (59.173%)  route 3.032ns (40.827%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.633     5.154    scroll0/dH0/c0/R0/R3/U16/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  scroll0/dH0/c0/R0/R3/U16/data_out_reg/Q
                         net (fo=17, routed)          0.892     6.565    scroll0/dH0/c0/R0/R3/U16/data_out_reg_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.152     6.717 r  scroll0/dH0/c0/R0/R3/U16/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.140     8.857    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.582 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.582    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.374ns  (logic 4.145ns (56.206%)  route 3.230ns (43.794%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.633     5.154    scroll0/dH0/c0/R0/R3/U16/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  scroll0/dH0/c0/R0/R3/U16/data_out_reg/Q
                         net (fo=17, routed)          0.892     6.565    scroll0/dH0/c0/R0/R3/U16/data_out_reg_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.689 r  scroll0/dH0/c0/R0/R3/U16/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.337     9.026    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.529 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.529    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 4.152ns (56.943%)  route 3.140ns (43.057%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.633     5.154    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=16, routed)          0.991     6.664    scroll0/dH0/c0/R0/R3/U16/an[0]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.788 r  scroll0/dH0/c0/R0/R3/U16/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.148     8.936    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.446 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.446    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.496ns (67.685%)  route 0.714ns (32.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.474    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=16, routed)          0.158     1.796    scroll0/dH0/c0/R0/R3/U16/an[0]
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.046     1.842 r  scroll0/dH0/c0/R0/R3/U16/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.556     2.398    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.684 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.684    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.413ns (63.869%)  route 0.799ns (36.131%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.474    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=16, routed)          0.158     1.796    scroll0/dH0/c0/R0/R3/U16/an[0]
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  scroll0/dH0/c0/R0/R3/U16/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.641     2.482    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.687 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.687    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.409ns (62.121%)  route 0.859ns (37.879%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.474    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=16, routed)          0.235     1.873    scroll0/dH0/c0/R0/R3/U15/data_out_reg_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  scroll0/dH0/c0/R0/R3/U15/an_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.624     2.542    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.743 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.743    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg7/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.467ns (62.574%)  route 0.877ns (37.426%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.476    mfr0/rg0/rg7/U17/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mfr0/rg0/rg7/U17/data_out_reg/Q
                         net (fo=2, routed)           0.145     1.762    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_0[10]
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.807 f  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.286     2.094    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I2_O)        0.045     2.139 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.446     2.585    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.821 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.821    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.420ns (59.981%)  route 0.948ns (40.019%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.474    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=16, routed)          0.384     2.022    scroll0/dH0/c0/R0/R3/U16/an[0]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.067 r  scroll0/dH0/c0/R0/R3/U16/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.563     2.631    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.842 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.842    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg7/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.463ns (61.373%)  route 0.921ns (38.627%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.476    mfr0/rg0/rg7/U17/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  mfr0/rg0/rg7/U17/data_out_reg/Q
                         net (fo=2, routed)           0.145     1.762    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_0[10]
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.389     2.197    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I0_O)        0.045     2.242 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.628    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.860 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.860    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg7/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.443ns (59.938%)  route 0.964ns (40.062%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.476    mfr0/rg0/rg7/U17/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  mfr0/rg0/rg7/U17/data_out_reg/Q
                         net (fo=2, routed)           0.145     1.762    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_0[10]
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.090    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I3_O)        0.045     2.135 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.671    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.883 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.883    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg7/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.513ns (62.785%)  route 0.897ns (37.215%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.476    mfr0/rg0/rg7/U17/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  mfr0/rg0/rg7/U17/data_out_reg/Q
                         net (fo=2, routed)           0.145     1.762    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_0[10]
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.286     2.094    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I0_O)        0.048     2.142 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.607    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.279     3.885 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.885    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/sFSM/reg0/U0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.508ns (61.274%)  route 0.953ns (38.726%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.590     1.473    scroll0/sFSM/reg0/U0/clk_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  scroll0/sFSM/reg0/U0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  scroll0/sFSM/reg0/U0/data_out_reg/Q
                         net (fo=16, routed)          0.294     1.895    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[0]_inst_i_1_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.099     1.994 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.216     2.210    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I2_O)        0.045     2.255 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.698    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.935 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.935    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg7/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.530ns (62.055%)  route 0.936ns (37.945%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.476    mfr0/rg0/rg7/U17/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  mfr0/rg0/rg7/U17/data_out_reg/Q
                         net (fo=2, routed)           0.145     1.762    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_0[10]
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.090    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I0_O)        0.048     2.138 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.508     2.646    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.942 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.942    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg4/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.034ns  (logic 2.699ns (17.951%)  route 12.335ns (82.049%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 f  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.615     8.213    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X52Y0          LUT4 (Prop_lut4_I1_O)        0.124     8.337 f  mfr0/rg0/rg0/U18/data_out_i_29__1/O
                         net (fo=3, routed)           0.488     8.825    mfr0/rg0/rg1/U18/data_out_i_16__5_1
    SLICE_X52Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.949 r  mfr0/rg0/rg1/U18/data_out_i_116/O
                         net (fo=4, routed)           0.869     9.818    mfr0/rg0/rg1/U18/data_out_reg_2
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.942 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.712    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.918    11.753    mfr0/rg0/rg1/U15/data_out_reg_9
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.877 r  mfr0/rg0/rg1/U15/data_out_i_22__0/O
                         net (fo=2, routed)           0.807    12.684    mfr0/rg0/rg2/U16/data_out_i_10__18
    SLICE_X56Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.808 r  mfr0/rg0/rg2/U16/data_out_i_16__2/O
                         net (fo=4, routed)           0.626    13.434    mfr0/rg0/rg2/U17/data_out_i_2__22
    SLICE_X52Y4          LUT6 (Prop_lut6_I5_O)        0.124    13.558 r  mfr0/rg0/rg2/U17/data_out_i_10__18/O
                         net (fo=3, routed)           0.608    14.166    mfr0/rg0/rg3/U16/data_out_reg_30
    SLICE_X52Y8          LUT5 (Prop_lut5_I4_O)        0.124    14.290 r  mfr0/rg0/rg3/U16/data_out_i_2__22/O
                         net (fo=1, routed)           0.620    14.910    fsm0/reg0/dff2/data_out_reg_27
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    15.034 r  fsm0/reg0/dff2/data_out_i_1__15/O
                         net (fo=1, routed)           0.000    15.034    mfr0/rg0/rg4/U18/data_out_reg_1[0]
    SLICE_X53Y8          FDRE                                         r  mfr0/rg0/rg4/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.451     4.792    mfr0/rg0/rg4/U18/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  mfr0/rg0/rg4/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg4/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.954ns  (logic 2.699ns (18.048%)  route 12.255ns (81.952%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT6=9)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 f  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.615     8.213    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X52Y0          LUT4 (Prop_lut4_I1_O)        0.124     8.337 f  mfr0/rg0/rg0/U18/data_out_i_29__1/O
                         net (fo=3, routed)           0.488     8.825    mfr0/rg0/rg1/U18/data_out_i_16__5_1
    SLICE_X52Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.949 r  mfr0/rg0/rg1/U18/data_out_i_116/O
                         net (fo=4, routed)           0.869     9.818    mfr0/rg0/rg1/U18/data_out_reg_2
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.942 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.712    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.918    11.753    mfr0/rg0/rg1/U15/data_out_reg_9
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.877 r  mfr0/rg0/rg1/U15/data_out_i_22__0/O
                         net (fo=2, routed)           0.807    12.684    mfr0/rg0/rg2/U16/data_out_i_10__18
    SLICE_X56Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.808 r  mfr0/rg0/rg2/U16/data_out_i_16__2/O
                         net (fo=4, routed)           0.626    13.434    mfr0/rg0/rg2/U17/data_out_i_2__22
    SLICE_X52Y4          LUT6 (Prop_lut6_I5_O)        0.124    13.558 f  mfr0/rg0/rg2/U17/data_out_i_10__18/O
                         net (fo=3, routed)           0.745    14.303    mfr0/rg0/rg3/U17/data_out_reg_36
    SLICE_X57Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.427 r  mfr0/rg0/rg3/U17/data_out_i_4__11/O
                         net (fo=1, routed)           0.403    14.830    fsm0/reg0/dff2/data_out_reg_32
    SLICE_X57Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.954 r  fsm0/reg0/dff2/data_out_i_1__16/O
                         net (fo=1, routed)           0.000    14.954    mfr0/rg0/rg4/U17/data_out_reg_1[0]
    SLICE_X57Y4          FDRE                                         r  mfr0/rg0/rg4/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.453     4.794    mfr0/rg0/rg4/U17/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  mfr0/rg0/rg4/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg4/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.946ns  (logic 2.699ns (18.058%)  route 12.247ns (81.942%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT6=8)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 f  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.615     8.213    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X52Y0          LUT4 (Prop_lut4_I1_O)        0.124     8.337 f  mfr0/rg0/rg0/U18/data_out_i_29__1/O
                         net (fo=3, routed)           0.488     8.825    mfr0/rg0/rg1/U18/data_out_i_16__5_1
    SLICE_X52Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.949 r  mfr0/rg0/rg1/U18/data_out_i_116/O
                         net (fo=4, routed)           0.869     9.818    mfr0/rg0/rg1/U18/data_out_reg_2
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.942 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.712    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.918    11.753    mfr0/rg0/rg1/U15/data_out_reg_9
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.877 r  mfr0/rg0/rg1/U15/data_out_i_22__0/O
                         net (fo=2, routed)           0.790    12.667    mfr0/rg0/rg2/U16/data_out_i_10__18
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    12.791 f  mfr0/rg0/rg2/U16/data_out_i_13__3/O
                         net (fo=4, routed)           0.550    13.342    mfr0/rg0/rg2/U15/data_out_i_4__10_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    13.466 r  mfr0/rg0/rg2/U15/data_out_i_6__10/O
                         net (fo=3, routed)           0.659    14.125    mfr0/rg0/rg2/U15/data_out_reg_16
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    14.249 r  mfr0/rg0/rg2/U15/data_out_i_2__21/O
                         net (fo=1, routed)           0.573    14.822    mfr0/rg0/rg2/U15/data_out_i_2__21_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124    14.946 r  mfr0/rg0/rg2/U15/data_out_i_1__22/O
                         net (fo=1, routed)           0.000    14.946    mfr0/rg0/rg4/U15/data_out_reg_1[0]
    SLICE_X59Y3          FDRE                                         r  mfr0/rg0/rg4/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.518     4.859    mfr0/rg0/rg4/U15/clk_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  mfr0/rg0/rg4/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg3/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.857ns  (logic 2.931ns (19.727%)  route 11.927ns (80.273%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT6=8)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.641     8.239    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X50Y3          LUT4 (Prop_lut4_I1_O)        0.124     8.363 r  mfr0/rg0/rg0/U18/data_out_i_20__2/O
                         net (fo=3, routed)           0.594     8.957    mfr0/rg0/rg0/U18/data_out_reg_68
    SLICE_X49Y3          LUT4 (Prop_lut4_I2_O)        0.153     9.110 r  mfr0/rg0/rg0/U18/data_out_i_15__14/O
                         net (fo=3, routed)           0.540     9.650    mfr0/rg0/rg0/U18/data_out_reg_64
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.327     9.977 f  mfr0/rg0/rg0/U18/data_out_i_13__8/O
                         net (fo=3, routed)           0.784    10.761    mfr0/rg0/rg1/U15/data_out_i_22__1
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  mfr0/rg0/rg1/U15/data_out_i_15__5/O
                         net (fo=4, routed)           0.860    11.746    mfr0/rg0/rg0/U18/data_out_i_14__5_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.870 r  mfr0/rg0/rg0/U18/data_out_i_22__1/O
                         net (fo=1, routed)           0.591    12.461    mfr0/rg0/rg2/U16/data_out_i_8__5_4
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    12.585 r  mfr0/rg0/rg2/U16/data_out_i_14__5/O
                         net (fo=3, routed)           0.661    13.245    mfr0/rg0/rg2/U16/data_out_i_14__5_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.369 r  mfr0/rg0/rg2/U16/data_out_i_8__5/O
                         net (fo=1, routed)           0.581    13.950    mfr0/rg0/rg3/U17/data_out_reg_42
    SLICE_X52Y7          LUT6 (Prop_lut6_I1_O)        0.124    14.074 r  mfr0/rg0/rg3/U17/data_out_i_2__23/O
                         net (fo=1, routed)           0.659    14.733    mfr0/rg0/rg3/U17/data_out_i_2__23_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.857 r  mfr0/rg0/rg3/U17/data_out_i_1__14/O
                         net (fo=1, routed)           0.000    14.857    mfr0/rg0/rg3/U15/data_in[0]
    SLICE_X50Y7          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.451     4.792    mfr0/rg0/rg3/U15/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg4/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.794ns  (logic 2.699ns (18.243%)  route 12.096ns (81.757%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT6=9)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 f  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.615     8.213    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X52Y0          LUT4 (Prop_lut4_I1_O)        0.124     8.337 f  mfr0/rg0/rg0/U18/data_out_i_29__1/O
                         net (fo=3, routed)           0.488     8.825    mfr0/rg0/rg1/U18/data_out_i_16__5_1
    SLICE_X52Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.949 r  mfr0/rg0/rg1/U18/data_out_i_116/O
                         net (fo=4, routed)           0.869     9.818    mfr0/rg0/rg1/U18/data_out_reg_2
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.942 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.712    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.918    11.753    mfr0/rg0/rg1/U15/data_out_reg_9
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.877 r  mfr0/rg0/rg1/U15/data_out_i_22__0/O
                         net (fo=2, routed)           0.790    12.667    mfr0/rg0/rg2/U16/data_out_i_10__18
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    12.791 f  mfr0/rg0/rg2/U16/data_out_i_13__3/O
                         net (fo=4, routed)           0.550    13.342    mfr0/rg0/rg2/U15/data_out_i_4__10_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    13.466 r  mfr0/rg0/rg2/U15/data_out_i_6__10/O
                         net (fo=3, routed)           0.586    14.051    mfr0/rg0/rg2/U15/data_out_reg_16
    SLICE_X60Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  mfr0/rg0/rg2/U15/data_out_i_2__19/O
                         net (fo=1, routed)           0.495    14.670    fsm0/reg0/dff2/data_out_reg_33
    SLICE_X61Y3          LUT6 (Prop_lut6_I1_O)        0.124    14.794 r  fsm0/reg0/dff2/data_out_i_1__17/O
                         net (fo=1, routed)           0.000    14.794    mfr0/rg0/rg4/U16/data_out_reg_1[0]
    SLICE_X61Y3          FDRE                                         r  mfr0/rg0/rg4/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.518     4.859    mfr0/rg0/rg4/U16/clk_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  mfr0/rg0/rg4/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg3/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.438ns  (logic 2.699ns (18.693%)  route 11.739ns (81.307%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT6=8)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 f  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.615     8.213    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X52Y0          LUT4 (Prop_lut4_I1_O)        0.124     8.337 f  mfr0/rg0/rg0/U18/data_out_i_29__1/O
                         net (fo=3, routed)           0.488     8.825    mfr0/rg0/rg1/U18/data_out_i_16__5_1
    SLICE_X52Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.949 r  mfr0/rg0/rg1/U18/data_out_i_116/O
                         net (fo=4, routed)           0.869     9.818    mfr0/rg0/rg1/U18/data_out_reg_2
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.942 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.712    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.476    11.312    mfr0/rg0/rg2/U17/data_out_i_13__3_2
    SLICE_X55Y2          LUT6 (Prop_lut6_I5_O)        0.124    11.436 r  mfr0/rg0/rg2/U17/data_out_i_18__1/O
                         net (fo=3, routed)           0.896    12.332    mfr0/rg0/rg2/U17/data_out_reg_21
    SLICE_X53Y5          LUT4 (Prop_lut4_I2_O)        0.124    12.456 r  mfr0/rg0/rg2/U17/data_out_i_16__4/O
                         net (fo=4, routed)           0.583    13.039    mfr0/rg0/rg2/U17/data_out_i_16__4_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I4_O)        0.124    13.163 r  mfr0/rg0/rg2/U17/data_out_i_9__2/O
                         net (fo=3, routed)           0.683    13.846    mfr0/rg0/rg2/U16/data_out_reg_41
    SLICE_X52Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.970 r  mfr0/rg0/rg2/U16/data_out_i_4__13/O
                         net (fo=1, routed)           0.343    14.314    fsm0/reg0/dff2/data_out_reg_25
    SLICE_X53Y8          LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  fsm0/reg0/dff2/data_out_i_1__13/O
                         net (fo=1, routed)           0.000    14.438    mfr0/rg0/rg3/U16/data_out_reg_16[0]
    SLICE_X53Y8          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.451     4.792    mfr0/rg0/rg3/U16/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg3/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.393ns  (logic 3.241ns (22.517%)  route 11.152ns (77.483%))
  Logic Levels:           11  (IBUF=1 LUT4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.641     8.239    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X50Y3          LUT4 (Prop_lut4_I1_O)        0.124     8.363 r  mfr0/rg0/rg0/U18/data_out_i_20__2/O
                         net (fo=3, routed)           0.594     8.957    mfr0/rg0/rg0/U18/data_out_reg_68
    SLICE_X49Y3          LUT4 (Prop_lut4_I2_O)        0.153     9.110 r  mfr0/rg0/rg0/U18/data_out_i_15__14/O
                         net (fo=3, routed)           0.540     9.650    mfr0/rg0/rg0/U18/data_out_reg_64
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.327     9.977 f  mfr0/rg0/rg0/U18/data_out_i_13__8/O
                         net (fo=3, routed)           0.784    10.761    mfr0/rg0/rg1/U15/data_out_i_22__1
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  mfr0/rg0/rg1/U15/data_out_i_15__5/O
                         net (fo=4, routed)           0.673    11.558    mfr0/rg0/rg2/U17/data_out_i_14__5_1
    SLICE_X50Y5          LUT6 (Prop_lut6_I5_O)        0.124    11.682 r  mfr0/rg0/rg2/U17/data_out_i_11__5/O
                         net (fo=3, routed)           0.671    12.353    mfr0/rg0/rg2/U17/data_out_reg_29
    SLICE_X47Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.477 r  mfr0/rg0/rg2/U17/data_out_i_10__6/O
                         net (fo=2, routed)           0.827    13.304    mfr0/rg0/rg2/U15/data_out_i_3__16_1
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.117    13.421 r  mfr0/rg0/rg2/U15/data_out_i_7__10/O
                         net (fo=1, routed)           0.407    13.828    mfr0/rg0/rg2/U15/data_out_i_7__10_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.348    14.176 r  mfr0/rg0/rg2/U15/data_out_i_3__16/O
                         net (fo=1, routed)           0.000    14.176    fsm0/reg0/dff2/data_out_reg_22
    SLICE_X51Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    14.393 r  fsm0/reg0/dff2/data_out_reg_i_1__2/O
                         net (fo=1, routed)           0.000    14.393    mfr0/rg0/rg3/U18/data_out_reg_13[0]
    SLICE_X51Y8          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.451     4.792    mfr0/rg0/rg3/U18/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg3/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.222ns  (logic 2.927ns (20.579%)  route 11.296ns (79.421%))
  Logic Levels:           11  (IBUF=1 LUT4=5 LUT6=5)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.615     8.213    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X52Y0          LUT4 (Prop_lut4_I1_O)        0.124     8.337 r  mfr0/rg0/rg0/U18/data_out_i_29__1/O
                         net (fo=3, routed)           0.319     8.656    mfr0/rg0/rg0/U18/data_out_reg_60
    SLICE_X51Y0          LUT4 (Prop_lut4_I0_O)        0.124     8.780 r  mfr0/rg0/rg0/U18/data_out_i_20__1/O
                         net (fo=3, routed)           0.755     9.536    mfr0/rg0/rg0/U18/data_out_reg_53
    SLICE_X51Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.660 f  mfr0/rg0/rg0/U18/data_out_i_15__4/O
                         net (fo=5, routed)           0.592    10.252    mfr0/rg0/rg1/U16/data_out_i_19__3
    SLICE_X53Y3          LUT4 (Prop_lut4_I0_O)        0.150    10.402 r  mfr0/rg0/rg1/U16/data_out_i_26__0/O
                         net (fo=2, routed)           0.629    11.030    mfr0/rg0/rg2/U17/data_out_i_12__5_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I3_O)        0.326    11.356 r  mfr0/rg0/rg2/U17/data_out_i_19__3/O
                         net (fo=4, routed)           0.593    11.949    mfr0/rg0/rg2/U16/data_out_i_7__9_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I3_O)        0.124    12.073 r  mfr0/rg0/rg2/U16/data_out_i_12__5/O
                         net (fo=2, routed)           0.960    13.033    mfr0/rg0/rg2/U16/data_out_i_12__5_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.157 r  mfr0/rg0/rg2/U16/data_out_i_7__9/O
                         net (fo=3, routed)           0.512    13.669    mfr0/rg0/rg2/U16/data_out_reg_21
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.124    13.793 f  mfr0/rg0/rg2/U16/data_out_i_3__15/O
                         net (fo=1, routed)           0.306    14.098    fsm0/reg0/dff0/data_out_reg_29
    SLICE_X52Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.222 r  fsm0/reg0/dff0/data_out_i_1__12/O
                         net (fo=1, routed)           0.000    14.222    mfr0/rg0/rg3/U17/data_out_reg_19[0]
    SLICE_X52Y9          FDRE                                         r  mfr0/rg0/rg3/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.450     4.791    mfr0/rg0/rg3/U17/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  mfr0/rg0/rg3/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg5/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.846ns  (logic 2.699ns (19.492%)  route 11.147ns (80.508%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT6=8)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 f  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.615     8.213    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X52Y0          LUT4 (Prop_lut4_I1_O)        0.124     8.337 f  mfr0/rg0/rg0/U18/data_out_i_29__1/O
                         net (fo=3, routed)           0.488     8.825    mfr0/rg0/rg1/U18/data_out_i_16__5_1
    SLICE_X52Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.949 r  mfr0/rg0/rg1/U18/data_out_i_116/O
                         net (fo=4, routed)           0.869     9.818    mfr0/rg0/rg1/U18/data_out_reg_2
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.942 r  mfr0/rg0/rg1/U18/data_out_i_28/O
                         net (fo=2, routed)           0.769    10.712    mfr0/rg0/rg1/U15/data_out_i_18__1_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.836 f  mfr0/rg0/rg1/U15/data_out_i_25__0/O
                         net (fo=4, routed)           0.481    11.317    mfr0/rg0/rg2/U18/data_out_i_16__13_1
    SLICE_X55Y2          LUT6 (Prop_lut6_I4_O)        0.124    11.441 r  mfr0/rg0/rg2/U18/data_out_i_17__4/O
                         net (fo=3, routed)           0.584    12.025    mfr0/rg0/rg2/U16/data_out_i_11__4_1
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.124    12.149 r  mfr0/rg0/rg2/U16/data_out_i_15__2/O
                         net (fo=3, routed)           0.400    12.549    mfr0/rg0/rg2/U15/data_out_i_5__10_2
    SLICE_X59Y2          LUT6 (Prop_lut6_I4_O)        0.124    12.673 f  mfr0/rg0/rg2/U15/data_out_i_6__9/O
                         net (fo=4, routed)           0.630    13.302    mfr0/rg0/rg2/U15/data_out_i_6__9_n_0
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.124    13.426 r  mfr0/rg0/rg2/U15/data_out_i_5__11/O
                         net (fo=1, routed)           0.295    13.722    mfr0/rg0/rg2/U15/data_out_i_5__11_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  mfr0/rg0/rg2/U15/data_out_i_1__23/O
                         net (fo=1, routed)           0.000    13.846    mfr0/rg0/rg5/U18/data_in[0]
    SLICE_X61Y4          FDRE                                         r  mfr0/rg0/rg5/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.518     4.859    mfr0/rg0/rg5/U18/clk_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  mfr0/rg0/rg5/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mfr0/rg0/rg2/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.475ns  (logic 2.807ns (20.830%)  route 10.668ns (79.170%))
  Logic Levels:           10  (IBUF=1 LUT4=4 LUT6=5)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=44, routed)          6.015     7.474    mfr0/rg0/rg0/U16/sw_IBUF[7]
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  mfr0/rg0/rg0/U16/data_out_i_23__3/O
                         net (fo=4, routed)           0.641     8.239    mfr0/rg0/rg0/U18/data_out_i_116
    SLICE_X50Y3          LUT4 (Prop_lut4_I1_O)        0.124     8.363 r  mfr0/rg0/rg0/U18/data_out_i_20__2/O
                         net (fo=3, routed)           0.594     8.957    mfr0/rg0/rg0/U18/data_out_reg_68
    SLICE_X49Y3          LUT4 (Prop_lut4_I2_O)        0.153     9.110 r  mfr0/rg0/rg0/U18/data_out_i_15__14/O
                         net (fo=3, routed)           0.824     9.934    mfr0/rg0/rg1/U15/data_out_i_11__6_2
    SLICE_X47Y3          LUT6 (Prop_lut6_I3_O)        0.327    10.261 r  mfr0/rg0/rg1/U15/data_out_i_17__14/O
                         net (fo=1, routed)           0.519    10.780    mfr0/rg0/rg1/U15/data_out_i_17__14_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    10.904 r  mfr0/rg0/rg1/U15/data_out_i_11__6/O
                         net (fo=1, routed)           0.577    11.480    mfr0/rg0/rg1/U17/data_out_i_10__7_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  mfr0/rg0/rg1/U17/data_out_i_9__6/O
                         net (fo=3, routed)           0.468    12.072    mfr0/rg0/rg1/U17/data_out_reg_13
    SLICE_X53Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.196 r  mfr0/rg0/rg1/U17/data_out_i_7__12/O
                         net (fo=2, routed)           0.573    12.769    mfr0/rg0/rg2/U17/data_out_reg_57
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.124    12.893 f  mfr0/rg0/rg2/U17/data_out_i_3__20/O
                         net (fo=1, routed)           0.458    13.351    fsm0/reg0/dff0/data_out_reg_25
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.475 r  fsm0/reg0/dff0/data_out_i_1__11/O
                         net (fo=1, routed)           0.000    13.475    mfr0/rg0/rg2/U15/data_out_reg_30[0]
    SLICE_X54Y8          FDRE                                         r  mfr0/rg0/rg2/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.451     4.792    mfr0/rg0/rg2/U15/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  mfr0/rg0/rg2/U15/data_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            mfr0/rg0/rg6/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.327ns (27.025%)  route 0.882ns (72.975%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          0.771     1.007    mfr0/rg0/rg2/U16/sw_IBUF[12]
    SLICE_X62Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.052 r  mfr0/rg0/rg2/U16/data_out_i_2__12/O
                         net (fo=1, routed)           0.111     1.164    mfr0/rg0/rg2/U16/data_out_i_2__12_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.209 r  mfr0/rg0/rg2/U16/data_out_i_1__27/O
                         net (fo=1, routed)           0.000     1.209    mfr0/rg0/rg6/U15/data_out_reg_0[0]
    SLICE_X61Y10         FDRE                                         r  mfr0/rg0/rg6/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.862     1.989    mfr0/rg0/rg6/U15/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  mfr0/rg0/rg6/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            mfr0/rg0/rg6/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.327ns (26.126%)  route 0.924ns (73.874%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          0.781     1.018    mfr0/rg0/rg2/U17/sw_IBUF[12]
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.063 r  mfr0/rg0/rg2/U17/data_out_i_2__13/O
                         net (fo=1, routed)           0.143     1.205    mfr0/rg0/rg2/U17/data_out_i_2__13_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.250 r  mfr0/rg0/rg2/U17/data_out_i_1__26/O
                         net (fo=1, routed)           0.000     1.250    mfr0/rg0/rg6/U16/data_out_reg_1[0]
    SLICE_X61Y10         FDRE                                         r  mfr0/rg0/rg6/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.862     1.989    mfr0/rg0/rg6/U16/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  mfr0/rg0/rg6/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            mfr0/rg0/rg5/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.313ns (24.183%)  route 0.980ns (75.817%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=37, routed)          0.789     1.012    mfr0/rg0/rg3/U16/sw_IBUF[8]
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.045     1.057 r  mfr0/rg0/rg3/U16/data_out_i_2__16/O
                         net (fo=1, routed)           0.191     1.248    mfr0/rg0/rg3/U16/data_out_i_2__16_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.293 r  mfr0/rg0/rg3/U16/data_out_i_1__24/O
                         net (fo=1, routed)           0.000     1.293    mfr0/rg0/rg5/U15/data_in[0]
    SLICE_X59Y8          FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     1.990    mfr0/rg0/rg5/U15/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            dbR/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.264ns (18.659%)  route 1.152ns (81.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.152     1.371    dbR/btnR_IBUF
    SLICE_X50Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.416 r  dbR/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     1.416    dbR/PB_sync_0_i_1__2_n_0
    SLICE_X50Y14         FDRE                                         r  dbR/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.832     1.959    dbR/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  dbR/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dbL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.264ns (18.294%)  route 1.181ns (81.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.181     1.400    dbL/btnL_IBUF
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.445 r  dbL/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     1.445    dbL/PB_sync_0_i_1__1_n_0
    SLICE_X50Y13         FDRE                                         r  dbL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.832     1.959    dbL/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  dbL/PB_sync_0_reg/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            mfr0/rg0/rg7/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.268ns (18.529%)  route 1.180ns (81.471%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=32, routed)          1.180     1.403    mfr0/rg0/rg3/U15/sw_IBUF[6]
    SLICE_X61Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.448 r  mfr0/rg0/rg3/U15/data_out_i_1__28/O
                         net (fo=1, routed)           0.000     1.448    mfr0/rg0/rg7/U17/data_out_reg_1[0]
    SLICE_X61Y9          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     1.990    mfr0/rg0/rg7/U17/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            mfr0/rg0/rg7/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.269ns (18.312%)  route 1.201ns (81.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=28, routed)          1.201     1.425    fsm0/reg0/dff0/sw_IBUF[12]
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  fsm0/reg0/dff0/data_out_i_1__29/O
                         net (fo=1, routed)           0.000     1.470    mfr0/rg0/rg7/U16/data_out_reg_1[0]
    SLICE_X60Y11         FDRE                                         r  mfr0/rg0/rg7/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.862     1.989    mfr0/rg0/rg7/U16/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  mfr0/rg0/rg7/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            mfr0/rg0/rg5/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.313ns (20.962%)  route 1.179ns (79.038%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=37, routed)          0.991     1.214    mfr0/rg0/rg3/U16/sw_IBUF[8]
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.045     1.259 r  mfr0/rg0/rg3/U16/data_out_i_4__8/O
                         net (fo=1, routed)           0.187     1.446    fsm0/reg0/dff2/data_out_reg_37
    SLICE_X59Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.491 r  fsm0/reg0/dff2/data_out_i_1__19/O
                         net (fo=1, routed)           0.000     1.491    mfr0/rg0/rg5/U16/data_out_reg_1[0]
    SLICE_X59Y7          FDRE                                         r  mfr0/rg0/rg5/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     1.990    mfr0/rg0/rg5/U16/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  mfr0/rg0/rg5/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            mfr0/rg0/rg1/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.324ns (21.247%)  route 1.201ns (78.753%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=40, routed)          1.150     1.384    fsm0/reg0/dff0/sw_IBUF[2]
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.429 r  fsm0/reg0/dff0/data_out_i_4__1/O
                         net (fo=1, routed)           0.051     1.480    fsm0/reg0/dff0/data_out_i_4__1_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.525 r  fsm0/reg0/dff0/data_out_i_1__8/O
                         net (fo=1, routed)           0.000     1.525    mfr0/rg0/rg1/U17/data_out_reg_35[0]
    SLICE_X49Y7          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.835     1.962    mfr0/rg0/rg1/U17/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            mfr0/rg0/rg5/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.358ns (23.404%)  route 1.170ns (76.596%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=37, routed)          0.802     1.025    mfr0/rg0/rg2/U18/sw_IBUF[8]
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.070 r  mfr0/rg0/rg2/U18/data_out_i_4__9/O
                         net (fo=2, routed)           0.229     1.299    mfr0/rg0/rg2/U18/data_out_i_4__9_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.344 r  mfr0/rg0/rg2/U18/data_out_i_2__17/O
                         net (fo=1, routed)           0.139     1.483    mfr0/rg0/rg2/U18/data_out_i_2__17_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.528 r  mfr0/rg0/rg2/U18/data_out_i_1__18/O
                         net (fo=1, routed)           0.000     1.528    mfr0/rg0/rg5/U17/data_in[0]
    SLICE_X59Y5          FDRE                                         r  mfr0/rg0/rg5/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     1.991    mfr0/rg0/rg5/U17/clk_IBUF_BUFG
    SLICE_X59Y5          FDRE                                         r  mfr0/rg0/rg5/U17/data_out_reg/C





