
bt_init.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006630  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08006740  08006740  00016740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b44  08006b44  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006b44  08006b44  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b44  08006b44  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b44  08006b44  00016b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b48  08006b48  00016b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006b4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  200001e0  08006d28  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08006d28  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007c46  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b12  00000000  00000000  00027e4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000880  00000000  00000000  00029960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007c8  00000000  00000000  0002a1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001837f  00000000  00000000  0002a9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009730  00000000  00000000  00042d27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088e2c  00000000  00000000  0004c457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d5283  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003368  00000000  00000000  000d52d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006728 	.word	0x08006728

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08006728 	.word	0x08006728

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <Thermistor>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_ADC1_Init(void);

double Thermistor(int analogValue){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]

 double temperature;
 temperature = log(((40950000 / analogValue) - 10000));
 8000a90:	4a3b      	ldr	r2, [pc, #236]	; (8000b80 <Thermistor+0xf8>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a98:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 8000a9c:	3b10      	subs	r3, #16
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff fcb0 	bl	8000404 <__aeabi_i2d>
 8000aa4:	4602      	mov	r2, r0
 8000aa6:	460b      	mov	r3, r1
 8000aa8:	4610      	mov	r0, r2
 8000aaa:	4619      	mov	r1, r3
 8000aac:	f005 fc50 	bl	8006350 <log>
 8000ab0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 temperature = 1 / (0.001129148 + (0.000234125 + (0.0000000876741 * temperature * temperature)) * temperature);
 8000ab4:	a328      	add	r3, pc, #160	; (adr r3, 8000b58 <Thermistor+0xd0>)
 8000ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000aba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000abe:	f7ff fd0b 	bl	80004d8 <__aeabi_dmul>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000ace:	f7ff fd03 	bl	80004d8 <__aeabi_dmul>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	a321      	add	r3, pc, #132	; (adr r3, 8000b60 <Thermistor+0xd8>)
 8000adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae0:	f7ff fb44 	bl	800016c <__adddf3>
 8000ae4:	4602      	mov	r2, r0
 8000ae6:	460b      	mov	r3, r1
 8000ae8:	4610      	mov	r0, r2
 8000aea:	4619      	mov	r1, r3
 8000aec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000af0:	f7ff fcf2 	bl	80004d8 <__aeabi_dmul>
 8000af4:	4602      	mov	r2, r0
 8000af6:	460b      	mov	r3, r1
 8000af8:	4610      	mov	r0, r2
 8000afa:	4619      	mov	r1, r3
 8000afc:	a31a      	add	r3, pc, #104	; (adr r3, 8000b68 <Thermistor+0xe0>)
 8000afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b02:	f7ff fb33 	bl	800016c <__adddf3>
 8000b06:	4602      	mov	r2, r0
 8000b08:	460b      	mov	r3, r1
 8000b0a:	f04f 0000 	mov.w	r0, #0
 8000b0e:	491d      	ldr	r1, [pc, #116]	; (8000b84 <Thermistor+0xfc>)
 8000b10:	f7ff fe0c 	bl	800072c <__aeabi_ddiv>
 8000b14:	4602      	mov	r2, r0
 8000b16:	460b      	mov	r3, r1
 8000b18:	e9c7 2302 	strd	r2, r3, [r7, #8]
 temperature = temperature - 273.15;
 8000b1c:	a314      	add	r3, pc, #80	; (adr r3, 8000b70 <Thermistor+0xe8>)
 8000b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000b26:	f7ff fb1f 	bl	8000168 <__aeabi_dsub>
 8000b2a:	4602      	mov	r2, r0
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 temperature = temperature * 1.1;
 8000b32:	a311      	add	r3, pc, #68	; (adr r3, 8000b78 <Thermistor+0xf0>)
 8000b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000b3c:	f7ff fccc 	bl	80004d8 <__aeabi_dmul>
 8000b40:	4602      	mov	r2, r0
 8000b42:	460b      	mov	r3, r1
 8000b44:	e9c7 2302 	strd	r2, r3, [r7, #8]
 return temperature;
 8000b48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8000b4c:	4610      	mov	r0, r2
 8000b4e:	4619      	mov	r1, r3
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	14170d19 	.word	0x14170d19
 8000b5c:	3e7788eb 	.word	0x3e7788eb
 8000b60:	6fb4c3c2 	.word	0x6fb4c3c2
 8000b64:	3f2eafee 	.word	0x3f2eafee
 8000b68:	6edeb890 	.word	0x6edeb890
 8000b6c:	3f527ffd 	.word	0x3f527ffd
 8000b70:	66666666 	.word	0x66666666
 8000b74:	40711266 	.word	0x40711266
 8000b78:	9999999a 	.word	0x9999999a
 8000b7c:	3ff19999 	.word	0x3ff19999
 8000b80:	0270d8f0 	.word	0x0270d8f0
 8000b84:	3ff00000 	.word	0x3ff00000

08000b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8e:	f000 fb97 	bl	80012c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b92:	f000 f84f 	bl	8000c34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b96:	f000 f921 	bl	8000ddc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000b9a:	f000 f8f5 	bl	8000d88 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000b9e:	f000 f8b9 	bl	8000d14 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1,&rxData,1);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	491c      	ldr	r1, [pc, #112]	; (8000c18 <main+0x90>)
 8000ba6:	481d      	ldr	r0, [pc, #116]	; (8000c1c <main+0x94>)
 8000ba8:	f002 f85b 	bl	8002c62 <HAL_UART_Receive_IT>
  HAL_ADC_Start(&hadc1);
 8000bac:	481c      	ldr	r0, [pc, #112]	; (8000c20 <main+0x98>)
 8000bae:	f000 fce5 	bl	800157c <HAL_ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	adc_raw = HAL_ADC_GetValue(&hadc1);
 8000bb2:	481b      	ldr	r0, [pc, #108]	; (8000c20 <main+0x98>)
 8000bb4:	f000 fd90 	bl	80016d8 <HAL_ADC_GetValue>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff fc12 	bl	80003e4 <__aeabi_ui2d>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	4917      	ldr	r1, [pc, #92]	; (8000c24 <main+0x9c>)
 8000bc6:	e9c1 2300 	strd	r2, r3, [r1]
	  	temp = Thermistor(adc_raw);
 8000bca:	4b16      	ldr	r3, [pc, #88]	; (8000c24 <main+0x9c>)
 8000bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bd0:	4610      	mov	r0, r2
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	f7ff ff30 	bl	8000a38 <__aeabi_d2iz>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff ff54 	bl	8000a88 <Thermistor>
 8000be0:	4602      	mov	r2, r0
 8000be2:	460b      	mov	r3, r1
 8000be4:	4910      	ldr	r1, [pc, #64]	; (8000c28 <main+0xa0>)
 8000be6:	e9c1 2300 	strd	r2, r3, [r1]
	  	snprintf(temp_uint, 6, "%f", temp);
 8000bea:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <main+0xa0>)
 8000bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bf0:	e9cd 2300 	strd	r2, r3, [sp]
 8000bf4:	4a0d      	ldr	r2, [pc, #52]	; (8000c2c <main+0xa4>)
 8000bf6:	2106      	movs	r1, #6
 8000bf8:	480d      	ldr	r0, [pc, #52]	; (8000c30 <main+0xa8>)
 8000bfa:	f003 f91d 	bl	8003e38 <sniprintf>
	  	HAL_Delay(1500);
 8000bfe:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000c02:	f000 fbbf 	bl	8001384 <HAL_Delay>
	  	HAL_UART_Transmit(&huart1, temp_uint, sizeof(temp_uint), HAL_MAX_DELAY);
 8000c06:	f04f 33ff 	mov.w	r3, #4294967295
 8000c0a:	2206      	movs	r2, #6
 8000c0c:	4908      	ldr	r1, [pc, #32]	; (8000c30 <main+0xa8>)
 8000c0e:	4803      	ldr	r0, [pc, #12]	; (8000c1c <main+0x94>)
 8000c10:	f001 ff95 	bl	8002b3e <HAL_UART_Transmit>
  {
 8000c14:	e7cd      	b.n	8000bb2 <main+0x2a>
 8000c16:	bf00      	nop
 8000c18:	20000270 	.word	0x20000270
 8000c1c:	2000022c 	.word	0x2000022c
 8000c20:	200001fc 	.word	0x200001fc
 8000c24:	20000280 	.word	0x20000280
 8000c28:	20000288 	.word	0x20000288
 8000c2c:	08006740 	.word	0x08006740
 8000c30:	20000274 	.word	0x20000274

08000c34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b094      	sub	sp, #80	; 0x50
 8000c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c3e:	2228      	movs	r2, #40	; 0x28
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f002 fc90 	bl	8003568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c64:	2301      	movs	r3, #1
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c72:	2301      	movs	r3, #1
 8000c74:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c76:	2302      	movs	r3, #2
 8000c78:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 8000c80:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 8000c84:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f001 fa3a 	bl	8002104 <HAL_RCC_OscConfig>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c96:	f000 f92d 	bl	8000ef4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c9a:	230f      	movs	r3, #15
 8000c9c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ca6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000caa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	2102      	movs	r1, #2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f001 fca6 	bl	8002608 <HAL_RCC_ClockConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000cc2:	f000 f917 	bl	8000ef4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8000cca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000cce:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd0:	1d3b      	adds	r3, r7, #4
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f001 fe30 	bl	8002938 <HAL_RCCEx_PeriphCLKConfig>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000cde:	f000 f909 	bl	8000ef4 <Error_Handler>
  }
  /**Configure the Systick interrupt time
      */
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000ce2:	f001 fdd9 	bl	8002898 <HAL_RCC_GetHCLKFreq>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	4a09      	ldr	r2, [pc, #36]	; (8000d10 <SystemClock_Config+0xdc>)
 8000cea:	fba2 2303 	umull	r2, r3, r2, r3
 8000cee:	099b      	lsrs	r3, r3, #6
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f000 ff92 	bl	8001c1a <HAL_SYSTICK_Config>

      /**Configure the Systick
      */
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000cf6:	2004      	movs	r0, #4
 8000cf8:	f000 ff9c 	bl	8001c34 <HAL_SYSTICK_CLKSourceConfig>

    /* SysTick_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2100      	movs	r1, #0
 8000d00:	f04f 30ff 	mov.w	r0, #4294967295
 8000d04:	f000 ff5f 	bl	8001bc6 <HAL_NVIC_SetPriority>

}
 8000d08:	bf00      	nop
 8000d0a:	3750      	adds	r7, #80	; 0x50
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	10624dd3 	.word	0x10624dd3

08000d14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Common config
    */
  hadc1.Instance = ADC1;
 8000d1a:	4b19      	ldr	r3, [pc, #100]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d1c:	4a19      	ldr	r2, [pc, #100]	; (8000d84 <MX_ADC1_Init+0x70>)
 8000d1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d20:	4b17      	ldr	r3, [pc, #92]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d26:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d2c:	4b14      	ldr	r3, [pc, #80]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d32:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d34:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d3a:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000d40:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d46:	480e      	ldr	r0, [pc, #56]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d48:	f000 fb40 	bl	80013cc <HAL_ADC_Init>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_ADC1_Init+0x42>
  {
    Error_Handler();
 8000d52:	f000 f8cf 	bl	8000ef4 <Error_Handler>
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000d5e:	2305      	movs	r3, #5
 8000d60:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d62:	1d3b      	adds	r3, r7, #4
 8000d64:	4619      	mov	r1, r3
 8000d66:	4806      	ldr	r0, [pc, #24]	; (8000d80 <MX_ADC1_Init+0x6c>)
 8000d68:	f000 fcc2 	bl	80016f0 <HAL_ADC_ConfigChannel>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8000d72:	f000 f8bf 	bl	8000ef4 <Error_Handler>
  }

}
 8000d76:	bf00      	nop
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	200001fc 	.word	0x200001fc
 8000d84:	40012400 	.word	0x40012400

08000d88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d8c:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000d8e:	4a12      	ldr	r2, [pc, #72]	; (8000dd8 <MX_USART1_UART_Init+0x50>)
 8000d90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d92:	4b10      	ldr	r3, [pc, #64]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000d94:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000da0:	4b0c      	ldr	r3, [pc, #48]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000da6:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dac:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000dae:	220c      	movs	r2, #12
 8000db0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000db2:	4b08      	ldr	r3, [pc, #32]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000db8:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <MX_USART1_UART_Init+0x4c>)
 8000dc0:	f001 fe70 	bl	8002aa4 <HAL_UART_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000dca:	f000 f893 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	2000022c 	.word	0x2000022c
 8000dd8:	40013800 	.word	0x40013800

08000ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	f107 0310 	add.w	r3, r7, #16
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df0:	4b1e      	ldr	r3, [pc, #120]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	4a1d      	ldr	r2, [pc, #116]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000df6:	f043 0310 	orr.w	r3, r3, #16
 8000dfa:	6193      	str	r3, [r2, #24]
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	f003 0310 	and.w	r3, r3, #16
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e08:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4a17      	ldr	r2, [pc, #92]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000e0e:	f043 0320 	orr.w	r3, r3, #32
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4b15      	ldr	r3, [pc, #84]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0320 	and.w	r3, r3, #32
 8000e1c:	60bb      	str	r3, [r7, #8]
 8000e1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4a11      	ldr	r2, [pc, #68]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000e26:	f043 0304 	orr.w	r3, r3, #4
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <MX_GPIO_Init+0x90>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f003 0304 	and.w	r3, r3, #4
 8000e34:	607b      	str	r3, [r7, #4]
 8000e36:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e3e:	480c      	ldr	r0, [pc, #48]	; (8000e70 <MX_GPIO_Init+0x94>)
 8000e40:	f001 f948 	bl	80020d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2302      	movs	r3, #2
 8000e54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4804      	ldr	r0, [pc, #16]	; (8000e70 <MX_GPIO_Init+0x94>)
 8000e5e:	f000 ffb5 	bl	8001dcc <HAL_GPIO_Init>

}
 8000e62:	bf00      	nop
 8000e64:	3720      	adds	r7, #32
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40021000 	.word	0x40021000
 8000e70:	40011000 	.word	0x40011000

08000e74 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a17      	ldr	r2, [pc, #92]	; (8000ee0 <HAL_UART_RxCpltCallback+0x6c>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d127      	bne.n	8000ed6 <HAL_UART_RxCpltCallback+0x62>
  {
    if(rxData==78) // Ascii value of 'N' is 78 (N for NO)
 8000e86:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <HAL_UART_RxCpltCallback+0x70>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b4e      	cmp	r3, #78	; 0x4e
 8000e8c:	d10d      	bne.n	8000eaa <HAL_UART_RxCpltCallback+0x36>
    {
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000e8e:	2201      	movs	r2, #1
 8000e90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e94:	4814      	ldr	r0, [pc, #80]	; (8000ee8 <HAL_UART_RxCpltCallback+0x74>)
 8000e96:	f001 f91d 	bl	80020d4 <HAL_GPIO_WritePin>
    	HAL_UART_Transmit(huart, temp_uint, sizeof(temp_uint), HAL_MAX_DELAY);
 8000e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9e:	2206      	movs	r2, #6
 8000ea0:	4912      	ldr	r1, [pc, #72]	; (8000eec <HAL_UART_RxCpltCallback+0x78>)
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f001 fe4b 	bl	8002b3e <HAL_UART_Transmit>
 8000ea8:	e010      	b.n	8000ecc <HAL_UART_RxCpltCallback+0x58>
    }
    else if (rxData==89) // Ascii value of 'Y' is 89 (Y for YES)
 8000eaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ee4 <HAL_UART_RxCpltCallback+0x70>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b59      	cmp	r3, #89	; 0x59
 8000eb0:	d10c      	bne.n	8000ecc <HAL_UART_RxCpltCallback+0x58>
    {
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eb8:	480b      	ldr	r0, [pc, #44]	; (8000ee8 <HAL_UART_RxCpltCallback+0x74>)
 8000eba:	f001 f90b 	bl	80020d4 <HAL_GPIO_WritePin>
    	HAL_UART_Transmit(huart, temp_uint, sizeof(temp_uint), HAL_MAX_DELAY);
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	2206      	movs	r2, #6
 8000ec4:	4909      	ldr	r1, [pc, #36]	; (8000eec <HAL_UART_RxCpltCallback+0x78>)
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f001 fe39 	bl	8002b3e <HAL_UART_Transmit>
    }
    HAL_UART_Receive_IT(&huart1,&rxData,1); // Enabling interrupt receive again
 8000ecc:	2201      	movs	r2, #1
 8000ece:	4905      	ldr	r1, [pc, #20]	; (8000ee4 <HAL_UART_RxCpltCallback+0x70>)
 8000ed0:	4807      	ldr	r0, [pc, #28]	; (8000ef0 <HAL_UART_RxCpltCallback+0x7c>)
 8000ed2:	f001 fec6 	bl	8002c62 <HAL_UART_Receive_IT>
  }
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40013800 	.word	0x40013800
 8000ee4:	20000270 	.word	0x20000270
 8000ee8:	40011000 	.word	0x40011000
 8000eec:	20000274 	.word	0x20000274
 8000ef0:	2000022c 	.word	0x2000022c

08000ef4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef8:	b672      	cpsid	i
}
 8000efa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000efc:	e7fe      	b.n	8000efc <Error_Handler+0x8>
	...

08000f00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f06:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	4a14      	ldr	r2, [pc, #80]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6193      	str	r3, [r2, #24]
 8000f12:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	4a0e      	ldr	r2, [pc, #56]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f28:	61d3      	str	r3, [r2, #28]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <HAL_MspInit+0x60>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <HAL_MspInit+0x60>)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f52:	bf00      	nop
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40010000 	.word	0x40010000

08000f64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b088      	sub	sp, #32
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a14      	ldr	r2, [pc, #80]	; (8000fd0 <HAL_ADC_MspInit+0x6c>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d121      	bne.n	8000fc8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f84:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <HAL_ADC_MspInit+0x70>)
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	4a12      	ldr	r2, [pc, #72]	; (8000fd4 <HAL_ADC_MspInit+0x70>)
 8000f8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f8e:	6193      	str	r3, [r2, #24]
 8000f90:	4b10      	ldr	r3, [pc, #64]	; (8000fd4 <HAL_ADC_MspInit+0x70>)
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9c:	4b0d      	ldr	r3, [pc, #52]	; (8000fd4 <HAL_ADC_MspInit+0x70>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	4a0c      	ldr	r2, [pc, #48]	; (8000fd4 <HAL_ADC_MspInit+0x70>)
 8000fa2:	f043 0304 	orr.w	r3, r3, #4
 8000fa6:	6193      	str	r3, [r2, #24]
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	; (8000fd4 <HAL_ADC_MspInit+0x70>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	f003 0304 	and.w	r3, r3, #4
 8000fb0:	60bb      	str	r3, [r7, #8]
 8000fb2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbc:	f107 0310 	add.w	r3, r7, #16
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4805      	ldr	r0, [pc, #20]	; (8000fd8 <HAL_ADC_MspInit+0x74>)
 8000fc4:	f000 ff02 	bl	8001dcc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000fc8:	bf00      	nop
 8000fca:	3720      	adds	r7, #32
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40012400 	.word	0x40012400
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	40010800 	.word	0x40010800

08000fdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b088      	sub	sp, #32
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe4:	f107 0310 	add.w	r3, r7, #16
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a20      	ldr	r2, [pc, #128]	; (8001078 <HAL_UART_MspInit+0x9c>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d139      	bne.n	8001070 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	; (800107c <HAL_UART_MspInit+0xa0>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	4a1e      	ldr	r2, [pc, #120]	; (800107c <HAL_UART_MspInit+0xa0>)
 8001002:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001006:	6193      	str	r3, [r2, #24]
 8001008:	4b1c      	ldr	r3, [pc, #112]	; (800107c <HAL_UART_MspInit+0xa0>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001014:	4b19      	ldr	r3, [pc, #100]	; (800107c <HAL_UART_MspInit+0xa0>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	4a18      	ldr	r2, [pc, #96]	; (800107c <HAL_UART_MspInit+0xa0>)
 800101a:	f043 0304 	orr.w	r3, r3, #4
 800101e:	6193      	str	r3, [r2, #24]
 8001020:	4b16      	ldr	r3, [pc, #88]	; (800107c <HAL_UART_MspInit+0xa0>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	f003 0304 	and.w	r3, r3, #4
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800102c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001030:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001036:	2303      	movs	r3, #3
 8001038:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103a:	f107 0310 	add.w	r3, r7, #16
 800103e:	4619      	mov	r1, r3
 8001040:	480f      	ldr	r0, [pc, #60]	; (8001080 <HAL_UART_MspInit+0xa4>)
 8001042:	f000 fec3 	bl	8001dcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001046:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800104a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	4619      	mov	r1, r3
 800105a:	4809      	ldr	r0, [pc, #36]	; (8001080 <HAL_UART_MspInit+0xa4>)
 800105c:	f000 feb6 	bl	8001dcc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001060:	2200      	movs	r2, #0
 8001062:	2100      	movs	r1, #0
 8001064:	2025      	movs	r0, #37	; 0x25
 8001066:	f000 fdae 	bl	8001bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800106a:	2025      	movs	r0, #37	; 0x25
 800106c:	f000 fdc7 	bl	8001bfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001070:	bf00      	nop
 8001072:	3720      	adds	r7, #32
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40013800 	.word	0x40013800
 800107c:	40021000 	.word	0x40021000
 8001080:	40010800 	.word	0x40010800

08001084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001088:	e7fe      	b.n	8001088 <NMI_Handler+0x4>

0800108a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800108a:	b480      	push	{r7}
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800108e:	e7fe      	b.n	800108e <HardFault_Handler+0x4>

08001090 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001094:	e7fe      	b.n	8001094 <MemManage_Handler+0x4>

08001096 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800109a:	e7fe      	b.n	800109a <BusFault_Handler+0x4>

0800109c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a0:	e7fe      	b.n	80010a0 <UsageFault_Handler+0x4>

080010a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr

080010ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ae:	b480      	push	{r7}
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr

080010ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr

080010c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ca:	f000 f93f 	bl	800134c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010d8:	4802      	ldr	r0, [pc, #8]	; (80010e4 <USART1_IRQHandler+0x10>)
 80010da:	f001 fdf3 	bl	8002cc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	2000022c 	.word	0x2000022c

080010e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  return 1;
 80010ec:	2301      	movs	r3, #1
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr

080010f6 <_kill>:

int _kill(int pid, int sig)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b082      	sub	sp, #8
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
 80010fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001100:	f002 fa08 	bl	8003514 <__errno>
 8001104:	4603      	mov	r3, r0
 8001106:	2216      	movs	r2, #22
 8001108:	601a      	str	r2, [r3, #0]
  return -1;
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800110e:	4618      	mov	r0, r3
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <_exit>:

void _exit (int status)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800111e:	f04f 31ff 	mov.w	r1, #4294967295
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ffe7 	bl	80010f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001128:	e7fe      	b.n	8001128 <_exit+0x12>

0800112a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	60f8      	str	r0, [r7, #12]
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	e00a      	b.n	8001152 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800113c:	f3af 8000 	nop.w
 8001140:	4601      	mov	r1, r0
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	60ba      	str	r2, [r7, #8]
 8001148:	b2ca      	uxtb	r2, r1
 800114a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	3301      	adds	r3, #1
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	697a      	ldr	r2, [r7, #20]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	429a      	cmp	r2, r3
 8001158:	dbf0      	blt.n	800113c <_read+0x12>
  }

  return len;
 800115a:	687b      	ldr	r3, [r7, #4]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
 8001174:	e009      	b.n	800118a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	1c5a      	adds	r2, r3, #1
 800117a:	60ba      	str	r2, [r7, #8]
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	3301      	adds	r3, #1
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	429a      	cmp	r2, r3
 8001190:	dbf1      	blt.n	8001176 <_write+0x12>
  }
  return len;
 8001192:	687b      	ldr	r3, [r7, #4]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <_close>:

int _close(int file)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bc80      	pop	{r7}
 80011b0:	4770      	bx	lr

080011b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011b2:	b480      	push	{r7}
 80011b4:	b083      	sub	sp, #12
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011c2:	605a      	str	r2, [r3, #4]
  return 0;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <_isatty>:

int _isatty(int file)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011d8:	2301      	movs	r3, #1
}
 80011da:	4618      	mov	r0, r3
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bc80      	pop	{r7}
 80011fa:	4770      	bx	lr

080011fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001204:	4a14      	ldr	r2, [pc, #80]	; (8001258 <_sbrk+0x5c>)
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <_sbrk+0x60>)
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001210:	4b13      	ldr	r3, [pc, #76]	; (8001260 <_sbrk+0x64>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d102      	bne.n	800121e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001218:	4b11      	ldr	r3, [pc, #68]	; (8001260 <_sbrk+0x64>)
 800121a:	4a12      	ldr	r2, [pc, #72]	; (8001264 <_sbrk+0x68>)
 800121c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121e:	4b10      	ldr	r3, [pc, #64]	; (8001260 <_sbrk+0x64>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4413      	add	r3, r2
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	429a      	cmp	r2, r3
 800122a:	d207      	bcs.n	800123c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800122c:	f002 f972 	bl	8003514 <__errno>
 8001230:	4603      	mov	r3, r0
 8001232:	220c      	movs	r2, #12
 8001234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001236:	f04f 33ff 	mov.w	r3, #4294967295
 800123a:	e009      	b.n	8001250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800123c:	4b08      	ldr	r3, [pc, #32]	; (8001260 <_sbrk+0x64>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001242:	4b07      	ldr	r3, [pc, #28]	; (8001260 <_sbrk+0x64>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4413      	add	r3, r2
 800124a:	4a05      	ldr	r2, [pc, #20]	; (8001260 <_sbrk+0x64>)
 800124c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800124e:	68fb      	ldr	r3, [r7, #12]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3718      	adds	r7, #24
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20005000 	.word	0x20005000
 800125c:	00000400 	.word	0x00000400
 8001260:	20000290 	.word	0x20000290
 8001264:	200002a8 	.word	0x200002a8

08001268 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001274:	480c      	ldr	r0, [pc, #48]	; (80012a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001276:	490d      	ldr	r1, [pc, #52]	; (80012ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001278:	4a0d      	ldr	r2, [pc, #52]	; (80012b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800127a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800127c:	e002      	b.n	8001284 <LoopCopyDataInit>

0800127e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001282:	3304      	adds	r3, #4

08001284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001288:	d3f9      	bcc.n	800127e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800128c:	4c0a      	ldr	r4, [pc, #40]	; (80012b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800128e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001290:	e001      	b.n	8001296 <LoopFillZerobss>

08001292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001294:	3204      	adds	r2, #4

08001296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001298:	d3fb      	bcc.n	8001292 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800129a:	f7ff ffe5 	bl	8001268 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800129e:	f002 f93f 	bl	8003520 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012a2:	f7ff fc71 	bl	8000b88 <main>
  bx lr
 80012a6:	4770      	bx	lr
  ldr r0, =_sdata
 80012a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012ac:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80012b0:	08006b4c 	.word	0x08006b4c
  ldr r2, =_sbss
 80012b4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80012b8:	200002a8 	.word	0x200002a8

080012bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012bc:	e7fe      	b.n	80012bc <ADC1_2_IRQHandler>
	...

080012c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012c4:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <HAL_Init+0x28>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a07      	ldr	r2, [pc, #28]	; (80012e8 <HAL_Init+0x28>)
 80012ca:	f043 0310 	orr.w	r3, r3, #16
 80012ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012d0:	2003      	movs	r0, #3
 80012d2:	f000 fc6d 	bl	8001bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012d6:	200f      	movs	r0, #15
 80012d8:	f000 f808 	bl	80012ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012dc:	f7ff fe10 	bl	8000f00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40022000 	.word	0x40022000

080012ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <HAL_InitTick+0x54>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <HAL_InitTick+0x58>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001302:	fbb3 f3f1 	udiv	r3, r3, r1
 8001306:	fbb2 f3f3 	udiv	r3, r2, r3
 800130a:	4618      	mov	r0, r3
 800130c:	f000 fc85 	bl	8001c1a <HAL_SYSTICK_Config>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e00e      	b.n	8001338 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2b0f      	cmp	r3, #15
 800131e:	d80a      	bhi.n	8001336 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001320:	2200      	movs	r2, #0
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	f04f 30ff 	mov.w	r0, #4294967295
 8001328:	f000 fc4d 	bl	8001bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800132c:	4a06      	ldr	r2, [pc, #24]	; (8001348 <HAL_InitTick+0x5c>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001332:	2300      	movs	r3, #0
 8001334:	e000      	b.n	8001338 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	20000000 	.word	0x20000000
 8001344:	20000008 	.word	0x20000008
 8001348:	20000004 	.word	0x20000004

0800134c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <HAL_IncTick+0x1c>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	4b05      	ldr	r3, [pc, #20]	; (800136c <HAL_IncTick+0x20>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4413      	add	r3, r2
 800135c:	4a03      	ldr	r2, [pc, #12]	; (800136c <HAL_IncTick+0x20>)
 800135e:	6013      	str	r3, [r2, #0]
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	20000008 	.word	0x20000008
 800136c:	20000294 	.word	0x20000294

08001370 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return uwTick;
 8001374:	4b02      	ldr	r3, [pc, #8]	; (8001380 <HAL_GetTick+0x10>)
 8001376:	681b      	ldr	r3, [r3, #0]
}
 8001378:	4618      	mov	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	20000294 	.word	0x20000294

08001384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800138c:	f7ff fff0 	bl	8001370 <HAL_GetTick>
 8001390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139c:	d005      	beq.n	80013aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800139e:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <HAL_Delay+0x44>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4413      	add	r3, r2
 80013a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013aa:	bf00      	nop
 80013ac:	f7ff ffe0 	bl	8001370 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d8f7      	bhi.n	80013ac <HAL_Delay+0x28>
  {
  }
}
 80013bc:	bf00      	nop
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000008 	.word	0x20000008

080013cc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d4:	2300      	movs	r3, #0
 80013d6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80013d8:	2300      	movs	r3, #0
 80013da:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e0be      	b.n	800156c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d109      	bne.n	8001410 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2200      	movs	r2, #0
 8001406:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff fdaa 	bl	8000f64 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f000 fabf 	bl	8001994 <ADC_ConversionStop_Disable>
 8001416:	4603      	mov	r3, r0
 8001418:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800141e:	f003 0310 	and.w	r3, r3, #16
 8001422:	2b00      	cmp	r3, #0
 8001424:	f040 8099 	bne.w	800155a <HAL_ADC_Init+0x18e>
 8001428:	7dfb      	ldrb	r3, [r7, #23]
 800142a:	2b00      	cmp	r3, #0
 800142c:	f040 8095 	bne.w	800155a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001434:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001438:	f023 0302 	bic.w	r3, r3, #2
 800143c:	f043 0202 	orr.w	r2, r3, #2
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800144c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7b1b      	ldrb	r3, [r3, #12]
 8001452:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001454:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	4313      	orrs	r3, r2
 800145a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001464:	d003      	beq.n	800146e <HAL_ADC_Init+0xa2>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d102      	bne.n	8001474 <HAL_ADC_Init+0xa8>
 800146e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001472:	e000      	b.n	8001476 <HAL_ADC_Init+0xaa>
 8001474:	2300      	movs	r3, #0
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	4313      	orrs	r3, r2
 800147a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	7d1b      	ldrb	r3, [r3, #20]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d119      	bne.n	80014b8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	7b1b      	ldrb	r3, [r3, #12]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d109      	bne.n	80014a0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	3b01      	subs	r3, #1
 8001492:	035a      	lsls	r2, r3, #13
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	4313      	orrs	r3, r2
 8001498:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	e00b      	b.n	80014b8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014a4:	f043 0220 	orr.w	r2, r3, #32
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b0:	f043 0201 	orr.w	r2, r3, #1
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	430a      	orrs	r2, r1
 80014ca:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	689a      	ldr	r2, [r3, #8]
 80014d2:	4b28      	ldr	r3, [pc, #160]	; (8001574 <HAL_ADC_Init+0x1a8>)
 80014d4:	4013      	ands	r3, r2
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	430b      	orrs	r3, r1
 80014de:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014e8:	d003      	beq.n	80014f2 <HAL_ADC_Init+0x126>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d104      	bne.n	80014fc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	691b      	ldr	r3, [r3, #16]
 80014f6:	3b01      	subs	r3, #1
 80014f8:	051b      	lsls	r3, r3, #20
 80014fa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001502:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	430a      	orrs	r2, r1
 800150e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	689a      	ldr	r2, [r3, #8]
 8001516:	4b18      	ldr	r3, [pc, #96]	; (8001578 <HAL_ADC_Init+0x1ac>)
 8001518:	4013      	ands	r3, r2
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	429a      	cmp	r2, r3
 800151e:	d10b      	bne.n	8001538 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800152a:	f023 0303 	bic.w	r3, r3, #3
 800152e:	f043 0201 	orr.w	r2, r3, #1
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001536:	e018      	b.n	800156a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800153c:	f023 0312 	bic.w	r3, r3, #18
 8001540:	f043 0210 	orr.w	r2, r3, #16
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800154c:	f043 0201 	orr.w	r2, r3, #1
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001558:	e007      	b.n	800156a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800155e:	f043 0210 	orr.w	r2, r3, #16
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800156a:	7dfb      	ldrb	r3, [r7, #23]
}
 800156c:	4618      	mov	r0, r3
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	ffe1f7fd 	.word	0xffe1f7fd
 8001578:	ff1f0efe 	.word	0xff1f0efe

0800157c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800158e:	2b01      	cmp	r3, #1
 8001590:	d101      	bne.n	8001596 <HAL_ADC_Start+0x1a>
 8001592:	2302      	movs	r3, #2
 8001594:	e098      	b.n	80016c8 <HAL_ADC_Start+0x14c>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2201      	movs	r2, #1
 800159a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 f99e 	bl	80018e0 <ADC_Enable>
 80015a4:	4603      	mov	r3, r0
 80015a6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	f040 8087 	bne.w	80016be <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015b8:	f023 0301 	bic.w	r3, r3, #1
 80015bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a41      	ldr	r2, [pc, #260]	; (80016d0 <HAL_ADC_Start+0x154>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d105      	bne.n	80015da <HAL_ADC_Start+0x5e>
 80015ce:	4b41      	ldr	r3, [pc, #260]	; (80016d4 <HAL_ADC_Start+0x158>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d115      	bne.n	8001606 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d026      	beq.n	8001642 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001604:	e01d      	b.n	8001642 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a2f      	ldr	r2, [pc, #188]	; (80016d4 <HAL_ADC_Start+0x158>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d004      	beq.n	8001626 <HAL_ADC_Start+0xaa>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a2b      	ldr	r2, [pc, #172]	; (80016d0 <HAL_ADC_Start+0x154>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d10d      	bne.n	8001642 <HAL_ADC_Start+0xc6>
 8001626:	4b2b      	ldr	r3, [pc, #172]	; (80016d4 <HAL_ADC_Start+0x158>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800162e:	2b00      	cmp	r3, #0
 8001630:	d007      	beq.n	8001642 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001636:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800163a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001646:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d006      	beq.n	800165c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001652:	f023 0206 	bic.w	r2, r3, #6
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	62da      	str	r2, [r3, #44]	; 0x2c
 800165a:	e002      	b.n	8001662 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f06f 0202 	mvn.w	r2, #2
 8001672:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800167e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001682:	d113      	bne.n	80016ac <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001688:	4a11      	ldr	r2, [pc, #68]	; (80016d0 <HAL_ADC_Start+0x154>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d105      	bne.n	800169a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800168e:	4b11      	ldr	r3, [pc, #68]	; (80016d4 <HAL_ADC_Start+0x158>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001696:	2b00      	cmp	r3, #0
 8001698:	d108      	bne.n	80016ac <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	e00c      	b.n	80016c6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689a      	ldr	r2, [r3, #8]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	e003      	b.n	80016c6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40012800 	.word	0x40012800
 80016d4:	40012400 	.word	0x40012400

080016d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016fa:	2300      	movs	r3, #0
 80016fc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001708:	2b01      	cmp	r3, #1
 800170a:	d101      	bne.n	8001710 <HAL_ADC_ConfigChannel+0x20>
 800170c:	2302      	movs	r3, #2
 800170e:	e0dc      	b.n	80018ca <HAL_ADC_ConfigChannel+0x1da>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2201      	movs	r2, #1
 8001714:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	2b06      	cmp	r3, #6
 800171e:	d81c      	bhi.n	800175a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685a      	ldr	r2, [r3, #4]
 800172a:	4613      	mov	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	3b05      	subs	r3, #5
 8001732:	221f      	movs	r2, #31
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	4019      	ands	r1, r3
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	6818      	ldr	r0, [r3, #0]
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685a      	ldr	r2, [r3, #4]
 8001744:	4613      	mov	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4413      	add	r3, r2
 800174a:	3b05      	subs	r3, #5
 800174c:	fa00 f203 	lsl.w	r2, r0, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	430a      	orrs	r2, r1
 8001756:	635a      	str	r2, [r3, #52]	; 0x34
 8001758:	e03c      	b.n	80017d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2b0c      	cmp	r3, #12
 8001760:	d81c      	bhi.n	800179c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685a      	ldr	r2, [r3, #4]
 800176c:	4613      	mov	r3, r2
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	4413      	add	r3, r2
 8001772:	3b23      	subs	r3, #35	; 0x23
 8001774:	221f      	movs	r2, #31
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43db      	mvns	r3, r3
 800177c:	4019      	ands	r1, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	6818      	ldr	r0, [r3, #0]
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	4613      	mov	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	4413      	add	r3, r2
 800178c:	3b23      	subs	r3, #35	; 0x23
 800178e:	fa00 f203 	lsl.w	r2, r0, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	430a      	orrs	r2, r1
 8001798:	631a      	str	r2, [r3, #48]	; 0x30
 800179a:	e01b      	b.n	80017d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	4613      	mov	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	3b41      	subs	r3, #65	; 0x41
 80017ae:	221f      	movs	r2, #31
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	4019      	ands	r1, r3
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	3b41      	subs	r3, #65	; 0x41
 80017c8:	fa00 f203 	lsl.w	r2, r0, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	430a      	orrs	r2, r1
 80017d2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2b09      	cmp	r3, #9
 80017da:	d91c      	bls.n	8001816 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68d9      	ldr	r1, [r3, #12]
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	4613      	mov	r3, r2
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4413      	add	r3, r2
 80017ec:	3b1e      	subs	r3, #30
 80017ee:	2207      	movs	r2, #7
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	43db      	mvns	r3, r3
 80017f6:	4019      	ands	r1, r3
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	6898      	ldr	r0, [r3, #8]
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4613      	mov	r3, r2
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	4413      	add	r3, r2
 8001806:	3b1e      	subs	r3, #30
 8001808:	fa00 f203 	lsl.w	r2, r0, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	430a      	orrs	r2, r1
 8001812:	60da      	str	r2, [r3, #12]
 8001814:	e019      	b.n	800184a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6919      	ldr	r1, [r3, #16]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4613      	mov	r3, r2
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	4413      	add	r3, r2
 8001826:	2207      	movs	r2, #7
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	43db      	mvns	r3, r3
 800182e:	4019      	ands	r1, r3
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	6898      	ldr	r0, [r3, #8]
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4613      	mov	r3, r2
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	4413      	add	r3, r2
 800183e:	fa00 f203 	lsl.w	r2, r0, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	430a      	orrs	r2, r1
 8001848:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2b10      	cmp	r3, #16
 8001850:	d003      	beq.n	800185a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001856:	2b11      	cmp	r3, #17
 8001858:	d132      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a1d      	ldr	r2, [pc, #116]	; (80018d4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d125      	bne.n	80018b0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d126      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001880:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b10      	cmp	r3, #16
 8001888:	d11a      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800188a:	4b13      	ldr	r3, [pc, #76]	; (80018d8 <HAL_ADC_ConfigChannel+0x1e8>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a13      	ldr	r2, [pc, #76]	; (80018dc <HAL_ADC_ConfigChannel+0x1ec>)
 8001890:	fba2 2303 	umull	r2, r3, r2, r3
 8001894:	0c9a      	lsrs	r2, r3, #18
 8001896:	4613      	mov	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4413      	add	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018a0:	e002      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	3b01      	subs	r3, #1
 80018a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f9      	bne.n	80018a2 <HAL_ADC_ConfigChannel+0x1b2>
 80018ae:	e007      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b4:	f043 0220 	orr.w	r2, r3, #32
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr
 80018d4:	40012400 	.word	0x40012400
 80018d8:	20000000 	.word	0x20000000
 80018dc:	431bde83 	.word	0x431bde83

080018e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d040      	beq.n	8001980 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f042 0201 	orr.w	r2, r2, #1
 800190c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800190e:	4b1f      	ldr	r3, [pc, #124]	; (800198c <ADC_Enable+0xac>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a1f      	ldr	r2, [pc, #124]	; (8001990 <ADC_Enable+0xb0>)
 8001914:	fba2 2303 	umull	r2, r3, r2, r3
 8001918:	0c9b      	lsrs	r3, r3, #18
 800191a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800191c:	e002      	b.n	8001924 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	3b01      	subs	r3, #1
 8001922:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f9      	bne.n	800191e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800192a:	f7ff fd21 	bl	8001370 <HAL_GetTick>
 800192e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001930:	e01f      	b.n	8001972 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001932:	f7ff fd1d 	bl	8001370 <HAL_GetTick>
 8001936:	4602      	mov	r2, r0
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d918      	bls.n	8001972 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b01      	cmp	r3, #1
 800194c:	d011      	beq.n	8001972 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001952:	f043 0210 	orr.w	r2, r3, #16
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195e:	f043 0201 	orr.w	r2, r3, #1
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e007      	b.n	8001982 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	2b01      	cmp	r3, #1
 800197e:	d1d8      	bne.n	8001932 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000000 	.word	0x20000000
 8001990:	431bde83 	.word	0x431bde83

08001994 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800199c:	2300      	movs	r3, #0
 800199e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d12e      	bne.n	8001a0c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 0201 	bic.w	r2, r2, #1
 80019bc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80019be:	f7ff fcd7 	bl	8001370 <HAL_GetTick>
 80019c2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019c4:	e01b      	b.n	80019fe <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80019c6:	f7ff fcd3 	bl	8001370 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d914      	bls.n	80019fe <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d10d      	bne.n	80019fe <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e6:	f043 0210 	orr.w	r2, r3, #16
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f2:	f043 0201 	orr.w	r2, r3, #1
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e007      	b.n	8001a0e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d0dc      	beq.n	80019c6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a28:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a34:	4013      	ands	r3, r2
 8001a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a4a:	4a04      	ldr	r2, [pc, #16]	; (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	60d3      	str	r3, [r2, #12]
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a64:	4b04      	ldr	r3, [pc, #16]	; (8001a78 <__NVIC_GetPriorityGrouping+0x18>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	0a1b      	lsrs	r3, r3, #8
 8001a6a:	f003 0307 	and.w	r3, r3, #7
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	db0b      	blt.n	8001aa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	f003 021f 	and.w	r2, r3, #31
 8001a94:	4906      	ldr	r1, [pc, #24]	; (8001ab0 <__NVIC_EnableIRQ+0x34>)
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9a:	095b      	lsrs	r3, r3, #5
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr
 8001ab0:	e000e100 	.word	0xe000e100

08001ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	6039      	str	r1, [r7, #0]
 8001abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	db0a      	blt.n	8001ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	490c      	ldr	r1, [pc, #48]	; (8001b00 <__NVIC_SetPriority+0x4c>)
 8001ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad2:	0112      	lsls	r2, r2, #4
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	440b      	add	r3, r1
 8001ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001adc:	e00a      	b.n	8001af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	4908      	ldr	r1, [pc, #32]	; (8001b04 <__NVIC_SetPriority+0x50>)
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	3b04      	subs	r3, #4
 8001aec:	0112      	lsls	r2, r2, #4
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	440b      	add	r3, r1
 8001af2:	761a      	strb	r2, [r3, #24]
}
 8001af4:	bf00      	nop
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000e100 	.word	0xe000e100
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b089      	sub	sp, #36	; 0x24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f003 0307 	and.w	r3, r3, #7
 8001b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	f1c3 0307 	rsb	r3, r3, #7
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	bf28      	it	cs
 8001b26:	2304      	movcs	r3, #4
 8001b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	2b06      	cmp	r3, #6
 8001b30:	d902      	bls.n	8001b38 <NVIC_EncodePriority+0x30>
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	3b03      	subs	r3, #3
 8001b36:	e000      	b.n	8001b3a <NVIC_EncodePriority+0x32>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	fa02 f303 	lsl.w	r3, r2, r3
 8001b46:	43da      	mvns	r2, r3
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	401a      	ands	r2, r3
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b50:	f04f 31ff 	mov.w	r1, #4294967295
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5a:	43d9      	mvns	r1, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b60:	4313      	orrs	r3, r2
         );
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3724      	adds	r7, #36	; 0x24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b7c:	d301      	bcc.n	8001b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e00f      	b.n	8001ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b82:	4a0a      	ldr	r2, [pc, #40]	; (8001bac <SysTick_Config+0x40>)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b8a:	210f      	movs	r1, #15
 8001b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b90:	f7ff ff90 	bl	8001ab4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <SysTick_Config+0x40>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b9a:	4b04      	ldr	r3, [pc, #16]	; (8001bac <SysTick_Config+0x40>)
 8001b9c:	2207      	movs	r2, #7
 8001b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	e000e010 	.word	0xe000e010

08001bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ff2d 	bl	8001a18 <__NVIC_SetPriorityGrouping>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	4603      	mov	r3, r0
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
 8001bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd8:	f7ff ff42 	bl	8001a60 <__NVIC_GetPriorityGrouping>
 8001bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	6978      	ldr	r0, [r7, #20]
 8001be4:	f7ff ff90 	bl	8001b08 <NVIC_EncodePriority>
 8001be8:	4602      	mov	r2, r0
 8001bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ff5f 	bl	8001ab4 <__NVIC_SetPriority>
}
 8001bf6:	bf00      	nop
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	4603      	mov	r3, r0
 8001c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff ff35 	bl	8001a7c <__NVIC_EnableIRQ>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff ffa2 	bl	8001b6c <SysTick_Config>
 8001c28:	4603      	mov	r3, r0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d106      	bne.n	8001c50 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001c42:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a08      	ldr	r2, [pc, #32]	; (8001c68 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001c48:	f043 0304 	orr.w	r3, r3, #4
 8001c4c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001c4e:	e005      	b.n	8001c5c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001c50:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a04      	ldr	r2, [pc, #16]	; (8001c68 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001c56:	f023 0304 	bic.w	r3, r3, #4
 8001c5a:	6013      	str	r3, [r2, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000e010 	.word	0xe000e010

08001c6c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c74:	2300      	movs	r3, #0
 8001c76:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d008      	beq.n	8001c94 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2204      	movs	r2, #4
 8001c86:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e020      	b.n	8001cd6 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f022 020e 	bic.w	r2, r2, #14
 8001ca2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f022 0201 	bic.w	r2, r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cbc:	2101      	movs	r1, #1
 8001cbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3714      	adds	r7, #20
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d005      	beq.n	8001d02 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2204      	movs	r2, #4
 8001cfa:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	73fb      	strb	r3, [r7, #15]
 8001d00:	e051      	b.n	8001da6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 020e 	bic.w	r2, r2, #14
 8001d10:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f022 0201 	bic.w	r2, r2, #1
 8001d20:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a22      	ldr	r2, [pc, #136]	; (8001db0 <HAL_DMA_Abort_IT+0xd0>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d029      	beq.n	8001d80 <HAL_DMA_Abort_IT+0xa0>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a20      	ldr	r2, [pc, #128]	; (8001db4 <HAL_DMA_Abort_IT+0xd4>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d022      	beq.n	8001d7c <HAL_DMA_Abort_IT+0x9c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a1f      	ldr	r2, [pc, #124]	; (8001db8 <HAL_DMA_Abort_IT+0xd8>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d01a      	beq.n	8001d76 <HAL_DMA_Abort_IT+0x96>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a1d      	ldr	r2, [pc, #116]	; (8001dbc <HAL_DMA_Abort_IT+0xdc>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d012      	beq.n	8001d70 <HAL_DMA_Abort_IT+0x90>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1c      	ldr	r2, [pc, #112]	; (8001dc0 <HAL_DMA_Abort_IT+0xe0>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d00a      	beq.n	8001d6a <HAL_DMA_Abort_IT+0x8a>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a1a      	ldr	r2, [pc, #104]	; (8001dc4 <HAL_DMA_Abort_IT+0xe4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d102      	bne.n	8001d64 <HAL_DMA_Abort_IT+0x84>
 8001d5e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001d62:	e00e      	b.n	8001d82 <HAL_DMA_Abort_IT+0xa2>
 8001d64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d68:	e00b      	b.n	8001d82 <HAL_DMA_Abort_IT+0xa2>
 8001d6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d6e:	e008      	b.n	8001d82 <HAL_DMA_Abort_IT+0xa2>
 8001d70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d74:	e005      	b.n	8001d82 <HAL_DMA_Abort_IT+0xa2>
 8001d76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d7a:	e002      	b.n	8001d82 <HAL_DMA_Abort_IT+0xa2>
 8001d7c:	2310      	movs	r3, #16
 8001d7e:	e000      	b.n	8001d82 <HAL_DMA_Abort_IT+0xa2>
 8001d80:	2301      	movs	r3, #1
 8001d82:	4a11      	ldr	r2, [pc, #68]	; (8001dc8 <HAL_DMA_Abort_IT+0xe8>)
 8001d84:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	4798      	blx	r3
    } 
  }
  return status;
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3710      	adds	r7, #16
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40020008 	.word	0x40020008
 8001db4:	4002001c 	.word	0x4002001c
 8001db8:	40020030 	.word	0x40020030
 8001dbc:	40020044 	.word	0x40020044
 8001dc0:	40020058 	.word	0x40020058
 8001dc4:	4002006c 	.word	0x4002006c
 8001dc8:	40020000 	.word	0x40020000

08001dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b08b      	sub	sp, #44	; 0x2c
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dde:	e169      	b.n	80020b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001de0:	2201      	movs	r2, #1
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	69fa      	ldr	r2, [r7, #28]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	f040 8158 	bne.w	80020ae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	4a9a      	ldr	r2, [pc, #616]	; (800206c <HAL_GPIO_Init+0x2a0>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d05e      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e08:	4a98      	ldr	r2, [pc, #608]	; (800206c <HAL_GPIO_Init+0x2a0>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d875      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e0e:	4a98      	ldr	r2, [pc, #608]	; (8002070 <HAL_GPIO_Init+0x2a4>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d058      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e14:	4a96      	ldr	r2, [pc, #600]	; (8002070 <HAL_GPIO_Init+0x2a4>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d86f      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e1a:	4a96      	ldr	r2, [pc, #600]	; (8002074 <HAL_GPIO_Init+0x2a8>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d052      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e20:	4a94      	ldr	r2, [pc, #592]	; (8002074 <HAL_GPIO_Init+0x2a8>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d869      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e26:	4a94      	ldr	r2, [pc, #592]	; (8002078 <HAL_GPIO_Init+0x2ac>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d04c      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e2c:	4a92      	ldr	r2, [pc, #584]	; (8002078 <HAL_GPIO_Init+0x2ac>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d863      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e32:	4a92      	ldr	r2, [pc, #584]	; (800207c <HAL_GPIO_Init+0x2b0>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d046      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e38:	4a90      	ldr	r2, [pc, #576]	; (800207c <HAL_GPIO_Init+0x2b0>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d85d      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e3e:	2b12      	cmp	r3, #18
 8001e40:	d82a      	bhi.n	8001e98 <HAL_GPIO_Init+0xcc>
 8001e42:	2b12      	cmp	r3, #18
 8001e44:	d859      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e46:	a201      	add	r2, pc, #4	; (adr r2, 8001e4c <HAL_GPIO_Init+0x80>)
 8001e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4c:	08001ec7 	.word	0x08001ec7
 8001e50:	08001ea1 	.word	0x08001ea1
 8001e54:	08001eb3 	.word	0x08001eb3
 8001e58:	08001ef5 	.word	0x08001ef5
 8001e5c:	08001efb 	.word	0x08001efb
 8001e60:	08001efb 	.word	0x08001efb
 8001e64:	08001efb 	.word	0x08001efb
 8001e68:	08001efb 	.word	0x08001efb
 8001e6c:	08001efb 	.word	0x08001efb
 8001e70:	08001efb 	.word	0x08001efb
 8001e74:	08001efb 	.word	0x08001efb
 8001e78:	08001efb 	.word	0x08001efb
 8001e7c:	08001efb 	.word	0x08001efb
 8001e80:	08001efb 	.word	0x08001efb
 8001e84:	08001efb 	.word	0x08001efb
 8001e88:	08001efb 	.word	0x08001efb
 8001e8c:	08001efb 	.word	0x08001efb
 8001e90:	08001ea9 	.word	0x08001ea9
 8001e94:	08001ebd 	.word	0x08001ebd
 8001e98:	4a79      	ldr	r2, [pc, #484]	; (8002080 <HAL_GPIO_Init+0x2b4>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d013      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e9e:	e02c      	b.n	8001efa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	623b      	str	r3, [r7, #32]
          break;
 8001ea6:	e029      	b.n	8001efc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	3304      	adds	r3, #4
 8001eae:	623b      	str	r3, [r7, #32]
          break;
 8001eb0:	e024      	b.n	8001efc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	3308      	adds	r3, #8
 8001eb8:	623b      	str	r3, [r7, #32]
          break;
 8001eba:	e01f      	b.n	8001efc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	330c      	adds	r3, #12
 8001ec2:	623b      	str	r3, [r7, #32]
          break;
 8001ec4:	e01a      	b.n	8001efc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d102      	bne.n	8001ed4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ece:	2304      	movs	r3, #4
 8001ed0:	623b      	str	r3, [r7, #32]
          break;
 8001ed2:	e013      	b.n	8001efc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d105      	bne.n	8001ee8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001edc:	2308      	movs	r3, #8
 8001ede:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69fa      	ldr	r2, [r7, #28]
 8001ee4:	611a      	str	r2, [r3, #16]
          break;
 8001ee6:	e009      	b.n	8001efc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ee8:	2308      	movs	r3, #8
 8001eea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69fa      	ldr	r2, [r7, #28]
 8001ef0:	615a      	str	r2, [r3, #20]
          break;
 8001ef2:	e003      	b.n	8001efc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	623b      	str	r3, [r7, #32]
          break;
 8001ef8:	e000      	b.n	8001efc <HAL_GPIO_Init+0x130>
          break;
 8001efa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	2bff      	cmp	r3, #255	; 0xff
 8001f00:	d801      	bhi.n	8001f06 <HAL_GPIO_Init+0x13a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	e001      	b.n	8001f0a <HAL_GPIO_Init+0x13e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	2bff      	cmp	r3, #255	; 0xff
 8001f10:	d802      	bhi.n	8001f18 <HAL_GPIO_Init+0x14c>
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	e002      	b.n	8001f1e <HAL_GPIO_Init+0x152>
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	3b08      	subs	r3, #8
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	210f      	movs	r1, #15
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	401a      	ands	r2, r3
 8001f30:	6a39      	ldr	r1, [r7, #32]
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	fa01 f303 	lsl.w	r3, r1, r3
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 80b1 	beq.w	80020ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f4c:	4b4d      	ldr	r3, [pc, #308]	; (8002084 <HAL_GPIO_Init+0x2b8>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	4a4c      	ldr	r2, [pc, #304]	; (8002084 <HAL_GPIO_Init+0x2b8>)
 8001f52:	f043 0301 	orr.w	r3, r3, #1
 8001f56:	6193      	str	r3, [r2, #24]
 8001f58:	4b4a      	ldr	r3, [pc, #296]	; (8002084 <HAL_GPIO_Init+0x2b8>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f64:	4a48      	ldr	r2, [pc, #288]	; (8002088 <HAL_GPIO_Init+0x2bc>)
 8001f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f68:	089b      	lsrs	r3, r3, #2
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f74:	f003 0303 	and.w	r3, r3, #3
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	220f      	movs	r2, #15
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	43db      	mvns	r3, r3
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	4013      	ands	r3, r2
 8001f86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a40      	ldr	r2, [pc, #256]	; (800208c <HAL_GPIO_Init+0x2c0>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d013      	beq.n	8001fb8 <HAL_GPIO_Init+0x1ec>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a3f      	ldr	r2, [pc, #252]	; (8002090 <HAL_GPIO_Init+0x2c4>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d00d      	beq.n	8001fb4 <HAL_GPIO_Init+0x1e8>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a3e      	ldr	r2, [pc, #248]	; (8002094 <HAL_GPIO_Init+0x2c8>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d007      	beq.n	8001fb0 <HAL_GPIO_Init+0x1e4>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a3d      	ldr	r2, [pc, #244]	; (8002098 <HAL_GPIO_Init+0x2cc>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d101      	bne.n	8001fac <HAL_GPIO_Init+0x1e0>
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e006      	b.n	8001fba <HAL_GPIO_Init+0x1ee>
 8001fac:	2304      	movs	r3, #4
 8001fae:	e004      	b.n	8001fba <HAL_GPIO_Init+0x1ee>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	e002      	b.n	8001fba <HAL_GPIO_Init+0x1ee>
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e000      	b.n	8001fba <HAL_GPIO_Init+0x1ee>
 8001fb8:	2300      	movs	r3, #0
 8001fba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fbc:	f002 0203 	and.w	r2, r2, #3
 8001fc0:	0092      	lsls	r2, r2, #2
 8001fc2:	4093      	lsls	r3, r2
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fca:	492f      	ldr	r1, [pc, #188]	; (8002088 <HAL_GPIO_Init+0x2bc>)
 8001fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fce:	089b      	lsrs	r3, r3, #2
 8001fd0:	3302      	adds	r3, #2
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d006      	beq.n	8001ff2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fe4:	4b2d      	ldr	r3, [pc, #180]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	492c      	ldr	r1, [pc, #176]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	600b      	str	r3, [r1, #0]
 8001ff0:	e006      	b.n	8002000 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ff2:	4b2a      	ldr	r3, [pc, #168]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	4928      	ldr	r1, [pc, #160]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d006      	beq.n	800201a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800200c:	4b23      	ldr	r3, [pc, #140]	; (800209c <HAL_GPIO_Init+0x2d0>)
 800200e:	685a      	ldr	r2, [r3, #4]
 8002010:	4922      	ldr	r1, [pc, #136]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	4313      	orrs	r3, r2
 8002016:	604b      	str	r3, [r1, #4]
 8002018:	e006      	b.n	8002028 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800201a:	4b20      	ldr	r3, [pc, #128]	; (800209c <HAL_GPIO_Init+0x2d0>)
 800201c:	685a      	ldr	r2, [r3, #4]
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	43db      	mvns	r3, r3
 8002022:	491e      	ldr	r1, [pc, #120]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8002024:	4013      	ands	r3, r2
 8002026:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d006      	beq.n	8002042 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002034:	4b19      	ldr	r3, [pc, #100]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	4918      	ldr	r1, [pc, #96]	; (800209c <HAL_GPIO_Init+0x2d0>)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	4313      	orrs	r3, r2
 800203e:	608b      	str	r3, [r1, #8]
 8002040:	e006      	b.n	8002050 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002042:	4b16      	ldr	r3, [pc, #88]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	43db      	mvns	r3, r3
 800204a:	4914      	ldr	r1, [pc, #80]	; (800209c <HAL_GPIO_Init+0x2d0>)
 800204c:	4013      	ands	r3, r2
 800204e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d021      	beq.n	80020a0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800205c:	4b0f      	ldr	r3, [pc, #60]	; (800209c <HAL_GPIO_Init+0x2d0>)
 800205e:	68da      	ldr	r2, [r3, #12]
 8002060:	490e      	ldr	r1, [pc, #56]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	4313      	orrs	r3, r2
 8002066:	60cb      	str	r3, [r1, #12]
 8002068:	e021      	b.n	80020ae <HAL_GPIO_Init+0x2e2>
 800206a:	bf00      	nop
 800206c:	10320000 	.word	0x10320000
 8002070:	10310000 	.word	0x10310000
 8002074:	10220000 	.word	0x10220000
 8002078:	10210000 	.word	0x10210000
 800207c:	10120000 	.word	0x10120000
 8002080:	10110000 	.word	0x10110000
 8002084:	40021000 	.word	0x40021000
 8002088:	40010000 	.word	0x40010000
 800208c:	40010800 	.word	0x40010800
 8002090:	40010c00 	.word	0x40010c00
 8002094:	40011000 	.word	0x40011000
 8002098:	40011400 	.word	0x40011400
 800209c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020a0:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <HAL_GPIO_Init+0x304>)
 80020a2:	68da      	ldr	r2, [r3, #12]
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	43db      	mvns	r3, r3
 80020a8:	4909      	ldr	r1, [pc, #36]	; (80020d0 <HAL_GPIO_Init+0x304>)
 80020aa:	4013      	ands	r3, r2
 80020ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80020ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b0:	3301      	adds	r3, #1
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ba:	fa22 f303 	lsr.w	r3, r2, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f47f ae8e 	bne.w	8001de0 <HAL_GPIO_Init+0x14>
  }
}
 80020c4:	bf00      	nop
 80020c6:	bf00      	nop
 80020c8:	372c      	adds	r7, #44	; 0x2c
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	40010400 	.word	0x40010400

080020d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	460b      	mov	r3, r1
 80020de:	807b      	strh	r3, [r7, #2]
 80020e0:	4613      	mov	r3, r2
 80020e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020e4:	787b      	ldrb	r3, [r7, #1]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d003      	beq.n	80020f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020ea:	887a      	ldrh	r2, [r7, #2]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020f0:	e003      	b.n	80020fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020f2:	887b      	ldrh	r3, [r7, #2]
 80020f4:	041a      	lsls	r2, r3, #16
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	611a      	str	r2, [r3, #16]
}
 80020fa:	bf00      	nop
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e272      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	2b00      	cmp	r3, #0
 8002120:	f000 8087 	beq.w	8002232 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002124:	4b92      	ldr	r3, [pc, #584]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f003 030c 	and.w	r3, r3, #12
 800212c:	2b04      	cmp	r3, #4
 800212e:	d00c      	beq.n	800214a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002130:	4b8f      	ldr	r3, [pc, #572]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f003 030c 	and.w	r3, r3, #12
 8002138:	2b08      	cmp	r3, #8
 800213a:	d112      	bne.n	8002162 <HAL_RCC_OscConfig+0x5e>
 800213c:	4b8c      	ldr	r3, [pc, #560]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002148:	d10b      	bne.n	8002162 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800214a:	4b89      	ldr	r3, [pc, #548]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d06c      	beq.n	8002230 <HAL_RCC_OscConfig+0x12c>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d168      	bne.n	8002230 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e24c      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800216a:	d106      	bne.n	800217a <HAL_RCC_OscConfig+0x76>
 800216c:	4b80      	ldr	r3, [pc, #512]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a7f      	ldr	r2, [pc, #508]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002172:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002176:	6013      	str	r3, [r2, #0]
 8002178:	e02e      	b.n	80021d8 <HAL_RCC_OscConfig+0xd4>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10c      	bne.n	800219c <HAL_RCC_OscConfig+0x98>
 8002182:	4b7b      	ldr	r3, [pc, #492]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a7a      	ldr	r2, [pc, #488]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002188:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800218c:	6013      	str	r3, [r2, #0]
 800218e:	4b78      	ldr	r3, [pc, #480]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a77      	ldr	r2, [pc, #476]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002194:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	e01d      	b.n	80021d8 <HAL_RCC_OscConfig+0xd4>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021a4:	d10c      	bne.n	80021c0 <HAL_RCC_OscConfig+0xbc>
 80021a6:	4b72      	ldr	r3, [pc, #456]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a71      	ldr	r2, [pc, #452]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021b0:	6013      	str	r3, [r2, #0]
 80021b2:	4b6f      	ldr	r3, [pc, #444]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a6e      	ldr	r2, [pc, #440]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021bc:	6013      	str	r3, [r2, #0]
 80021be:	e00b      	b.n	80021d8 <HAL_RCC_OscConfig+0xd4>
 80021c0:	4b6b      	ldr	r3, [pc, #428]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a6a      	ldr	r2, [pc, #424]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ca:	6013      	str	r3, [r2, #0]
 80021cc:	4b68      	ldr	r3, [pc, #416]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a67      	ldr	r2, [pc, #412]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d013      	beq.n	8002208 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e0:	f7ff f8c6 	bl	8001370 <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e8:	f7ff f8c2 	bl	8001370 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b64      	cmp	r3, #100	; 0x64
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e200      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fa:	4b5d      	ldr	r3, [pc, #372]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0f0      	beq.n	80021e8 <HAL_RCC_OscConfig+0xe4>
 8002206:	e014      	b.n	8002232 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002208:	f7ff f8b2 	bl	8001370 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002210:	f7ff f8ae 	bl	8001370 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b64      	cmp	r3, #100	; 0x64
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e1ec      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002222:	4b53      	ldr	r3, [pc, #332]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x10c>
 800222e:	e000      	b.n	8002232 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002230:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d063      	beq.n	8002306 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800223e:	4b4c      	ldr	r3, [pc, #304]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f003 030c 	and.w	r3, r3, #12
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00b      	beq.n	8002262 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800224a:	4b49      	ldr	r3, [pc, #292]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	2b08      	cmp	r3, #8
 8002254:	d11c      	bne.n	8002290 <HAL_RCC_OscConfig+0x18c>
 8002256:	4b46      	ldr	r3, [pc, #280]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d116      	bne.n	8002290 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002262:	4b43      	ldr	r3, [pc, #268]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d005      	beq.n	800227a <HAL_RCC_OscConfig+0x176>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d001      	beq.n	800227a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e1c0      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800227a:	4b3d      	ldr	r3, [pc, #244]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	4939      	ldr	r1, [pc, #228]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 800228a:	4313      	orrs	r3, r2
 800228c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800228e:	e03a      	b.n	8002306 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d020      	beq.n	80022da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002298:	4b36      	ldr	r3, [pc, #216]	; (8002374 <HAL_RCC_OscConfig+0x270>)
 800229a:	2201      	movs	r2, #1
 800229c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229e:	f7ff f867 	bl	8001370 <HAL_GetTick>
 80022a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a4:	e008      	b.n	80022b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a6:	f7ff f863 	bl	8001370 <HAL_GetTick>
 80022aa:	4602      	mov	r2, r0
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d901      	bls.n	80022b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e1a1      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b8:	4b2d      	ldr	r3, [pc, #180]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d0f0      	beq.n	80022a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c4:	4b2a      	ldr	r3, [pc, #168]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	4927      	ldr	r1, [pc, #156]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	4313      	orrs	r3, r2
 80022d6:	600b      	str	r3, [r1, #0]
 80022d8:	e015      	b.n	8002306 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022da:	4b26      	ldr	r3, [pc, #152]	; (8002374 <HAL_RCC_OscConfig+0x270>)
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e0:	f7ff f846 	bl	8001370 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022e8:	f7ff f842 	bl	8001370 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e180      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022fa:	4b1d      	ldr	r3, [pc, #116]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1f0      	bne.n	80022e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0308 	and.w	r3, r3, #8
 800230e:	2b00      	cmp	r3, #0
 8002310:	d03a      	beq.n	8002388 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d019      	beq.n	800234e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800231a:	4b17      	ldr	r3, [pc, #92]	; (8002378 <HAL_RCC_OscConfig+0x274>)
 800231c:	2201      	movs	r2, #1
 800231e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002320:	f7ff f826 	bl	8001370 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002328:	f7ff f822 	bl	8001370 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e160      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800233a:	4b0d      	ldr	r3, [pc, #52]	; (8002370 <HAL_RCC_OscConfig+0x26c>)
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d0f0      	beq.n	8002328 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002346:	2001      	movs	r0, #1
 8002348:	f000 fad8 	bl	80028fc <RCC_Delay>
 800234c:	e01c      	b.n	8002388 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800234e:	4b0a      	ldr	r3, [pc, #40]	; (8002378 <HAL_RCC_OscConfig+0x274>)
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002354:	f7ff f80c 	bl	8001370 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800235a:	e00f      	b.n	800237c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800235c:	f7ff f808 	bl	8001370 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d908      	bls.n	800237c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e146      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	42420000 	.word	0x42420000
 8002378:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800237c:	4b92      	ldr	r3, [pc, #584]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800237e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1e9      	bne.n	800235c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	f000 80a6 	beq.w	80024e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002396:	2300      	movs	r3, #0
 8002398:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800239a:	4b8b      	ldr	r3, [pc, #556]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10d      	bne.n	80023c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a6:	4b88      	ldr	r3, [pc, #544]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	4a87      	ldr	r2, [pc, #540]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 80023ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023b0:	61d3      	str	r3, [r2, #28]
 80023b2:	4b85      	ldr	r3, [pc, #532]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023be:	2301      	movs	r3, #1
 80023c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c2:	4b82      	ldr	r3, [pc, #520]	; (80025cc <HAL_RCC_OscConfig+0x4c8>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d118      	bne.n	8002400 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ce:	4b7f      	ldr	r3, [pc, #508]	; (80025cc <HAL_RCC_OscConfig+0x4c8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a7e      	ldr	r2, [pc, #504]	; (80025cc <HAL_RCC_OscConfig+0x4c8>)
 80023d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023da:	f7fe ffc9 	bl	8001370 <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e2:	f7fe ffc5 	bl	8001370 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b64      	cmp	r3, #100	; 0x64
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e103      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f4:	4b75      	ldr	r3, [pc, #468]	; (80025cc <HAL_RCC_OscConfig+0x4c8>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d106      	bne.n	8002416 <HAL_RCC_OscConfig+0x312>
 8002408:	4b6f      	ldr	r3, [pc, #444]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4a6e      	ldr	r2, [pc, #440]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	6213      	str	r3, [r2, #32]
 8002414:	e02d      	b.n	8002472 <HAL_RCC_OscConfig+0x36e>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10c      	bne.n	8002438 <HAL_RCC_OscConfig+0x334>
 800241e:	4b6a      	ldr	r3, [pc, #424]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	4a69      	ldr	r2, [pc, #420]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002424:	f023 0301 	bic.w	r3, r3, #1
 8002428:	6213      	str	r3, [r2, #32]
 800242a:	4b67      	ldr	r3, [pc, #412]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	4a66      	ldr	r2, [pc, #408]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002430:	f023 0304 	bic.w	r3, r3, #4
 8002434:	6213      	str	r3, [r2, #32]
 8002436:	e01c      	b.n	8002472 <HAL_RCC_OscConfig+0x36e>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	2b05      	cmp	r3, #5
 800243e:	d10c      	bne.n	800245a <HAL_RCC_OscConfig+0x356>
 8002440:	4b61      	ldr	r3, [pc, #388]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	4a60      	ldr	r2, [pc, #384]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002446:	f043 0304 	orr.w	r3, r3, #4
 800244a:	6213      	str	r3, [r2, #32]
 800244c:	4b5e      	ldr	r3, [pc, #376]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800244e:	6a1b      	ldr	r3, [r3, #32]
 8002450:	4a5d      	ldr	r2, [pc, #372]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	6213      	str	r3, [r2, #32]
 8002458:	e00b      	b.n	8002472 <HAL_RCC_OscConfig+0x36e>
 800245a:	4b5b      	ldr	r3, [pc, #364]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	4a5a      	ldr	r2, [pc, #360]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002460:	f023 0301 	bic.w	r3, r3, #1
 8002464:	6213      	str	r3, [r2, #32]
 8002466:	4b58      	ldr	r3, [pc, #352]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	4a57      	ldr	r2, [pc, #348]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	f023 0304 	bic.w	r3, r3, #4
 8002470:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d015      	beq.n	80024a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800247a:	f7fe ff79 	bl	8001370 <HAL_GetTick>
 800247e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002480:	e00a      	b.n	8002498 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002482:	f7fe ff75 	bl	8001370 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002490:	4293      	cmp	r3, r2
 8002492:	d901      	bls.n	8002498 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e0b1      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002498:	4b4b      	ldr	r3, [pc, #300]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d0ee      	beq.n	8002482 <HAL_RCC_OscConfig+0x37e>
 80024a4:	e014      	b.n	80024d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a6:	f7fe ff63 	bl	8001370 <HAL_GetTick>
 80024aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ac:	e00a      	b.n	80024c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ae:	f7fe ff5f 	bl	8001370 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024bc:	4293      	cmp	r3, r2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e09b      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c4:	4b40      	ldr	r3, [pc, #256]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 80024c6:	6a1b      	ldr	r3, [r3, #32]
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1ee      	bne.n	80024ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024d0:	7dfb      	ldrb	r3, [r7, #23]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d105      	bne.n	80024e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024d6:	4b3c      	ldr	r3, [pc, #240]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	4a3b      	ldr	r2, [pc, #236]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 80024dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 8087 	beq.w	80025fa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024ec:	4b36      	ldr	r3, [pc, #216]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 030c 	and.w	r3, r3, #12
 80024f4:	2b08      	cmp	r3, #8
 80024f6:	d061      	beq.n	80025bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	69db      	ldr	r3, [r3, #28]
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d146      	bne.n	800258e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002500:	4b33      	ldr	r3, [pc, #204]	; (80025d0 <HAL_RCC_OscConfig+0x4cc>)
 8002502:	2200      	movs	r2, #0
 8002504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002506:	f7fe ff33 	bl	8001370 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800250e:	f7fe ff2f 	bl	8001370 <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e06d      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002520:	4b29      	ldr	r3, [pc, #164]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1f0      	bne.n	800250e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002534:	d108      	bne.n	8002548 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002536:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	4921      	ldr	r1, [pc, #132]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002544:	4313      	orrs	r3, r2
 8002546:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002548:	4b1f      	ldr	r3, [pc, #124]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a19      	ldr	r1, [r3, #32]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	430b      	orrs	r3, r1
 800255a:	491b      	ldr	r1, [pc, #108]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 800255c:	4313      	orrs	r3, r2
 800255e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002560:	4b1b      	ldr	r3, [pc, #108]	; (80025d0 <HAL_RCC_OscConfig+0x4cc>)
 8002562:	2201      	movs	r2, #1
 8002564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002566:	f7fe ff03 	bl	8001370 <HAL_GetTick>
 800256a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800256c:	e008      	b.n	8002580 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800256e:	f7fe feff 	bl	8001370 <HAL_GetTick>
 8002572:	4602      	mov	r2, r0
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	2b02      	cmp	r3, #2
 800257a:	d901      	bls.n	8002580 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	e03d      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002580:	4b11      	ldr	r3, [pc, #68]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d0f0      	beq.n	800256e <HAL_RCC_OscConfig+0x46a>
 800258c:	e035      	b.n	80025fa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800258e:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <HAL_RCC_OscConfig+0x4cc>)
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002594:	f7fe feec 	bl	8001370 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800259c:	f7fe fee8 	bl	8001370 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e026      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ae:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <HAL_RCC_OscConfig+0x4c4>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0x498>
 80025ba:	e01e      	b.n	80025fa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	69db      	ldr	r3, [r3, #28]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d107      	bne.n	80025d4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e019      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
 80025c8:	40021000 	.word	0x40021000
 80025cc:	40007000 	.word	0x40007000
 80025d0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025d4:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_RCC_OscConfig+0x500>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d106      	bne.n	80025f6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d001      	beq.n	80025fa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e000      	b.n	80025fc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3718      	adds	r7, #24
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40021000 	.word	0x40021000

08002608 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d101      	bne.n	800261c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e0d0      	b.n	80027be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800261c:	4b6a      	ldr	r3, [pc, #424]	; (80027c8 <HAL_RCC_ClockConfig+0x1c0>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	d910      	bls.n	800264c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262a:	4b67      	ldr	r3, [pc, #412]	; (80027c8 <HAL_RCC_ClockConfig+0x1c0>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f023 0207 	bic.w	r2, r3, #7
 8002632:	4965      	ldr	r1, [pc, #404]	; (80027c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	4313      	orrs	r3, r2
 8002638:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800263a:	4b63      	ldr	r3, [pc, #396]	; (80027c8 <HAL_RCC_ClockConfig+0x1c0>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0307 	and.w	r3, r3, #7
 8002642:	683a      	ldr	r2, [r7, #0]
 8002644:	429a      	cmp	r2, r3
 8002646:	d001      	beq.n	800264c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e0b8      	b.n	80027be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0302 	and.w	r3, r3, #2
 8002654:	2b00      	cmp	r3, #0
 8002656:	d020      	beq.n	800269a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	2b00      	cmp	r3, #0
 8002662:	d005      	beq.n	8002670 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002664:	4b59      	ldr	r3, [pc, #356]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	4a58      	ldr	r2, [pc, #352]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 800266a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800266e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0308 	and.w	r3, r3, #8
 8002678:	2b00      	cmp	r3, #0
 800267a:	d005      	beq.n	8002688 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800267c:	4b53      	ldr	r3, [pc, #332]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	4a52      	ldr	r2, [pc, #328]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 8002682:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002686:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002688:	4b50      	ldr	r3, [pc, #320]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	494d      	ldr	r1, [pc, #308]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 8002696:	4313      	orrs	r3, r2
 8002698:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d040      	beq.n	8002728 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d107      	bne.n	80026be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ae:	4b47      	ldr	r3, [pc, #284]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d115      	bne.n	80026e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e07f      	b.n	80027be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d107      	bne.n	80026d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026c6:	4b41      	ldr	r3, [pc, #260]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d109      	bne.n	80026e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e073      	b.n	80027be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d6:	4b3d      	ldr	r3, [pc, #244]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e06b      	b.n	80027be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026e6:	4b39      	ldr	r3, [pc, #228]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f023 0203 	bic.w	r2, r3, #3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	4936      	ldr	r1, [pc, #216]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026f8:	f7fe fe3a 	bl	8001370 <HAL_GetTick>
 80026fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026fe:	e00a      	b.n	8002716 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002700:	f7fe fe36 	bl	8001370 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	f241 3288 	movw	r2, #5000	; 0x1388
 800270e:	4293      	cmp	r3, r2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e053      	b.n	80027be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002716:	4b2d      	ldr	r3, [pc, #180]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 020c 	and.w	r2, r3, #12
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	429a      	cmp	r2, r3
 8002726:	d1eb      	bne.n	8002700 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002728:	4b27      	ldr	r3, [pc, #156]	; (80027c8 <HAL_RCC_ClockConfig+0x1c0>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	683a      	ldr	r2, [r7, #0]
 8002732:	429a      	cmp	r2, r3
 8002734:	d210      	bcs.n	8002758 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002736:	4b24      	ldr	r3, [pc, #144]	; (80027c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f023 0207 	bic.w	r2, r3, #7
 800273e:	4922      	ldr	r1, [pc, #136]	; (80027c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	4313      	orrs	r3, r2
 8002744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002746:	4b20      	ldr	r3, [pc, #128]	; (80027c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0307 	and.w	r3, r3, #7
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	429a      	cmp	r2, r3
 8002752:	d001      	beq.n	8002758 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e032      	b.n	80027be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0304 	and.w	r3, r3, #4
 8002760:	2b00      	cmp	r3, #0
 8002762:	d008      	beq.n	8002776 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002764:	4b19      	ldr	r3, [pc, #100]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	4916      	ldr	r1, [pc, #88]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 8002772:	4313      	orrs	r3, r2
 8002774:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b00      	cmp	r3, #0
 8002780:	d009      	beq.n	8002796 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002782:	4b12      	ldr	r3, [pc, #72]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	490e      	ldr	r1, [pc, #56]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 8002792:	4313      	orrs	r3, r2
 8002794:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002796:	f000 f821 	bl	80027dc <HAL_RCC_GetSysClockFreq>
 800279a:	4602      	mov	r2, r0
 800279c:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <HAL_RCC_ClockConfig+0x1c4>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	091b      	lsrs	r3, r3, #4
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	490a      	ldr	r1, [pc, #40]	; (80027d0 <HAL_RCC_ClockConfig+0x1c8>)
 80027a8:	5ccb      	ldrb	r3, [r1, r3]
 80027aa:	fa22 f303 	lsr.w	r3, r2, r3
 80027ae:	4a09      	ldr	r2, [pc, #36]	; (80027d4 <HAL_RCC_ClockConfig+0x1cc>)
 80027b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027b2:	4b09      	ldr	r3, [pc, #36]	; (80027d8 <HAL_RCC_ClockConfig+0x1d0>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fe fd98 	bl	80012ec <HAL_InitTick>

  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	40022000 	.word	0x40022000
 80027cc:	40021000 	.word	0x40021000
 80027d0:	08006754 	.word	0x08006754
 80027d4:	20000000 	.word	0x20000000
 80027d8:	20000004 	.word	0x20000004

080027dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027dc:	b490      	push	{r4, r7}
 80027de:	b08a      	sub	sp, #40	; 0x28
 80027e0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80027e2:	4b29      	ldr	r3, [pc, #164]	; (8002888 <HAL_RCC_GetSysClockFreq+0xac>)
 80027e4:	1d3c      	adds	r4, r7, #4
 80027e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80027ec:	f240 2301 	movw	r3, #513	; 0x201
 80027f0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027f2:	2300      	movs	r3, #0
 80027f4:	61fb      	str	r3, [r7, #28]
 80027f6:	2300      	movs	r3, #0
 80027f8:	61bb      	str	r3, [r7, #24]
 80027fa:	2300      	movs	r3, #0
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24
 80027fe:	2300      	movs	r3, #0
 8002800:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002802:	2300      	movs	r3, #0
 8002804:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002806:	4b21      	ldr	r3, [pc, #132]	; (800288c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 030c 	and.w	r3, r3, #12
 8002812:	2b04      	cmp	r3, #4
 8002814:	d002      	beq.n	800281c <HAL_RCC_GetSysClockFreq+0x40>
 8002816:	2b08      	cmp	r3, #8
 8002818:	d003      	beq.n	8002822 <HAL_RCC_GetSysClockFreq+0x46>
 800281a:	e02b      	b.n	8002874 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800281c:	4b1c      	ldr	r3, [pc, #112]	; (8002890 <HAL_RCC_GetSysClockFreq+0xb4>)
 800281e:	623b      	str	r3, [r7, #32]
      break;
 8002820:	e02b      	b.n	800287a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	0c9b      	lsrs	r3, r3, #18
 8002826:	f003 030f 	and.w	r3, r3, #15
 800282a:	3328      	adds	r3, #40	; 0x28
 800282c:	443b      	add	r3, r7
 800282e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002832:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d012      	beq.n	8002864 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800283e:	4b13      	ldr	r3, [pc, #76]	; (800288c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	0c5b      	lsrs	r3, r3, #17
 8002844:	f003 0301 	and.w	r3, r3, #1
 8002848:	3328      	adds	r3, #40	; 0x28
 800284a:	443b      	add	r3, r7
 800284c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002850:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	4a0e      	ldr	r2, [pc, #56]	; (8002890 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002856:	fb03 f202 	mul.w	r2, r3, r2
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002860:	627b      	str	r3, [r7, #36]	; 0x24
 8002862:	e004      	b.n	800286e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	4a0b      	ldr	r2, [pc, #44]	; (8002894 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002868:	fb02 f303 	mul.w	r3, r2, r3
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800286e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002870:	623b      	str	r3, [r7, #32]
      break;
 8002872:	e002      	b.n	800287a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002876:	623b      	str	r3, [r7, #32]
      break;
 8002878:	bf00      	nop
    }
  }
  return sysclockfreq;
 800287a:	6a3b      	ldr	r3, [r7, #32]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3728      	adds	r7, #40	; 0x28
 8002880:	46bd      	mov	sp, r7
 8002882:	bc90      	pop	{r4, r7}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	08006744 	.word	0x08006744
 800288c:	40021000 	.word	0x40021000
 8002890:	007a1200 	.word	0x007a1200
 8002894:	003d0900 	.word	0x003d0900

08002898 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800289c:	4b02      	ldr	r3, [pc, #8]	; (80028a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800289e:	681b      	ldr	r3, [r3, #0]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr
 80028a8:	20000000 	.word	0x20000000

080028ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028b0:	f7ff fff2 	bl	8002898 <HAL_RCC_GetHCLKFreq>
 80028b4:	4602      	mov	r2, r0
 80028b6:	4b05      	ldr	r3, [pc, #20]	; (80028cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	0a1b      	lsrs	r3, r3, #8
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	4903      	ldr	r1, [pc, #12]	; (80028d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028c2:	5ccb      	ldrb	r3, [r1, r3]
 80028c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40021000 	.word	0x40021000
 80028d0:	08006764 	.word	0x08006764

080028d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028d8:	f7ff ffde 	bl	8002898 <HAL_RCC_GetHCLKFreq>
 80028dc:	4602      	mov	r2, r0
 80028de:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	0adb      	lsrs	r3, r3, #11
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	4903      	ldr	r1, [pc, #12]	; (80028f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028ea:	5ccb      	ldrb	r3, [r1, r3]
 80028ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40021000 	.word	0x40021000
 80028f8:	08006764 	.word	0x08006764

080028fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002904:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <RCC_Delay+0x34>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <RCC_Delay+0x38>)
 800290a:	fba2 2303 	umull	r2, r3, r2, r3
 800290e:	0a5b      	lsrs	r3, r3, #9
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	fb02 f303 	mul.w	r3, r2, r3
 8002916:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002918:	bf00      	nop
  }
  while (Delay --);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	1e5a      	subs	r2, r3, #1
 800291e:	60fa      	str	r2, [r7, #12]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1f9      	bne.n	8002918 <RCC_Delay+0x1c>
}
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	bc80      	pop	{r7}
 800292e:	4770      	bx	lr
 8002930:	20000000 	.word	0x20000000
 8002934:	10624dd3 	.word	0x10624dd3

08002938 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002940:	2300      	movs	r3, #0
 8002942:	613b      	str	r3, [r7, #16]
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b00      	cmp	r3, #0
 8002952:	d07d      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002954:	2300      	movs	r3, #0
 8002956:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002958:	4b4f      	ldr	r3, [pc, #316]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800295a:	69db      	ldr	r3, [r3, #28]
 800295c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10d      	bne.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002964:	4b4c      	ldr	r3, [pc, #304]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002966:	69db      	ldr	r3, [r3, #28]
 8002968:	4a4b      	ldr	r2, [pc, #300]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800296a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800296e:	61d3      	str	r3, [r2, #28]
 8002970:	4b49      	ldr	r3, [pc, #292]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800297c:	2301      	movs	r3, #1
 800297e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002980:	4b46      	ldr	r3, [pc, #280]	; (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d118      	bne.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800298c:	4b43      	ldr	r3, [pc, #268]	; (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a42      	ldr	r2, [pc, #264]	; (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002992:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002996:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002998:	f7fe fcea 	bl	8001370 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800299e:	e008      	b.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a0:	f7fe fce6 	bl	8001370 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b64      	cmp	r3, #100	; 0x64
 80029ac:	d901      	bls.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e06d      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029b2:	4b3a      	ldr	r3, [pc, #232]	; (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d0f0      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029be:	4b36      	ldr	r3, [pc, #216]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d02e      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d027      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029dc:	4b2e      	ldr	r3, [pc, #184]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029e6:	4b2e      	ldr	r3, [pc, #184]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029ec:	4b2c      	ldr	r3, [pc, #176]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80029f2:	4a29      	ldr	r2, [pc, #164]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d014      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a02:	f7fe fcb5 	bl	8001370 <HAL_GetTick>
 8002a06:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a08:	e00a      	b.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a0a:	f7fe fcb1 	bl	8001370 <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e036      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a20:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a22:	6a1b      	ldr	r3, [r3, #32]
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d0ee      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a2c:	4b1a      	ldr	r3, [pc, #104]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	4917      	ldr	r1, [pc, #92]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a3e:	7dfb      	ldrb	r3, [r7, #23]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d105      	bne.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a44:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	4a13      	ldr	r2, [pc, #76]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a4e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d008      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a5c:	4b0e      	ldr	r3, [pc, #56]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	490b      	ldr	r1, [pc, #44]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0310 	and.w	r3, r3, #16
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d008      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a7a:	4b07      	ldr	r3, [pc, #28]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	4904      	ldr	r1, [pc, #16]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	40007000 	.word	0x40007000
 8002aa0:	42420440 	.word	0x42420440

08002aa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e03f      	b.n	8002b36 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d106      	bne.n	8002ad0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7fe fa86 	bl	8000fdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2224      	movs	r2, #36	; 0x24
 8002ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ae6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fc85 	bl	80033f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	691a      	ldr	r2, [r3, #16]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002afc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	695a      	ldr	r2, [r3, #20]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b08a      	sub	sp, #40	; 0x28
 8002b42:	af02      	add	r7, sp, #8
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	603b      	str	r3, [r7, #0]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b20      	cmp	r3, #32
 8002b5c:	d17c      	bne.n	8002c58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d002      	beq.n	8002b6a <HAL_UART_Transmit+0x2c>
 8002b64:	88fb      	ldrh	r3, [r7, #6]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e075      	b.n	8002c5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d101      	bne.n	8002b7c <HAL_UART_Transmit+0x3e>
 8002b78:	2302      	movs	r3, #2
 8002b7a:	e06e      	b.n	8002c5a <HAL_UART_Transmit+0x11c>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2221      	movs	r2, #33	; 0x21
 8002b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b92:	f7fe fbed 	bl	8001370 <HAL_GetTick>
 8002b96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	88fa      	ldrh	r2, [r7, #6]
 8002b9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	88fa      	ldrh	r2, [r7, #6]
 8002ba2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bac:	d108      	bne.n	8002bc0 <HAL_UART_Transmit+0x82>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d104      	bne.n	8002bc0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	61bb      	str	r3, [r7, #24]
 8002bbe:	e003      	b.n	8002bc8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002bd0:	e02a      	b.n	8002c28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	2180      	movs	r1, #128	; 0x80
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 fa38 	bl	8003052 <UART_WaitOnFlagUntilTimeout>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e036      	b.n	8002c5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10b      	bne.n	8002c0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	881b      	ldrh	r3, [r3, #0]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	3302      	adds	r3, #2
 8002c06:	61bb      	str	r3, [r7, #24]
 8002c08:	e007      	b.n	8002c1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	781a      	ldrb	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	3301      	adds	r3, #1
 8002c18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1cf      	bne.n	8002bd2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	2140      	movs	r1, #64	; 0x40
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 fa08 	bl	8003052 <UART_WaitOnFlagUntilTimeout>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e006      	b.n	8002c5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2220      	movs	r2, #32
 8002c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002c54:	2300      	movs	r3, #0
 8002c56:	e000      	b.n	8002c5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c58:	2302      	movs	r3, #2
  }
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3720      	adds	r7, #32
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b084      	sub	sp, #16
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	60f8      	str	r0, [r7, #12]
 8002c6a:	60b9      	str	r1, [r7, #8]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	2b20      	cmp	r3, #32
 8002c7a:	d11d      	bne.n	8002cb8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d002      	beq.n	8002c88 <HAL_UART_Receive_IT+0x26>
 8002c82:	88fb      	ldrh	r3, [r7, #6]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e016      	b.n	8002cba <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d101      	bne.n	8002c9a <HAL_UART_Receive_IT+0x38>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e00f      	b.n	8002cba <HAL_UART_Receive_IT+0x58>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8002ca8:	88fb      	ldrh	r3, [r7, #6]
 8002caa:	461a      	mov	r2, r3
 8002cac:	68b9      	ldr	r1, [r7, #8]
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 fa19 	bl	80030e6 <UART_Start_Receive_IT>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	e000      	b.n	8002cba <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002cb8:	2302      	movs	r3, #2
  }
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
	...

08002cc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b08a      	sub	sp, #40	; 0x28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10d      	bne.n	8002d16 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d008      	beq.n	8002d16 <HAL_UART_IRQHandler+0x52>
 8002d04:	6a3b      	ldr	r3, [r7, #32]
 8002d06:	f003 0320 	and.w	r3, r3, #32
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fac9 	bl	80032a6 <UART_Receive_IT>
      return;
 8002d14:	e17b      	b.n	800300e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 80b1 	beq.w	8002e80 <HAL_UART_IRQHandler+0x1bc>
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d105      	bne.n	8002d34 <HAL_UART_IRQHandler+0x70>
 8002d28:	6a3b      	ldr	r3, [r7, #32]
 8002d2a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 80a6 	beq.w	8002e80 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00a      	beq.n	8002d54 <HAL_UART_IRQHandler+0x90>
 8002d3e:	6a3b      	ldr	r3, [r7, #32]
 8002d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	f043 0201 	orr.w	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d56:	f003 0304 	and.w	r3, r3, #4
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <HAL_UART_IRQHandler+0xb0>
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6c:	f043 0202 	orr.w	r2, r3, #2
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00a      	beq.n	8002d94 <HAL_UART_IRQHandler+0xd0>
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d005      	beq.n	8002d94 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	f043 0204 	orr.w	r2, r3, #4
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00f      	beq.n	8002dbe <HAL_UART_IRQHandler+0xfa>
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	f003 0320 	and.w	r3, r3, #32
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d104      	bne.n	8002db2 <HAL_UART_IRQHandler+0xee>
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d005      	beq.n	8002dbe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	f043 0208 	orr.w	r2, r3, #8
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 811e 	beq.w	8003004 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dca:	f003 0320 	and.w	r3, r3, #32
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d007      	beq.n	8002de2 <HAL_UART_IRQHandler+0x11e>
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	f003 0320 	and.w	r3, r3, #32
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d002      	beq.n	8002de2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fa62 	bl	80032a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	695b      	ldr	r3, [r3, #20]
 8002de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	bf14      	ite	ne
 8002df0:	2301      	movne	r3, #1
 8002df2:	2300      	moveq	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	f003 0308 	and.w	r3, r3, #8
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d102      	bne.n	8002e0a <HAL_UART_IRQHandler+0x146>
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d031      	beq.n	8002e6e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f9a4 	bl	8003158 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d023      	beq.n	8002e66 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	695a      	ldr	r2, [r3, #20]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e2c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d013      	beq.n	8002e5e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3a:	4a76      	ldr	r2, [pc, #472]	; (8003014 <HAL_UART_IRQHandler+0x350>)
 8002e3c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fe ff4c 	bl	8001ce0 <HAL_DMA_Abort_IT>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d016      	beq.n	8002e7c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e58:	4610      	mov	r0, r2
 8002e5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e5c:	e00e      	b.n	8002e7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 f8e3 	bl	800302a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e64:	e00a      	b.n	8002e7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 f8df 	bl	800302a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e6c:	e006      	b.n	8002e7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 f8db 	bl	800302a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002e7a:	e0c3      	b.n	8003004 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e7c:	bf00      	nop
    return;
 8002e7e:	e0c1      	b.n	8003004 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	f040 80a1 	bne.w	8002fcc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8c:	f003 0310 	and.w	r3, r3, #16
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 809b 	beq.w	8002fcc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	f003 0310 	and.w	r3, r3, #16
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 8095 	beq.w	8002fcc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60fb      	str	r3, [r7, #12]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	60fb      	str	r3, [r7, #12]
 8002eb6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d04e      	beq.n	8002f64 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002ed0:	8a3b      	ldrh	r3, [r7, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 8098 	beq.w	8003008 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002edc:	8a3a      	ldrh	r2, [r7, #16]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	f080 8092 	bcs.w	8003008 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	8a3a      	ldrh	r2, [r7, #16]
 8002ee8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	2b20      	cmp	r3, #32
 8002ef2:	d02b      	beq.n	8002f4c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68da      	ldr	r2, [r3, #12]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f02:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	695a      	ldr	r2, [r3, #20]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 0201 	bic.w	r2, r2, #1
 8002f12:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	695a      	ldr	r2, [r3, #20]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f22:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2220      	movs	r2, #32
 8002f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68da      	ldr	r2, [r3, #12]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0210 	bic.w	r2, r2, #16
 8002f40:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fe fe90 	bl	8001c6c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 f86d 	bl	800303c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002f62:	e051      	b.n	8003008 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d047      	beq.n	800300c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002f7c:	8a7b      	ldrh	r3, [r7, #18]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d044      	beq.n	800300c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002f90:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	695a      	ldr	r2, [r3, #20]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 0201 	bic.w	r2, r2, #1
 8002fa0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 0210 	bic.w	r2, r2, #16
 8002fbe:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002fc0:	8a7b      	ldrh	r3, [r7, #18]
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f839 	bl	800303c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002fca:	e01f      	b.n	800300c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d008      	beq.n	8002fe8 <HAL_UART_IRQHandler+0x324>
 8002fd6:	6a3b      	ldr	r3, [r7, #32]
 8002fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d003      	beq.n	8002fe8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f8f9 	bl	80031d8 <UART_Transmit_IT>
    return;
 8002fe6:	e012      	b.n	800300e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00d      	beq.n	800300e <HAL_UART_IRQHandler+0x34a>
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d008      	beq.n	800300e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 f93a 	bl	8003276 <UART_EndTransmit_IT>
    return;
 8003002:	e004      	b.n	800300e <HAL_UART_IRQHandler+0x34a>
    return;
 8003004:	bf00      	nop
 8003006:	e002      	b.n	800300e <HAL_UART_IRQHandler+0x34a>
      return;
 8003008:	bf00      	nop
 800300a:	e000      	b.n	800300e <HAL_UART_IRQHandler+0x34a>
      return;
 800300c:	bf00      	nop
  }
}
 800300e:	3728      	adds	r7, #40	; 0x28
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	080031b1 	.word	0x080031b1

08003018 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	bc80      	pop	{r7}
 8003028:	4770      	bx	lr

0800302a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800302a:	b480      	push	{r7}
 800302c:	b083      	sub	sp, #12
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003032:	bf00      	nop
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr

0800303c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	460b      	mov	r3, r1
 8003046:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	bc80      	pop	{r7}
 8003050:	4770      	bx	lr

08003052 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b084      	sub	sp, #16
 8003056:	af00      	add	r7, sp, #0
 8003058:	60f8      	str	r0, [r7, #12]
 800305a:	60b9      	str	r1, [r7, #8]
 800305c:	603b      	str	r3, [r7, #0]
 800305e:	4613      	mov	r3, r2
 8003060:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003062:	e02c      	b.n	80030be <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306a:	d028      	beq.n	80030be <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d007      	beq.n	8003082 <UART_WaitOnFlagUntilTimeout+0x30>
 8003072:	f7fe f97d 	bl	8001370 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	429a      	cmp	r2, r3
 8003080:	d21d      	bcs.n	80030be <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68da      	ldr	r2, [r3, #12]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003090:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695a      	ldr	r2, [r3, #20]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0201 	bic.w	r2, r2, #1
 80030a0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2220      	movs	r2, #32
 80030a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2220      	movs	r2, #32
 80030ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e00f      	b.n	80030de <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	4013      	ands	r3, r2
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	bf0c      	ite	eq
 80030ce:	2301      	moveq	r3, #1
 80030d0:	2300      	movne	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	461a      	mov	r2, r3
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d0c3      	beq.n	8003064 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b085      	sub	sp, #20
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	4613      	mov	r3, r2
 80030f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	88fa      	ldrh	r2, [r7, #6]
 80030fe:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	88fa      	ldrh	r2, [r7, #6]
 8003104:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2222      	movs	r2, #34	; 0x22
 8003110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68da      	ldr	r2, [r3, #12]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800312a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695a      	ldr	r2, [r3, #20]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 0201 	orr.w	r2, r2, #1
 800313a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0220 	orr.w	r2, r2, #32
 800314a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68da      	ldr	r2, [r3, #12]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800316e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695a      	ldr	r2, [r3, #20]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f022 0201 	bic.w	r2, r2, #1
 800317e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003184:	2b01      	cmp	r3, #1
 8003186:	d107      	bne.n	8003198 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68da      	ldr	r2, [r3, #12]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0210 	bic.w	r2, r2, #16
 8003196:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2220      	movs	r2, #32
 800319c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr

080031b0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f7ff ff2d 	bl	800302a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031d0:	bf00      	nop
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80031d8:	b480      	push	{r7}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	2b21      	cmp	r3, #33	; 0x21
 80031ea:	d13e      	bne.n	800326a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031f4:	d114      	bne.n	8003220 <UART_Transmit_IT+0x48>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d110      	bne.n	8003220 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a1b      	ldr	r3, [r3, #32]
 8003202:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	881b      	ldrh	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003212:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	1c9a      	adds	r2, r3, #2
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	621a      	str	r2, [r3, #32]
 800321e:	e008      	b.n	8003232 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a1b      	ldr	r3, [r3, #32]
 8003224:	1c59      	adds	r1, r3, #1
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6211      	str	r1, [r2, #32]
 800322a:	781a      	ldrb	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003236:	b29b      	uxth	r3, r3
 8003238:	3b01      	subs	r3, #1
 800323a:	b29b      	uxth	r3, r3
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	4619      	mov	r1, r3
 8003240:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10f      	bne.n	8003266 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68da      	ldr	r2, [r3, #12]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003254:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68da      	ldr	r2, [r3, #12]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003264:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	e000      	b.n	800326c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800326a:	2302      	movs	r3, #2
  }
}
 800326c:	4618      	mov	r0, r3
 800326e:	3714      	adds	r7, #20
 8003270:	46bd      	mov	sp, r7
 8003272:	bc80      	pop	{r7}
 8003274:	4770      	bx	lr

08003276 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b082      	sub	sp, #8
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800328c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2220      	movs	r2, #32
 8003292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f7ff febe 	bl	8003018 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3708      	adds	r7, #8
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b086      	sub	sp, #24
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b22      	cmp	r3, #34	; 0x22
 80032b8:	f040 8099 	bne.w	80033ee <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032c4:	d117      	bne.n	80032f6 <UART_Receive_IT+0x50>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d113      	bne.n	80032f6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ee:	1c9a      	adds	r2, r3, #2
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	629a      	str	r2, [r3, #40]	; 0x28
 80032f4:	e026      	b.n	8003344 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fa:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80032fc:	2300      	movs	r3, #0
 80032fe:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003308:	d007      	beq.n	800331a <UART_Receive_IT+0x74>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d10a      	bne.n	8003328 <UART_Receive_IT+0x82>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d106      	bne.n	8003328 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	b2da      	uxtb	r2, r3
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	701a      	strb	r2, [r3, #0]
 8003326:	e008      	b.n	800333a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	b2db      	uxtb	r3, r3
 8003330:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003334:	b2da      	uxtb	r2, r3
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333e:	1c5a      	adds	r2, r3, #1
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003348:	b29b      	uxth	r3, r3
 800334a:	3b01      	subs	r3, #1
 800334c:	b29b      	uxth	r3, r3
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	4619      	mov	r1, r3
 8003352:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003354:	2b00      	cmp	r3, #0
 8003356:	d148      	bne.n	80033ea <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0220 	bic.w	r2, r2, #32
 8003366:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68da      	ldr	r2, [r3, #12]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003376:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	695a      	ldr	r2, [r3, #20]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003394:	2b01      	cmp	r3, #1
 8003396:	d123      	bne.n	80033e0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68da      	ldr	r2, [r3, #12]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f022 0210 	bic.w	r2, r2, #16
 80033ac:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0310 	and.w	r3, r3, #16
 80033b8:	2b10      	cmp	r3, #16
 80033ba:	d10a      	bne.n	80033d2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033bc:	2300      	movs	r3, #0
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	60fb      	str	r3, [r7, #12]
 80033d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033d6:	4619      	mov	r1, r3
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f7ff fe2f 	bl	800303c <HAL_UARTEx_RxEventCallback>
 80033de:	e002      	b.n	80033e6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f7fd fd47 	bl	8000e74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80033e6:	2300      	movs	r3, #0
 80033e8:	e002      	b.n	80033f0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80033ea:	2300      	movs	r3, #0
 80033ec:	e000      	b.n	80033f0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80033ee:	2302      	movs	r3, #2
  }
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	430a      	orrs	r2, r1
 8003414:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003432:	f023 030c 	bic.w	r3, r3, #12
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	6812      	ldr	r2, [r2, #0]
 800343a:	68b9      	ldr	r1, [r7, #8]
 800343c:	430b      	orrs	r3, r1
 800343e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699a      	ldr	r2, [r3, #24]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a2c      	ldr	r2, [pc, #176]	; (800350c <UART_SetConfig+0x114>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d103      	bne.n	8003468 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003460:	f7ff fa38 	bl	80028d4 <HAL_RCC_GetPCLK2Freq>
 8003464:	60f8      	str	r0, [r7, #12]
 8003466:	e002      	b.n	800346e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003468:	f7ff fa20 	bl	80028ac <HAL_RCC_GetPCLK1Freq>
 800346c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	4613      	mov	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4413      	add	r3, r2
 8003476:	009a      	lsls	r2, r3, #2
 8003478:	441a      	add	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	fbb2 f3f3 	udiv	r3, r2, r3
 8003484:	4a22      	ldr	r2, [pc, #136]	; (8003510 <UART_SetConfig+0x118>)
 8003486:	fba2 2303 	umull	r2, r3, r2, r3
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	0119      	lsls	r1, r3, #4
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	4613      	mov	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	009a      	lsls	r2, r3, #2
 8003498:	441a      	add	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80034a4:	4b1a      	ldr	r3, [pc, #104]	; (8003510 <UART_SetConfig+0x118>)
 80034a6:	fba3 0302 	umull	r0, r3, r3, r2
 80034aa:	095b      	lsrs	r3, r3, #5
 80034ac:	2064      	movs	r0, #100	; 0x64
 80034ae:	fb00 f303 	mul.w	r3, r0, r3
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	011b      	lsls	r3, r3, #4
 80034b6:	3332      	adds	r3, #50	; 0x32
 80034b8:	4a15      	ldr	r2, [pc, #84]	; (8003510 <UART_SetConfig+0x118>)
 80034ba:	fba2 2303 	umull	r2, r3, r2, r3
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034c4:	4419      	add	r1, r3
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	4613      	mov	r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4413      	add	r3, r2
 80034ce:	009a      	lsls	r2, r3, #2
 80034d0:	441a      	add	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80034dc:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <UART_SetConfig+0x118>)
 80034de:	fba3 0302 	umull	r0, r3, r3, r2
 80034e2:	095b      	lsrs	r3, r3, #5
 80034e4:	2064      	movs	r0, #100	; 0x64
 80034e6:	fb00 f303 	mul.w	r3, r0, r3
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	011b      	lsls	r3, r3, #4
 80034ee:	3332      	adds	r3, #50	; 0x32
 80034f0:	4a07      	ldr	r2, [pc, #28]	; (8003510 <UART_SetConfig+0x118>)
 80034f2:	fba2 2303 	umull	r2, r3, r2, r3
 80034f6:	095b      	lsrs	r3, r3, #5
 80034f8:	f003 020f 	and.w	r2, r3, #15
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	440a      	add	r2, r1
 8003502:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003504:	bf00      	nop
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	40013800 	.word	0x40013800
 8003510:	51eb851f 	.word	0x51eb851f

08003514 <__errno>:
 8003514:	4b01      	ldr	r3, [pc, #4]	; (800351c <__errno+0x8>)
 8003516:	6818      	ldr	r0, [r3, #0]
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	2000000c 	.word	0x2000000c

08003520 <__libc_init_array>:
 8003520:	b570      	push	{r4, r5, r6, lr}
 8003522:	2600      	movs	r6, #0
 8003524:	4d0c      	ldr	r5, [pc, #48]	; (8003558 <__libc_init_array+0x38>)
 8003526:	4c0d      	ldr	r4, [pc, #52]	; (800355c <__libc_init_array+0x3c>)
 8003528:	1b64      	subs	r4, r4, r5
 800352a:	10a4      	asrs	r4, r4, #2
 800352c:	42a6      	cmp	r6, r4
 800352e:	d109      	bne.n	8003544 <__libc_init_array+0x24>
 8003530:	f003 f8fa 	bl	8006728 <_init>
 8003534:	2600      	movs	r6, #0
 8003536:	4d0a      	ldr	r5, [pc, #40]	; (8003560 <__libc_init_array+0x40>)
 8003538:	4c0a      	ldr	r4, [pc, #40]	; (8003564 <__libc_init_array+0x44>)
 800353a:	1b64      	subs	r4, r4, r5
 800353c:	10a4      	asrs	r4, r4, #2
 800353e:	42a6      	cmp	r6, r4
 8003540:	d105      	bne.n	800354e <__libc_init_array+0x2e>
 8003542:	bd70      	pop	{r4, r5, r6, pc}
 8003544:	f855 3b04 	ldr.w	r3, [r5], #4
 8003548:	4798      	blx	r3
 800354a:	3601      	adds	r6, #1
 800354c:	e7ee      	b.n	800352c <__libc_init_array+0xc>
 800354e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003552:	4798      	blx	r3
 8003554:	3601      	adds	r6, #1
 8003556:	e7f2      	b.n	800353e <__libc_init_array+0x1e>
 8003558:	08006b44 	.word	0x08006b44
 800355c:	08006b44 	.word	0x08006b44
 8003560:	08006b44 	.word	0x08006b44
 8003564:	08006b48 	.word	0x08006b48

08003568 <memset>:
 8003568:	4603      	mov	r3, r0
 800356a:	4402      	add	r2, r0
 800356c:	4293      	cmp	r3, r2
 800356e:	d100      	bne.n	8003572 <memset+0xa>
 8003570:	4770      	bx	lr
 8003572:	f803 1b01 	strb.w	r1, [r3], #1
 8003576:	e7f9      	b.n	800356c <memset+0x4>

08003578 <__cvt>:
 8003578:	2b00      	cmp	r3, #0
 800357a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800357e:	461f      	mov	r7, r3
 8003580:	bfbb      	ittet	lt
 8003582:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003586:	461f      	movlt	r7, r3
 8003588:	2300      	movge	r3, #0
 800358a:	232d      	movlt	r3, #45	; 0x2d
 800358c:	b088      	sub	sp, #32
 800358e:	4614      	mov	r4, r2
 8003590:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003592:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003594:	7013      	strb	r3, [r2, #0]
 8003596:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003598:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800359c:	f023 0820 	bic.w	r8, r3, #32
 80035a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035a4:	d005      	beq.n	80035b2 <__cvt+0x3a>
 80035a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80035aa:	d100      	bne.n	80035ae <__cvt+0x36>
 80035ac:	3501      	adds	r5, #1
 80035ae:	2302      	movs	r3, #2
 80035b0:	e000      	b.n	80035b4 <__cvt+0x3c>
 80035b2:	2303      	movs	r3, #3
 80035b4:	aa07      	add	r2, sp, #28
 80035b6:	9204      	str	r2, [sp, #16]
 80035b8:	aa06      	add	r2, sp, #24
 80035ba:	e9cd a202 	strd	sl, r2, [sp, #8]
 80035be:	e9cd 3500 	strd	r3, r5, [sp]
 80035c2:	4622      	mov	r2, r4
 80035c4:	463b      	mov	r3, r7
 80035c6:	f000 fcf7 	bl	8003fb8 <_dtoa_r>
 80035ca:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80035ce:	4606      	mov	r6, r0
 80035d0:	d102      	bne.n	80035d8 <__cvt+0x60>
 80035d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80035d4:	07db      	lsls	r3, r3, #31
 80035d6:	d522      	bpl.n	800361e <__cvt+0xa6>
 80035d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035dc:	eb06 0905 	add.w	r9, r6, r5
 80035e0:	d110      	bne.n	8003604 <__cvt+0x8c>
 80035e2:	7833      	ldrb	r3, [r6, #0]
 80035e4:	2b30      	cmp	r3, #48	; 0x30
 80035e6:	d10a      	bne.n	80035fe <__cvt+0x86>
 80035e8:	2200      	movs	r2, #0
 80035ea:	2300      	movs	r3, #0
 80035ec:	4620      	mov	r0, r4
 80035ee:	4639      	mov	r1, r7
 80035f0:	f7fd f9da 	bl	80009a8 <__aeabi_dcmpeq>
 80035f4:	b918      	cbnz	r0, 80035fe <__cvt+0x86>
 80035f6:	f1c5 0501 	rsb	r5, r5, #1
 80035fa:	f8ca 5000 	str.w	r5, [sl]
 80035fe:	f8da 3000 	ldr.w	r3, [sl]
 8003602:	4499      	add	r9, r3
 8003604:	2200      	movs	r2, #0
 8003606:	2300      	movs	r3, #0
 8003608:	4620      	mov	r0, r4
 800360a:	4639      	mov	r1, r7
 800360c:	f7fd f9cc 	bl	80009a8 <__aeabi_dcmpeq>
 8003610:	b108      	cbz	r0, 8003616 <__cvt+0x9e>
 8003612:	f8cd 901c 	str.w	r9, [sp, #28]
 8003616:	2230      	movs	r2, #48	; 0x30
 8003618:	9b07      	ldr	r3, [sp, #28]
 800361a:	454b      	cmp	r3, r9
 800361c:	d307      	bcc.n	800362e <__cvt+0xb6>
 800361e:	4630      	mov	r0, r6
 8003620:	9b07      	ldr	r3, [sp, #28]
 8003622:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003624:	1b9b      	subs	r3, r3, r6
 8003626:	6013      	str	r3, [r2, #0]
 8003628:	b008      	add	sp, #32
 800362a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800362e:	1c59      	adds	r1, r3, #1
 8003630:	9107      	str	r1, [sp, #28]
 8003632:	701a      	strb	r2, [r3, #0]
 8003634:	e7f0      	b.n	8003618 <__cvt+0xa0>

08003636 <__exponent>:
 8003636:	4603      	mov	r3, r0
 8003638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800363a:	2900      	cmp	r1, #0
 800363c:	f803 2b02 	strb.w	r2, [r3], #2
 8003640:	bfb6      	itet	lt
 8003642:	222d      	movlt	r2, #45	; 0x2d
 8003644:	222b      	movge	r2, #43	; 0x2b
 8003646:	4249      	neglt	r1, r1
 8003648:	2909      	cmp	r1, #9
 800364a:	7042      	strb	r2, [r0, #1]
 800364c:	dd2b      	ble.n	80036a6 <__exponent+0x70>
 800364e:	f10d 0407 	add.w	r4, sp, #7
 8003652:	46a4      	mov	ip, r4
 8003654:	270a      	movs	r7, #10
 8003656:	fb91 f6f7 	sdiv	r6, r1, r7
 800365a:	460a      	mov	r2, r1
 800365c:	46a6      	mov	lr, r4
 800365e:	fb07 1516 	mls	r5, r7, r6, r1
 8003662:	2a63      	cmp	r2, #99	; 0x63
 8003664:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003668:	4631      	mov	r1, r6
 800366a:	f104 34ff 	add.w	r4, r4, #4294967295
 800366e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003672:	dcf0      	bgt.n	8003656 <__exponent+0x20>
 8003674:	3130      	adds	r1, #48	; 0x30
 8003676:	f1ae 0502 	sub.w	r5, lr, #2
 800367a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800367e:	4629      	mov	r1, r5
 8003680:	1c44      	adds	r4, r0, #1
 8003682:	4561      	cmp	r1, ip
 8003684:	d30a      	bcc.n	800369c <__exponent+0x66>
 8003686:	f10d 0209 	add.w	r2, sp, #9
 800368a:	eba2 020e 	sub.w	r2, r2, lr
 800368e:	4565      	cmp	r5, ip
 8003690:	bf88      	it	hi
 8003692:	2200      	movhi	r2, #0
 8003694:	4413      	add	r3, r2
 8003696:	1a18      	subs	r0, r3, r0
 8003698:	b003      	add	sp, #12
 800369a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800369c:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036a0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80036a4:	e7ed      	b.n	8003682 <__exponent+0x4c>
 80036a6:	2330      	movs	r3, #48	; 0x30
 80036a8:	3130      	adds	r1, #48	; 0x30
 80036aa:	7083      	strb	r3, [r0, #2]
 80036ac:	70c1      	strb	r1, [r0, #3]
 80036ae:	1d03      	adds	r3, r0, #4
 80036b0:	e7f1      	b.n	8003696 <__exponent+0x60>
	...

080036b4 <_printf_float>:
 80036b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b8:	b091      	sub	sp, #68	; 0x44
 80036ba:	460c      	mov	r4, r1
 80036bc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80036c0:	4616      	mov	r6, r2
 80036c2:	461f      	mov	r7, r3
 80036c4:	4605      	mov	r5, r0
 80036c6:	f001 fa65 	bl	8004b94 <_localeconv_r>
 80036ca:	6803      	ldr	r3, [r0, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	9309      	str	r3, [sp, #36]	; 0x24
 80036d0:	f7fc fd3e 	bl	8000150 <strlen>
 80036d4:	2300      	movs	r3, #0
 80036d6:	930e      	str	r3, [sp, #56]	; 0x38
 80036d8:	f8d8 3000 	ldr.w	r3, [r8]
 80036dc:	900a      	str	r0, [sp, #40]	; 0x28
 80036de:	3307      	adds	r3, #7
 80036e0:	f023 0307 	bic.w	r3, r3, #7
 80036e4:	f103 0208 	add.w	r2, r3, #8
 80036e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80036ec:	f8d4 b000 	ldr.w	fp, [r4]
 80036f0:	f8c8 2000 	str.w	r2, [r8]
 80036f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80036fc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003700:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003704:	930b      	str	r3, [sp, #44]	; 0x2c
 8003706:	f04f 32ff 	mov.w	r2, #4294967295
 800370a:	4640      	mov	r0, r8
 800370c:	4b9c      	ldr	r3, [pc, #624]	; (8003980 <_printf_float+0x2cc>)
 800370e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003710:	f7fd f97c 	bl	8000a0c <__aeabi_dcmpun>
 8003714:	bb70      	cbnz	r0, 8003774 <_printf_float+0xc0>
 8003716:	f04f 32ff 	mov.w	r2, #4294967295
 800371a:	4640      	mov	r0, r8
 800371c:	4b98      	ldr	r3, [pc, #608]	; (8003980 <_printf_float+0x2cc>)
 800371e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003720:	f7fd f956 	bl	80009d0 <__aeabi_dcmple>
 8003724:	bb30      	cbnz	r0, 8003774 <_printf_float+0xc0>
 8003726:	2200      	movs	r2, #0
 8003728:	2300      	movs	r3, #0
 800372a:	4640      	mov	r0, r8
 800372c:	4651      	mov	r1, sl
 800372e:	f7fd f945 	bl	80009bc <__aeabi_dcmplt>
 8003732:	b110      	cbz	r0, 800373a <_printf_float+0x86>
 8003734:	232d      	movs	r3, #45	; 0x2d
 8003736:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800373a:	4b92      	ldr	r3, [pc, #584]	; (8003984 <_printf_float+0x2d0>)
 800373c:	4892      	ldr	r0, [pc, #584]	; (8003988 <_printf_float+0x2d4>)
 800373e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003742:	bf94      	ite	ls
 8003744:	4698      	movls	r8, r3
 8003746:	4680      	movhi	r8, r0
 8003748:	2303      	movs	r3, #3
 800374a:	f04f 0a00 	mov.w	sl, #0
 800374e:	6123      	str	r3, [r4, #16]
 8003750:	f02b 0304 	bic.w	r3, fp, #4
 8003754:	6023      	str	r3, [r4, #0]
 8003756:	4633      	mov	r3, r6
 8003758:	4621      	mov	r1, r4
 800375a:	4628      	mov	r0, r5
 800375c:	9700      	str	r7, [sp, #0]
 800375e:	aa0f      	add	r2, sp, #60	; 0x3c
 8003760:	f000 f9d4 	bl	8003b0c <_printf_common>
 8003764:	3001      	adds	r0, #1
 8003766:	f040 8090 	bne.w	800388a <_printf_float+0x1d6>
 800376a:	f04f 30ff 	mov.w	r0, #4294967295
 800376e:	b011      	add	sp, #68	; 0x44
 8003770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003774:	4642      	mov	r2, r8
 8003776:	4653      	mov	r3, sl
 8003778:	4640      	mov	r0, r8
 800377a:	4651      	mov	r1, sl
 800377c:	f7fd f946 	bl	8000a0c <__aeabi_dcmpun>
 8003780:	b148      	cbz	r0, 8003796 <_printf_float+0xe2>
 8003782:	f1ba 0f00 	cmp.w	sl, #0
 8003786:	bfb8      	it	lt
 8003788:	232d      	movlt	r3, #45	; 0x2d
 800378a:	4880      	ldr	r0, [pc, #512]	; (800398c <_printf_float+0x2d8>)
 800378c:	bfb8      	it	lt
 800378e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003792:	4b7f      	ldr	r3, [pc, #508]	; (8003990 <_printf_float+0x2dc>)
 8003794:	e7d3      	b.n	800373e <_printf_float+0x8a>
 8003796:	6863      	ldr	r3, [r4, #4]
 8003798:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	d142      	bne.n	8003826 <_printf_float+0x172>
 80037a0:	2306      	movs	r3, #6
 80037a2:	6063      	str	r3, [r4, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	9206      	str	r2, [sp, #24]
 80037a8:	aa0e      	add	r2, sp, #56	; 0x38
 80037aa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80037ae:	aa0d      	add	r2, sp, #52	; 0x34
 80037b0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80037b4:	9203      	str	r2, [sp, #12]
 80037b6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80037ba:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80037be:	6023      	str	r3, [r4, #0]
 80037c0:	6863      	ldr	r3, [r4, #4]
 80037c2:	4642      	mov	r2, r8
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	4628      	mov	r0, r5
 80037c8:	4653      	mov	r3, sl
 80037ca:	910b      	str	r1, [sp, #44]	; 0x2c
 80037cc:	f7ff fed4 	bl	8003578 <__cvt>
 80037d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80037d2:	4680      	mov	r8, r0
 80037d4:	2947      	cmp	r1, #71	; 0x47
 80037d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80037d8:	d108      	bne.n	80037ec <_printf_float+0x138>
 80037da:	1cc8      	adds	r0, r1, #3
 80037dc:	db02      	blt.n	80037e4 <_printf_float+0x130>
 80037de:	6863      	ldr	r3, [r4, #4]
 80037e0:	4299      	cmp	r1, r3
 80037e2:	dd40      	ble.n	8003866 <_printf_float+0x1b2>
 80037e4:	f1a9 0902 	sub.w	r9, r9, #2
 80037e8:	fa5f f989 	uxtb.w	r9, r9
 80037ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80037f0:	d81f      	bhi.n	8003832 <_printf_float+0x17e>
 80037f2:	464a      	mov	r2, r9
 80037f4:	3901      	subs	r1, #1
 80037f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80037fa:	910d      	str	r1, [sp, #52]	; 0x34
 80037fc:	f7ff ff1b 	bl	8003636 <__exponent>
 8003800:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003802:	4682      	mov	sl, r0
 8003804:	1813      	adds	r3, r2, r0
 8003806:	2a01      	cmp	r2, #1
 8003808:	6123      	str	r3, [r4, #16]
 800380a:	dc02      	bgt.n	8003812 <_printf_float+0x15e>
 800380c:	6822      	ldr	r2, [r4, #0]
 800380e:	07d2      	lsls	r2, r2, #31
 8003810:	d501      	bpl.n	8003816 <_printf_float+0x162>
 8003812:	3301      	adds	r3, #1
 8003814:	6123      	str	r3, [r4, #16]
 8003816:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800381a:	2b00      	cmp	r3, #0
 800381c:	d09b      	beq.n	8003756 <_printf_float+0xa2>
 800381e:	232d      	movs	r3, #45	; 0x2d
 8003820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003824:	e797      	b.n	8003756 <_printf_float+0xa2>
 8003826:	2947      	cmp	r1, #71	; 0x47
 8003828:	d1bc      	bne.n	80037a4 <_printf_float+0xf0>
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1ba      	bne.n	80037a4 <_printf_float+0xf0>
 800382e:	2301      	movs	r3, #1
 8003830:	e7b7      	b.n	80037a2 <_printf_float+0xee>
 8003832:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003836:	d118      	bne.n	800386a <_printf_float+0x1b6>
 8003838:	2900      	cmp	r1, #0
 800383a:	6863      	ldr	r3, [r4, #4]
 800383c:	dd0b      	ble.n	8003856 <_printf_float+0x1a2>
 800383e:	6121      	str	r1, [r4, #16]
 8003840:	b913      	cbnz	r3, 8003848 <_printf_float+0x194>
 8003842:	6822      	ldr	r2, [r4, #0]
 8003844:	07d0      	lsls	r0, r2, #31
 8003846:	d502      	bpl.n	800384e <_printf_float+0x19a>
 8003848:	3301      	adds	r3, #1
 800384a:	440b      	add	r3, r1
 800384c:	6123      	str	r3, [r4, #16]
 800384e:	f04f 0a00 	mov.w	sl, #0
 8003852:	65a1      	str	r1, [r4, #88]	; 0x58
 8003854:	e7df      	b.n	8003816 <_printf_float+0x162>
 8003856:	b913      	cbnz	r3, 800385e <_printf_float+0x1aa>
 8003858:	6822      	ldr	r2, [r4, #0]
 800385a:	07d2      	lsls	r2, r2, #31
 800385c:	d501      	bpl.n	8003862 <_printf_float+0x1ae>
 800385e:	3302      	adds	r3, #2
 8003860:	e7f4      	b.n	800384c <_printf_float+0x198>
 8003862:	2301      	movs	r3, #1
 8003864:	e7f2      	b.n	800384c <_printf_float+0x198>
 8003866:	f04f 0967 	mov.w	r9, #103	; 0x67
 800386a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800386c:	4299      	cmp	r1, r3
 800386e:	db05      	blt.n	800387c <_printf_float+0x1c8>
 8003870:	6823      	ldr	r3, [r4, #0]
 8003872:	6121      	str	r1, [r4, #16]
 8003874:	07d8      	lsls	r0, r3, #31
 8003876:	d5ea      	bpl.n	800384e <_printf_float+0x19a>
 8003878:	1c4b      	adds	r3, r1, #1
 800387a:	e7e7      	b.n	800384c <_printf_float+0x198>
 800387c:	2900      	cmp	r1, #0
 800387e:	bfcc      	ite	gt
 8003880:	2201      	movgt	r2, #1
 8003882:	f1c1 0202 	rsble	r2, r1, #2
 8003886:	4413      	add	r3, r2
 8003888:	e7e0      	b.n	800384c <_printf_float+0x198>
 800388a:	6823      	ldr	r3, [r4, #0]
 800388c:	055a      	lsls	r2, r3, #21
 800388e:	d407      	bmi.n	80038a0 <_printf_float+0x1ec>
 8003890:	6923      	ldr	r3, [r4, #16]
 8003892:	4642      	mov	r2, r8
 8003894:	4631      	mov	r1, r6
 8003896:	4628      	mov	r0, r5
 8003898:	47b8      	blx	r7
 800389a:	3001      	adds	r0, #1
 800389c:	d12b      	bne.n	80038f6 <_printf_float+0x242>
 800389e:	e764      	b.n	800376a <_printf_float+0xb6>
 80038a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80038a4:	f240 80dd 	bls.w	8003a62 <_printf_float+0x3ae>
 80038a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80038ac:	2200      	movs	r2, #0
 80038ae:	2300      	movs	r3, #0
 80038b0:	f7fd f87a 	bl	80009a8 <__aeabi_dcmpeq>
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d033      	beq.n	8003920 <_printf_float+0x26c>
 80038b8:	2301      	movs	r3, #1
 80038ba:	4631      	mov	r1, r6
 80038bc:	4628      	mov	r0, r5
 80038be:	4a35      	ldr	r2, [pc, #212]	; (8003994 <_printf_float+0x2e0>)
 80038c0:	47b8      	blx	r7
 80038c2:	3001      	adds	r0, #1
 80038c4:	f43f af51 	beq.w	800376a <_printf_float+0xb6>
 80038c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80038cc:	429a      	cmp	r2, r3
 80038ce:	db02      	blt.n	80038d6 <_printf_float+0x222>
 80038d0:	6823      	ldr	r3, [r4, #0]
 80038d2:	07d8      	lsls	r0, r3, #31
 80038d4:	d50f      	bpl.n	80038f6 <_printf_float+0x242>
 80038d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038da:	4631      	mov	r1, r6
 80038dc:	4628      	mov	r0, r5
 80038de:	47b8      	blx	r7
 80038e0:	3001      	adds	r0, #1
 80038e2:	f43f af42 	beq.w	800376a <_printf_float+0xb6>
 80038e6:	f04f 0800 	mov.w	r8, #0
 80038ea:	f104 091a 	add.w	r9, r4, #26
 80038ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038f0:	3b01      	subs	r3, #1
 80038f2:	4543      	cmp	r3, r8
 80038f4:	dc09      	bgt.n	800390a <_printf_float+0x256>
 80038f6:	6823      	ldr	r3, [r4, #0]
 80038f8:	079b      	lsls	r3, r3, #30
 80038fa:	f100 8102 	bmi.w	8003b02 <_printf_float+0x44e>
 80038fe:	68e0      	ldr	r0, [r4, #12]
 8003900:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003902:	4298      	cmp	r0, r3
 8003904:	bfb8      	it	lt
 8003906:	4618      	movlt	r0, r3
 8003908:	e731      	b.n	800376e <_printf_float+0xba>
 800390a:	2301      	movs	r3, #1
 800390c:	464a      	mov	r2, r9
 800390e:	4631      	mov	r1, r6
 8003910:	4628      	mov	r0, r5
 8003912:	47b8      	blx	r7
 8003914:	3001      	adds	r0, #1
 8003916:	f43f af28 	beq.w	800376a <_printf_float+0xb6>
 800391a:	f108 0801 	add.w	r8, r8, #1
 800391e:	e7e6      	b.n	80038ee <_printf_float+0x23a>
 8003920:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003922:	2b00      	cmp	r3, #0
 8003924:	dc38      	bgt.n	8003998 <_printf_float+0x2e4>
 8003926:	2301      	movs	r3, #1
 8003928:	4631      	mov	r1, r6
 800392a:	4628      	mov	r0, r5
 800392c:	4a19      	ldr	r2, [pc, #100]	; (8003994 <_printf_float+0x2e0>)
 800392e:	47b8      	blx	r7
 8003930:	3001      	adds	r0, #1
 8003932:	f43f af1a 	beq.w	800376a <_printf_float+0xb6>
 8003936:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800393a:	4313      	orrs	r3, r2
 800393c:	d102      	bne.n	8003944 <_printf_float+0x290>
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	07d9      	lsls	r1, r3, #31
 8003942:	d5d8      	bpl.n	80038f6 <_printf_float+0x242>
 8003944:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003948:	4631      	mov	r1, r6
 800394a:	4628      	mov	r0, r5
 800394c:	47b8      	blx	r7
 800394e:	3001      	adds	r0, #1
 8003950:	f43f af0b 	beq.w	800376a <_printf_float+0xb6>
 8003954:	f04f 0900 	mov.w	r9, #0
 8003958:	f104 0a1a 	add.w	sl, r4, #26
 800395c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800395e:	425b      	negs	r3, r3
 8003960:	454b      	cmp	r3, r9
 8003962:	dc01      	bgt.n	8003968 <_printf_float+0x2b4>
 8003964:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003966:	e794      	b.n	8003892 <_printf_float+0x1de>
 8003968:	2301      	movs	r3, #1
 800396a:	4652      	mov	r2, sl
 800396c:	4631      	mov	r1, r6
 800396e:	4628      	mov	r0, r5
 8003970:	47b8      	blx	r7
 8003972:	3001      	adds	r0, #1
 8003974:	f43f aef9 	beq.w	800376a <_printf_float+0xb6>
 8003978:	f109 0901 	add.w	r9, r9, #1
 800397c:	e7ee      	b.n	800395c <_printf_float+0x2a8>
 800397e:	bf00      	nop
 8003980:	7fefffff 	.word	0x7fefffff
 8003984:	08006770 	.word	0x08006770
 8003988:	08006774 	.word	0x08006774
 800398c:	0800677c 	.word	0x0800677c
 8003990:	08006778 	.word	0x08006778
 8003994:	08006780 	.word	0x08006780
 8003998:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800399a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800399c:	429a      	cmp	r2, r3
 800399e:	bfa8      	it	ge
 80039a0:	461a      	movge	r2, r3
 80039a2:	2a00      	cmp	r2, #0
 80039a4:	4691      	mov	r9, r2
 80039a6:	dc37      	bgt.n	8003a18 <_printf_float+0x364>
 80039a8:	f04f 0b00 	mov.w	fp, #0
 80039ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039b0:	f104 021a 	add.w	r2, r4, #26
 80039b4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80039b8:	ebaa 0309 	sub.w	r3, sl, r9
 80039bc:	455b      	cmp	r3, fp
 80039be:	dc33      	bgt.n	8003a28 <_printf_float+0x374>
 80039c0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80039c4:	429a      	cmp	r2, r3
 80039c6:	db3b      	blt.n	8003a40 <_printf_float+0x38c>
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	07da      	lsls	r2, r3, #31
 80039cc:	d438      	bmi.n	8003a40 <_printf_float+0x38c>
 80039ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80039d0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80039d2:	eba3 020a 	sub.w	r2, r3, sl
 80039d6:	eba3 0901 	sub.w	r9, r3, r1
 80039da:	4591      	cmp	r9, r2
 80039dc:	bfa8      	it	ge
 80039de:	4691      	movge	r9, r2
 80039e0:	f1b9 0f00 	cmp.w	r9, #0
 80039e4:	dc34      	bgt.n	8003a50 <_printf_float+0x39c>
 80039e6:	f04f 0800 	mov.w	r8, #0
 80039ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039ee:	f104 0a1a 	add.w	sl, r4, #26
 80039f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80039f6:	1a9b      	subs	r3, r3, r2
 80039f8:	eba3 0309 	sub.w	r3, r3, r9
 80039fc:	4543      	cmp	r3, r8
 80039fe:	f77f af7a 	ble.w	80038f6 <_printf_float+0x242>
 8003a02:	2301      	movs	r3, #1
 8003a04:	4652      	mov	r2, sl
 8003a06:	4631      	mov	r1, r6
 8003a08:	4628      	mov	r0, r5
 8003a0a:	47b8      	blx	r7
 8003a0c:	3001      	adds	r0, #1
 8003a0e:	f43f aeac 	beq.w	800376a <_printf_float+0xb6>
 8003a12:	f108 0801 	add.w	r8, r8, #1
 8003a16:	e7ec      	b.n	80039f2 <_printf_float+0x33e>
 8003a18:	4613      	mov	r3, r2
 8003a1a:	4631      	mov	r1, r6
 8003a1c:	4642      	mov	r2, r8
 8003a1e:	4628      	mov	r0, r5
 8003a20:	47b8      	blx	r7
 8003a22:	3001      	adds	r0, #1
 8003a24:	d1c0      	bne.n	80039a8 <_printf_float+0x2f4>
 8003a26:	e6a0      	b.n	800376a <_printf_float+0xb6>
 8003a28:	2301      	movs	r3, #1
 8003a2a:	4631      	mov	r1, r6
 8003a2c:	4628      	mov	r0, r5
 8003a2e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003a30:	47b8      	blx	r7
 8003a32:	3001      	adds	r0, #1
 8003a34:	f43f ae99 	beq.w	800376a <_printf_float+0xb6>
 8003a38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a3a:	f10b 0b01 	add.w	fp, fp, #1
 8003a3e:	e7b9      	b.n	80039b4 <_printf_float+0x300>
 8003a40:	4631      	mov	r1, r6
 8003a42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a46:	4628      	mov	r0, r5
 8003a48:	47b8      	blx	r7
 8003a4a:	3001      	adds	r0, #1
 8003a4c:	d1bf      	bne.n	80039ce <_printf_float+0x31a>
 8003a4e:	e68c      	b.n	800376a <_printf_float+0xb6>
 8003a50:	464b      	mov	r3, r9
 8003a52:	4631      	mov	r1, r6
 8003a54:	4628      	mov	r0, r5
 8003a56:	eb08 020a 	add.w	r2, r8, sl
 8003a5a:	47b8      	blx	r7
 8003a5c:	3001      	adds	r0, #1
 8003a5e:	d1c2      	bne.n	80039e6 <_printf_float+0x332>
 8003a60:	e683      	b.n	800376a <_printf_float+0xb6>
 8003a62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a64:	2a01      	cmp	r2, #1
 8003a66:	dc01      	bgt.n	8003a6c <_printf_float+0x3b8>
 8003a68:	07db      	lsls	r3, r3, #31
 8003a6a:	d537      	bpl.n	8003adc <_printf_float+0x428>
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	4642      	mov	r2, r8
 8003a70:	4631      	mov	r1, r6
 8003a72:	4628      	mov	r0, r5
 8003a74:	47b8      	blx	r7
 8003a76:	3001      	adds	r0, #1
 8003a78:	f43f ae77 	beq.w	800376a <_printf_float+0xb6>
 8003a7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a80:	4631      	mov	r1, r6
 8003a82:	4628      	mov	r0, r5
 8003a84:	47b8      	blx	r7
 8003a86:	3001      	adds	r0, #1
 8003a88:	f43f ae6f 	beq.w	800376a <_printf_float+0xb6>
 8003a8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a90:	2200      	movs	r2, #0
 8003a92:	2300      	movs	r3, #0
 8003a94:	f7fc ff88 	bl	80009a8 <__aeabi_dcmpeq>
 8003a98:	b9d8      	cbnz	r0, 8003ad2 <_printf_float+0x41e>
 8003a9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a9c:	f108 0201 	add.w	r2, r8, #1
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	4631      	mov	r1, r6
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	47b8      	blx	r7
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	d10e      	bne.n	8003aca <_printf_float+0x416>
 8003aac:	e65d      	b.n	800376a <_printf_float+0xb6>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	464a      	mov	r2, r9
 8003ab2:	4631      	mov	r1, r6
 8003ab4:	4628      	mov	r0, r5
 8003ab6:	47b8      	blx	r7
 8003ab8:	3001      	adds	r0, #1
 8003aba:	f43f ae56 	beq.w	800376a <_printf_float+0xb6>
 8003abe:	f108 0801 	add.w	r8, r8, #1
 8003ac2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ac4:	3b01      	subs	r3, #1
 8003ac6:	4543      	cmp	r3, r8
 8003ac8:	dcf1      	bgt.n	8003aae <_printf_float+0x3fa>
 8003aca:	4653      	mov	r3, sl
 8003acc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003ad0:	e6e0      	b.n	8003894 <_printf_float+0x1e0>
 8003ad2:	f04f 0800 	mov.w	r8, #0
 8003ad6:	f104 091a 	add.w	r9, r4, #26
 8003ada:	e7f2      	b.n	8003ac2 <_printf_float+0x40e>
 8003adc:	2301      	movs	r3, #1
 8003ade:	4642      	mov	r2, r8
 8003ae0:	e7df      	b.n	8003aa2 <_printf_float+0x3ee>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	464a      	mov	r2, r9
 8003ae6:	4631      	mov	r1, r6
 8003ae8:	4628      	mov	r0, r5
 8003aea:	47b8      	blx	r7
 8003aec:	3001      	adds	r0, #1
 8003aee:	f43f ae3c 	beq.w	800376a <_printf_float+0xb6>
 8003af2:	f108 0801 	add.w	r8, r8, #1
 8003af6:	68e3      	ldr	r3, [r4, #12]
 8003af8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003afa:	1a5b      	subs	r3, r3, r1
 8003afc:	4543      	cmp	r3, r8
 8003afe:	dcf0      	bgt.n	8003ae2 <_printf_float+0x42e>
 8003b00:	e6fd      	b.n	80038fe <_printf_float+0x24a>
 8003b02:	f04f 0800 	mov.w	r8, #0
 8003b06:	f104 0919 	add.w	r9, r4, #25
 8003b0a:	e7f4      	b.n	8003af6 <_printf_float+0x442>

08003b0c <_printf_common>:
 8003b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b10:	4616      	mov	r6, r2
 8003b12:	4699      	mov	r9, r3
 8003b14:	688a      	ldr	r2, [r1, #8]
 8003b16:	690b      	ldr	r3, [r1, #16]
 8003b18:	4607      	mov	r7, r0
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	bfb8      	it	lt
 8003b1e:	4613      	movlt	r3, r2
 8003b20:	6033      	str	r3, [r6, #0]
 8003b22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b26:	460c      	mov	r4, r1
 8003b28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b2c:	b10a      	cbz	r2, 8003b32 <_printf_common+0x26>
 8003b2e:	3301      	adds	r3, #1
 8003b30:	6033      	str	r3, [r6, #0]
 8003b32:	6823      	ldr	r3, [r4, #0]
 8003b34:	0699      	lsls	r1, r3, #26
 8003b36:	bf42      	ittt	mi
 8003b38:	6833      	ldrmi	r3, [r6, #0]
 8003b3a:	3302      	addmi	r3, #2
 8003b3c:	6033      	strmi	r3, [r6, #0]
 8003b3e:	6825      	ldr	r5, [r4, #0]
 8003b40:	f015 0506 	ands.w	r5, r5, #6
 8003b44:	d106      	bne.n	8003b54 <_printf_common+0x48>
 8003b46:	f104 0a19 	add.w	sl, r4, #25
 8003b4a:	68e3      	ldr	r3, [r4, #12]
 8003b4c:	6832      	ldr	r2, [r6, #0]
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	42ab      	cmp	r3, r5
 8003b52:	dc28      	bgt.n	8003ba6 <_printf_common+0x9a>
 8003b54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b58:	1e13      	subs	r3, r2, #0
 8003b5a:	6822      	ldr	r2, [r4, #0]
 8003b5c:	bf18      	it	ne
 8003b5e:	2301      	movne	r3, #1
 8003b60:	0692      	lsls	r2, r2, #26
 8003b62:	d42d      	bmi.n	8003bc0 <_printf_common+0xb4>
 8003b64:	4649      	mov	r1, r9
 8003b66:	4638      	mov	r0, r7
 8003b68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b6c:	47c0      	blx	r8
 8003b6e:	3001      	adds	r0, #1
 8003b70:	d020      	beq.n	8003bb4 <_printf_common+0xa8>
 8003b72:	6823      	ldr	r3, [r4, #0]
 8003b74:	68e5      	ldr	r5, [r4, #12]
 8003b76:	f003 0306 	and.w	r3, r3, #6
 8003b7a:	2b04      	cmp	r3, #4
 8003b7c:	bf18      	it	ne
 8003b7e:	2500      	movne	r5, #0
 8003b80:	6832      	ldr	r2, [r6, #0]
 8003b82:	f04f 0600 	mov.w	r6, #0
 8003b86:	68a3      	ldr	r3, [r4, #8]
 8003b88:	bf08      	it	eq
 8003b8a:	1aad      	subeq	r5, r5, r2
 8003b8c:	6922      	ldr	r2, [r4, #16]
 8003b8e:	bf08      	it	eq
 8003b90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b94:	4293      	cmp	r3, r2
 8003b96:	bfc4      	itt	gt
 8003b98:	1a9b      	subgt	r3, r3, r2
 8003b9a:	18ed      	addgt	r5, r5, r3
 8003b9c:	341a      	adds	r4, #26
 8003b9e:	42b5      	cmp	r5, r6
 8003ba0:	d11a      	bne.n	8003bd8 <_printf_common+0xcc>
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	e008      	b.n	8003bb8 <_printf_common+0xac>
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	4652      	mov	r2, sl
 8003baa:	4649      	mov	r1, r9
 8003bac:	4638      	mov	r0, r7
 8003bae:	47c0      	blx	r8
 8003bb0:	3001      	adds	r0, #1
 8003bb2:	d103      	bne.n	8003bbc <_printf_common+0xb0>
 8003bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bbc:	3501      	adds	r5, #1
 8003bbe:	e7c4      	b.n	8003b4a <_printf_common+0x3e>
 8003bc0:	2030      	movs	r0, #48	; 0x30
 8003bc2:	18e1      	adds	r1, r4, r3
 8003bc4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bc8:	1c5a      	adds	r2, r3, #1
 8003bca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bce:	4422      	add	r2, r4
 8003bd0:	3302      	adds	r3, #2
 8003bd2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bd6:	e7c5      	b.n	8003b64 <_printf_common+0x58>
 8003bd8:	2301      	movs	r3, #1
 8003bda:	4622      	mov	r2, r4
 8003bdc:	4649      	mov	r1, r9
 8003bde:	4638      	mov	r0, r7
 8003be0:	47c0      	blx	r8
 8003be2:	3001      	adds	r0, #1
 8003be4:	d0e6      	beq.n	8003bb4 <_printf_common+0xa8>
 8003be6:	3601      	adds	r6, #1
 8003be8:	e7d9      	b.n	8003b9e <_printf_common+0x92>
	...

08003bec <_printf_i>:
 8003bec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bf0:	7e0f      	ldrb	r7, [r1, #24]
 8003bf2:	4691      	mov	r9, r2
 8003bf4:	2f78      	cmp	r7, #120	; 0x78
 8003bf6:	4680      	mov	r8, r0
 8003bf8:	460c      	mov	r4, r1
 8003bfa:	469a      	mov	sl, r3
 8003bfc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003bfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003c02:	d807      	bhi.n	8003c14 <_printf_i+0x28>
 8003c04:	2f62      	cmp	r7, #98	; 0x62
 8003c06:	d80a      	bhi.n	8003c1e <_printf_i+0x32>
 8003c08:	2f00      	cmp	r7, #0
 8003c0a:	f000 80d9 	beq.w	8003dc0 <_printf_i+0x1d4>
 8003c0e:	2f58      	cmp	r7, #88	; 0x58
 8003c10:	f000 80a4 	beq.w	8003d5c <_printf_i+0x170>
 8003c14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c1c:	e03a      	b.n	8003c94 <_printf_i+0xa8>
 8003c1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c22:	2b15      	cmp	r3, #21
 8003c24:	d8f6      	bhi.n	8003c14 <_printf_i+0x28>
 8003c26:	a101      	add	r1, pc, #4	; (adr r1, 8003c2c <_printf_i+0x40>)
 8003c28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c2c:	08003c85 	.word	0x08003c85
 8003c30:	08003c99 	.word	0x08003c99
 8003c34:	08003c15 	.word	0x08003c15
 8003c38:	08003c15 	.word	0x08003c15
 8003c3c:	08003c15 	.word	0x08003c15
 8003c40:	08003c15 	.word	0x08003c15
 8003c44:	08003c99 	.word	0x08003c99
 8003c48:	08003c15 	.word	0x08003c15
 8003c4c:	08003c15 	.word	0x08003c15
 8003c50:	08003c15 	.word	0x08003c15
 8003c54:	08003c15 	.word	0x08003c15
 8003c58:	08003da7 	.word	0x08003da7
 8003c5c:	08003cc9 	.word	0x08003cc9
 8003c60:	08003d89 	.word	0x08003d89
 8003c64:	08003c15 	.word	0x08003c15
 8003c68:	08003c15 	.word	0x08003c15
 8003c6c:	08003dc9 	.word	0x08003dc9
 8003c70:	08003c15 	.word	0x08003c15
 8003c74:	08003cc9 	.word	0x08003cc9
 8003c78:	08003c15 	.word	0x08003c15
 8003c7c:	08003c15 	.word	0x08003c15
 8003c80:	08003d91 	.word	0x08003d91
 8003c84:	682b      	ldr	r3, [r5, #0]
 8003c86:	1d1a      	adds	r2, r3, #4
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	602a      	str	r2, [r5, #0]
 8003c8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c94:	2301      	movs	r3, #1
 8003c96:	e0a4      	b.n	8003de2 <_printf_i+0x1f6>
 8003c98:	6820      	ldr	r0, [r4, #0]
 8003c9a:	6829      	ldr	r1, [r5, #0]
 8003c9c:	0606      	lsls	r6, r0, #24
 8003c9e:	f101 0304 	add.w	r3, r1, #4
 8003ca2:	d50a      	bpl.n	8003cba <_printf_i+0xce>
 8003ca4:	680e      	ldr	r6, [r1, #0]
 8003ca6:	602b      	str	r3, [r5, #0]
 8003ca8:	2e00      	cmp	r6, #0
 8003caa:	da03      	bge.n	8003cb4 <_printf_i+0xc8>
 8003cac:	232d      	movs	r3, #45	; 0x2d
 8003cae:	4276      	negs	r6, r6
 8003cb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cb4:	230a      	movs	r3, #10
 8003cb6:	485e      	ldr	r0, [pc, #376]	; (8003e30 <_printf_i+0x244>)
 8003cb8:	e019      	b.n	8003cee <_printf_i+0x102>
 8003cba:	680e      	ldr	r6, [r1, #0]
 8003cbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003cc0:	602b      	str	r3, [r5, #0]
 8003cc2:	bf18      	it	ne
 8003cc4:	b236      	sxthne	r6, r6
 8003cc6:	e7ef      	b.n	8003ca8 <_printf_i+0xbc>
 8003cc8:	682b      	ldr	r3, [r5, #0]
 8003cca:	6820      	ldr	r0, [r4, #0]
 8003ccc:	1d19      	adds	r1, r3, #4
 8003cce:	6029      	str	r1, [r5, #0]
 8003cd0:	0601      	lsls	r1, r0, #24
 8003cd2:	d501      	bpl.n	8003cd8 <_printf_i+0xec>
 8003cd4:	681e      	ldr	r6, [r3, #0]
 8003cd6:	e002      	b.n	8003cde <_printf_i+0xf2>
 8003cd8:	0646      	lsls	r6, r0, #25
 8003cda:	d5fb      	bpl.n	8003cd4 <_printf_i+0xe8>
 8003cdc:	881e      	ldrh	r6, [r3, #0]
 8003cde:	2f6f      	cmp	r7, #111	; 0x6f
 8003ce0:	bf0c      	ite	eq
 8003ce2:	2308      	moveq	r3, #8
 8003ce4:	230a      	movne	r3, #10
 8003ce6:	4852      	ldr	r0, [pc, #328]	; (8003e30 <_printf_i+0x244>)
 8003ce8:	2100      	movs	r1, #0
 8003cea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003cee:	6865      	ldr	r5, [r4, #4]
 8003cf0:	2d00      	cmp	r5, #0
 8003cf2:	bfa8      	it	ge
 8003cf4:	6821      	ldrge	r1, [r4, #0]
 8003cf6:	60a5      	str	r5, [r4, #8]
 8003cf8:	bfa4      	itt	ge
 8003cfa:	f021 0104 	bicge.w	r1, r1, #4
 8003cfe:	6021      	strge	r1, [r4, #0]
 8003d00:	b90e      	cbnz	r6, 8003d06 <_printf_i+0x11a>
 8003d02:	2d00      	cmp	r5, #0
 8003d04:	d04d      	beq.n	8003da2 <_printf_i+0x1b6>
 8003d06:	4615      	mov	r5, r2
 8003d08:	fbb6 f1f3 	udiv	r1, r6, r3
 8003d0c:	fb03 6711 	mls	r7, r3, r1, r6
 8003d10:	5dc7      	ldrb	r7, [r0, r7]
 8003d12:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003d16:	4637      	mov	r7, r6
 8003d18:	42bb      	cmp	r3, r7
 8003d1a:	460e      	mov	r6, r1
 8003d1c:	d9f4      	bls.n	8003d08 <_printf_i+0x11c>
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d10b      	bne.n	8003d3a <_printf_i+0x14e>
 8003d22:	6823      	ldr	r3, [r4, #0]
 8003d24:	07de      	lsls	r6, r3, #31
 8003d26:	d508      	bpl.n	8003d3a <_printf_i+0x14e>
 8003d28:	6923      	ldr	r3, [r4, #16]
 8003d2a:	6861      	ldr	r1, [r4, #4]
 8003d2c:	4299      	cmp	r1, r3
 8003d2e:	bfde      	ittt	le
 8003d30:	2330      	movle	r3, #48	; 0x30
 8003d32:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d36:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d3a:	1b52      	subs	r2, r2, r5
 8003d3c:	6122      	str	r2, [r4, #16]
 8003d3e:	464b      	mov	r3, r9
 8003d40:	4621      	mov	r1, r4
 8003d42:	4640      	mov	r0, r8
 8003d44:	f8cd a000 	str.w	sl, [sp]
 8003d48:	aa03      	add	r2, sp, #12
 8003d4a:	f7ff fedf 	bl	8003b0c <_printf_common>
 8003d4e:	3001      	adds	r0, #1
 8003d50:	d14c      	bne.n	8003dec <_printf_i+0x200>
 8003d52:	f04f 30ff 	mov.w	r0, #4294967295
 8003d56:	b004      	add	sp, #16
 8003d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d5c:	4834      	ldr	r0, [pc, #208]	; (8003e30 <_printf_i+0x244>)
 8003d5e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003d62:	6829      	ldr	r1, [r5, #0]
 8003d64:	6823      	ldr	r3, [r4, #0]
 8003d66:	f851 6b04 	ldr.w	r6, [r1], #4
 8003d6a:	6029      	str	r1, [r5, #0]
 8003d6c:	061d      	lsls	r5, r3, #24
 8003d6e:	d514      	bpl.n	8003d9a <_printf_i+0x1ae>
 8003d70:	07df      	lsls	r7, r3, #31
 8003d72:	bf44      	itt	mi
 8003d74:	f043 0320 	orrmi.w	r3, r3, #32
 8003d78:	6023      	strmi	r3, [r4, #0]
 8003d7a:	b91e      	cbnz	r6, 8003d84 <_printf_i+0x198>
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	f023 0320 	bic.w	r3, r3, #32
 8003d82:	6023      	str	r3, [r4, #0]
 8003d84:	2310      	movs	r3, #16
 8003d86:	e7af      	b.n	8003ce8 <_printf_i+0xfc>
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	f043 0320 	orr.w	r3, r3, #32
 8003d8e:	6023      	str	r3, [r4, #0]
 8003d90:	2378      	movs	r3, #120	; 0x78
 8003d92:	4828      	ldr	r0, [pc, #160]	; (8003e34 <_printf_i+0x248>)
 8003d94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d98:	e7e3      	b.n	8003d62 <_printf_i+0x176>
 8003d9a:	0659      	lsls	r1, r3, #25
 8003d9c:	bf48      	it	mi
 8003d9e:	b2b6      	uxthmi	r6, r6
 8003da0:	e7e6      	b.n	8003d70 <_printf_i+0x184>
 8003da2:	4615      	mov	r5, r2
 8003da4:	e7bb      	b.n	8003d1e <_printf_i+0x132>
 8003da6:	682b      	ldr	r3, [r5, #0]
 8003da8:	6826      	ldr	r6, [r4, #0]
 8003daa:	1d18      	adds	r0, r3, #4
 8003dac:	6961      	ldr	r1, [r4, #20]
 8003dae:	6028      	str	r0, [r5, #0]
 8003db0:	0635      	lsls	r5, r6, #24
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	d501      	bpl.n	8003dba <_printf_i+0x1ce>
 8003db6:	6019      	str	r1, [r3, #0]
 8003db8:	e002      	b.n	8003dc0 <_printf_i+0x1d4>
 8003dba:	0670      	lsls	r0, r6, #25
 8003dbc:	d5fb      	bpl.n	8003db6 <_printf_i+0x1ca>
 8003dbe:	8019      	strh	r1, [r3, #0]
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	4615      	mov	r5, r2
 8003dc4:	6123      	str	r3, [r4, #16]
 8003dc6:	e7ba      	b.n	8003d3e <_printf_i+0x152>
 8003dc8:	682b      	ldr	r3, [r5, #0]
 8003dca:	2100      	movs	r1, #0
 8003dcc:	1d1a      	adds	r2, r3, #4
 8003dce:	602a      	str	r2, [r5, #0]
 8003dd0:	681d      	ldr	r5, [r3, #0]
 8003dd2:	6862      	ldr	r2, [r4, #4]
 8003dd4:	4628      	mov	r0, r5
 8003dd6:	f000 fee9 	bl	8004bac <memchr>
 8003dda:	b108      	cbz	r0, 8003de0 <_printf_i+0x1f4>
 8003ddc:	1b40      	subs	r0, r0, r5
 8003dde:	6060      	str	r0, [r4, #4]
 8003de0:	6863      	ldr	r3, [r4, #4]
 8003de2:	6123      	str	r3, [r4, #16]
 8003de4:	2300      	movs	r3, #0
 8003de6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dea:	e7a8      	b.n	8003d3e <_printf_i+0x152>
 8003dec:	462a      	mov	r2, r5
 8003dee:	4649      	mov	r1, r9
 8003df0:	4640      	mov	r0, r8
 8003df2:	6923      	ldr	r3, [r4, #16]
 8003df4:	47d0      	blx	sl
 8003df6:	3001      	adds	r0, #1
 8003df8:	d0ab      	beq.n	8003d52 <_printf_i+0x166>
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	079b      	lsls	r3, r3, #30
 8003dfe:	d413      	bmi.n	8003e28 <_printf_i+0x23c>
 8003e00:	68e0      	ldr	r0, [r4, #12]
 8003e02:	9b03      	ldr	r3, [sp, #12]
 8003e04:	4298      	cmp	r0, r3
 8003e06:	bfb8      	it	lt
 8003e08:	4618      	movlt	r0, r3
 8003e0a:	e7a4      	b.n	8003d56 <_printf_i+0x16a>
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	4632      	mov	r2, r6
 8003e10:	4649      	mov	r1, r9
 8003e12:	4640      	mov	r0, r8
 8003e14:	47d0      	blx	sl
 8003e16:	3001      	adds	r0, #1
 8003e18:	d09b      	beq.n	8003d52 <_printf_i+0x166>
 8003e1a:	3501      	adds	r5, #1
 8003e1c:	68e3      	ldr	r3, [r4, #12]
 8003e1e:	9903      	ldr	r1, [sp, #12]
 8003e20:	1a5b      	subs	r3, r3, r1
 8003e22:	42ab      	cmp	r3, r5
 8003e24:	dcf2      	bgt.n	8003e0c <_printf_i+0x220>
 8003e26:	e7eb      	b.n	8003e00 <_printf_i+0x214>
 8003e28:	2500      	movs	r5, #0
 8003e2a:	f104 0619 	add.w	r6, r4, #25
 8003e2e:	e7f5      	b.n	8003e1c <_printf_i+0x230>
 8003e30:	08006782 	.word	0x08006782
 8003e34:	08006793 	.word	0x08006793

08003e38 <sniprintf>:
 8003e38:	b40c      	push	{r2, r3}
 8003e3a:	b530      	push	{r4, r5, lr}
 8003e3c:	4b17      	ldr	r3, [pc, #92]	; (8003e9c <sniprintf+0x64>)
 8003e3e:	1e0c      	subs	r4, r1, #0
 8003e40:	681d      	ldr	r5, [r3, #0]
 8003e42:	b09d      	sub	sp, #116	; 0x74
 8003e44:	da08      	bge.n	8003e58 <sniprintf+0x20>
 8003e46:	238b      	movs	r3, #139	; 0x8b
 8003e48:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4c:	602b      	str	r3, [r5, #0]
 8003e4e:	b01d      	add	sp, #116	; 0x74
 8003e50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003e54:	b002      	add	sp, #8
 8003e56:	4770      	bx	lr
 8003e58:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003e5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003e60:	bf0c      	ite	eq
 8003e62:	4623      	moveq	r3, r4
 8003e64:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003e68:	9304      	str	r3, [sp, #16]
 8003e6a:	9307      	str	r3, [sp, #28]
 8003e6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e70:	9002      	str	r0, [sp, #8]
 8003e72:	9006      	str	r0, [sp, #24]
 8003e74:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003e78:	4628      	mov	r0, r5
 8003e7a:	ab21      	add	r3, sp, #132	; 0x84
 8003e7c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003e7e:	a902      	add	r1, sp, #8
 8003e80:	9301      	str	r3, [sp, #4]
 8003e82:	f001 fb7d 	bl	8005580 <_svfiprintf_r>
 8003e86:	1c43      	adds	r3, r0, #1
 8003e88:	bfbc      	itt	lt
 8003e8a:	238b      	movlt	r3, #139	; 0x8b
 8003e8c:	602b      	strlt	r3, [r5, #0]
 8003e8e:	2c00      	cmp	r4, #0
 8003e90:	d0dd      	beq.n	8003e4e <sniprintf+0x16>
 8003e92:	2200      	movs	r2, #0
 8003e94:	9b02      	ldr	r3, [sp, #8]
 8003e96:	701a      	strb	r2, [r3, #0]
 8003e98:	e7d9      	b.n	8003e4e <sniprintf+0x16>
 8003e9a:	bf00      	nop
 8003e9c:	2000000c 	.word	0x2000000c

08003ea0 <quorem>:
 8003ea0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ea4:	6903      	ldr	r3, [r0, #16]
 8003ea6:	690c      	ldr	r4, [r1, #16]
 8003ea8:	4607      	mov	r7, r0
 8003eaa:	42a3      	cmp	r3, r4
 8003eac:	f2c0 8082 	blt.w	8003fb4 <quorem+0x114>
 8003eb0:	3c01      	subs	r4, #1
 8003eb2:	f100 0514 	add.w	r5, r0, #20
 8003eb6:	f101 0814 	add.w	r8, r1, #20
 8003eba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003ebe:	9301      	str	r3, [sp, #4]
 8003ec0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003ec4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	fbb2 f6f3 	udiv	r6, r2, r3
 8003ed0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003ed4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003ed8:	d331      	bcc.n	8003f3e <quorem+0x9e>
 8003eda:	f04f 0e00 	mov.w	lr, #0
 8003ede:	4640      	mov	r0, r8
 8003ee0:	46ac      	mov	ip, r5
 8003ee2:	46f2      	mov	sl, lr
 8003ee4:	f850 2b04 	ldr.w	r2, [r0], #4
 8003ee8:	b293      	uxth	r3, r2
 8003eea:	fb06 e303 	mla	r3, r6, r3, lr
 8003eee:	0c12      	lsrs	r2, r2, #16
 8003ef0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	fb06 e202 	mla	r2, r6, r2, lr
 8003efa:	ebaa 0303 	sub.w	r3, sl, r3
 8003efe:	f8dc a000 	ldr.w	sl, [ip]
 8003f02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003f06:	fa1f fa8a 	uxth.w	sl, sl
 8003f0a:	4453      	add	r3, sl
 8003f0c:	f8dc a000 	ldr.w	sl, [ip]
 8003f10:	b292      	uxth	r2, r2
 8003f12:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003f16:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f20:	4581      	cmp	r9, r0
 8003f22:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003f26:	f84c 3b04 	str.w	r3, [ip], #4
 8003f2a:	d2db      	bcs.n	8003ee4 <quorem+0x44>
 8003f2c:	f855 300b 	ldr.w	r3, [r5, fp]
 8003f30:	b92b      	cbnz	r3, 8003f3e <quorem+0x9e>
 8003f32:	9b01      	ldr	r3, [sp, #4]
 8003f34:	3b04      	subs	r3, #4
 8003f36:	429d      	cmp	r5, r3
 8003f38:	461a      	mov	r2, r3
 8003f3a:	d32f      	bcc.n	8003f9c <quorem+0xfc>
 8003f3c:	613c      	str	r4, [r7, #16]
 8003f3e:	4638      	mov	r0, r7
 8003f40:	f001 f8ce 	bl	80050e0 <__mcmp>
 8003f44:	2800      	cmp	r0, #0
 8003f46:	db25      	blt.n	8003f94 <quorem+0xf4>
 8003f48:	4628      	mov	r0, r5
 8003f4a:	f04f 0c00 	mov.w	ip, #0
 8003f4e:	3601      	adds	r6, #1
 8003f50:	f858 1b04 	ldr.w	r1, [r8], #4
 8003f54:	f8d0 e000 	ldr.w	lr, [r0]
 8003f58:	b28b      	uxth	r3, r1
 8003f5a:	ebac 0303 	sub.w	r3, ip, r3
 8003f5e:	fa1f f28e 	uxth.w	r2, lr
 8003f62:	4413      	add	r3, r2
 8003f64:	0c0a      	lsrs	r2, r1, #16
 8003f66:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003f6a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f74:	45c1      	cmp	r9, r8
 8003f76:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003f7a:	f840 3b04 	str.w	r3, [r0], #4
 8003f7e:	d2e7      	bcs.n	8003f50 <quorem+0xb0>
 8003f80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f88:	b922      	cbnz	r2, 8003f94 <quorem+0xf4>
 8003f8a:	3b04      	subs	r3, #4
 8003f8c:	429d      	cmp	r5, r3
 8003f8e:	461a      	mov	r2, r3
 8003f90:	d30a      	bcc.n	8003fa8 <quorem+0x108>
 8003f92:	613c      	str	r4, [r7, #16]
 8003f94:	4630      	mov	r0, r6
 8003f96:	b003      	add	sp, #12
 8003f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	3b04      	subs	r3, #4
 8003fa0:	2a00      	cmp	r2, #0
 8003fa2:	d1cb      	bne.n	8003f3c <quorem+0x9c>
 8003fa4:	3c01      	subs	r4, #1
 8003fa6:	e7c6      	b.n	8003f36 <quorem+0x96>
 8003fa8:	6812      	ldr	r2, [r2, #0]
 8003faa:	3b04      	subs	r3, #4
 8003fac:	2a00      	cmp	r2, #0
 8003fae:	d1f0      	bne.n	8003f92 <quorem+0xf2>
 8003fb0:	3c01      	subs	r4, #1
 8003fb2:	e7eb      	b.n	8003f8c <quorem+0xec>
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	e7ee      	b.n	8003f96 <quorem+0xf6>

08003fb8 <_dtoa_r>:
 8003fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fbc:	4616      	mov	r6, r2
 8003fbe:	461f      	mov	r7, r3
 8003fc0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003fc2:	b099      	sub	sp, #100	; 0x64
 8003fc4:	4605      	mov	r5, r0
 8003fc6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003fca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8003fce:	b974      	cbnz	r4, 8003fee <_dtoa_r+0x36>
 8003fd0:	2010      	movs	r0, #16
 8003fd2:	f000 fde3 	bl	8004b9c <malloc>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	6268      	str	r0, [r5, #36]	; 0x24
 8003fda:	b920      	cbnz	r0, 8003fe6 <_dtoa_r+0x2e>
 8003fdc:	21ea      	movs	r1, #234	; 0xea
 8003fde:	4ba8      	ldr	r3, [pc, #672]	; (8004280 <_dtoa_r+0x2c8>)
 8003fe0:	48a8      	ldr	r0, [pc, #672]	; (8004284 <_dtoa_r+0x2cc>)
 8003fe2:	f001 fbdd 	bl	80057a0 <__assert_func>
 8003fe6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003fea:	6004      	str	r4, [r0, #0]
 8003fec:	60c4      	str	r4, [r0, #12]
 8003fee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003ff0:	6819      	ldr	r1, [r3, #0]
 8003ff2:	b151      	cbz	r1, 800400a <_dtoa_r+0x52>
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	4093      	lsls	r3, r2
 8003ffa:	604a      	str	r2, [r1, #4]
 8003ffc:	608b      	str	r3, [r1, #8]
 8003ffe:	4628      	mov	r0, r5
 8004000:	f000 fe30 	bl	8004c64 <_Bfree>
 8004004:	2200      	movs	r2, #0
 8004006:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	1e3b      	subs	r3, r7, #0
 800400c:	bfaf      	iteee	ge
 800400e:	2300      	movge	r3, #0
 8004010:	2201      	movlt	r2, #1
 8004012:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004016:	9305      	strlt	r3, [sp, #20]
 8004018:	bfa8      	it	ge
 800401a:	f8c8 3000 	strge.w	r3, [r8]
 800401e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004022:	4b99      	ldr	r3, [pc, #612]	; (8004288 <_dtoa_r+0x2d0>)
 8004024:	bfb8      	it	lt
 8004026:	f8c8 2000 	strlt.w	r2, [r8]
 800402a:	ea33 0309 	bics.w	r3, r3, r9
 800402e:	d119      	bne.n	8004064 <_dtoa_r+0xac>
 8004030:	f242 730f 	movw	r3, #9999	; 0x270f
 8004034:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800403c:	4333      	orrs	r3, r6
 800403e:	f000 857f 	beq.w	8004b40 <_dtoa_r+0xb88>
 8004042:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004044:	b953      	cbnz	r3, 800405c <_dtoa_r+0xa4>
 8004046:	4b91      	ldr	r3, [pc, #580]	; (800428c <_dtoa_r+0x2d4>)
 8004048:	e022      	b.n	8004090 <_dtoa_r+0xd8>
 800404a:	4b91      	ldr	r3, [pc, #580]	; (8004290 <_dtoa_r+0x2d8>)
 800404c:	9303      	str	r3, [sp, #12]
 800404e:	3308      	adds	r3, #8
 8004050:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004052:	6013      	str	r3, [r2, #0]
 8004054:	9803      	ldr	r0, [sp, #12]
 8004056:	b019      	add	sp, #100	; 0x64
 8004058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800405c:	4b8b      	ldr	r3, [pc, #556]	; (800428c <_dtoa_r+0x2d4>)
 800405e:	9303      	str	r3, [sp, #12]
 8004060:	3303      	adds	r3, #3
 8004062:	e7f5      	b.n	8004050 <_dtoa_r+0x98>
 8004064:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004068:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800406c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004070:	2200      	movs	r2, #0
 8004072:	2300      	movs	r3, #0
 8004074:	f7fc fc98 	bl	80009a8 <__aeabi_dcmpeq>
 8004078:	4680      	mov	r8, r0
 800407a:	b158      	cbz	r0, 8004094 <_dtoa_r+0xdc>
 800407c:	2301      	movs	r3, #1
 800407e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004080:	6013      	str	r3, [r2, #0]
 8004082:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 8558 	beq.w	8004b3a <_dtoa_r+0xb82>
 800408a:	4882      	ldr	r0, [pc, #520]	; (8004294 <_dtoa_r+0x2dc>)
 800408c:	6018      	str	r0, [r3, #0]
 800408e:	1e43      	subs	r3, r0, #1
 8004090:	9303      	str	r3, [sp, #12]
 8004092:	e7df      	b.n	8004054 <_dtoa_r+0x9c>
 8004094:	ab16      	add	r3, sp, #88	; 0x58
 8004096:	9301      	str	r3, [sp, #4]
 8004098:	ab17      	add	r3, sp, #92	; 0x5c
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	4628      	mov	r0, r5
 800409e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80040a2:	f001 f8c5 	bl	8005230 <__d2b>
 80040a6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80040aa:	4683      	mov	fp, r0
 80040ac:	2c00      	cmp	r4, #0
 80040ae:	d07f      	beq.n	80041b0 <_dtoa_r+0x1f8>
 80040b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80040b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040b6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80040ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040be:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80040c2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80040c6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80040ca:	2200      	movs	r2, #0
 80040cc:	4b72      	ldr	r3, [pc, #456]	; (8004298 <_dtoa_r+0x2e0>)
 80040ce:	f7fc f84b 	bl	8000168 <__aeabi_dsub>
 80040d2:	a365      	add	r3, pc, #404	; (adr r3, 8004268 <_dtoa_r+0x2b0>)
 80040d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d8:	f7fc f9fe 	bl	80004d8 <__aeabi_dmul>
 80040dc:	a364      	add	r3, pc, #400	; (adr r3, 8004270 <_dtoa_r+0x2b8>)
 80040de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e2:	f7fc f843 	bl	800016c <__adddf3>
 80040e6:	4606      	mov	r6, r0
 80040e8:	4620      	mov	r0, r4
 80040ea:	460f      	mov	r7, r1
 80040ec:	f7fc f98a 	bl	8000404 <__aeabi_i2d>
 80040f0:	a361      	add	r3, pc, #388	; (adr r3, 8004278 <_dtoa_r+0x2c0>)
 80040f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f6:	f7fc f9ef 	bl	80004d8 <__aeabi_dmul>
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	4630      	mov	r0, r6
 8004100:	4639      	mov	r1, r7
 8004102:	f7fc f833 	bl	800016c <__adddf3>
 8004106:	4606      	mov	r6, r0
 8004108:	460f      	mov	r7, r1
 800410a:	f7fc fc95 	bl	8000a38 <__aeabi_d2iz>
 800410e:	2200      	movs	r2, #0
 8004110:	4682      	mov	sl, r0
 8004112:	2300      	movs	r3, #0
 8004114:	4630      	mov	r0, r6
 8004116:	4639      	mov	r1, r7
 8004118:	f7fc fc50 	bl	80009bc <__aeabi_dcmplt>
 800411c:	b148      	cbz	r0, 8004132 <_dtoa_r+0x17a>
 800411e:	4650      	mov	r0, sl
 8004120:	f7fc f970 	bl	8000404 <__aeabi_i2d>
 8004124:	4632      	mov	r2, r6
 8004126:	463b      	mov	r3, r7
 8004128:	f7fc fc3e 	bl	80009a8 <__aeabi_dcmpeq>
 800412c:	b908      	cbnz	r0, 8004132 <_dtoa_r+0x17a>
 800412e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004132:	f1ba 0f16 	cmp.w	sl, #22
 8004136:	d858      	bhi.n	80041ea <_dtoa_r+0x232>
 8004138:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800413c:	4b57      	ldr	r3, [pc, #348]	; (800429c <_dtoa_r+0x2e4>)
 800413e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004146:	f7fc fc39 	bl	80009bc <__aeabi_dcmplt>
 800414a:	2800      	cmp	r0, #0
 800414c:	d04f      	beq.n	80041ee <_dtoa_r+0x236>
 800414e:	2300      	movs	r3, #0
 8004150:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004154:	930f      	str	r3, [sp, #60]	; 0x3c
 8004156:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004158:	1b1c      	subs	r4, r3, r4
 800415a:	1e63      	subs	r3, r4, #1
 800415c:	9309      	str	r3, [sp, #36]	; 0x24
 800415e:	bf49      	itett	mi
 8004160:	f1c4 0301 	rsbmi	r3, r4, #1
 8004164:	2300      	movpl	r3, #0
 8004166:	9306      	strmi	r3, [sp, #24]
 8004168:	2300      	movmi	r3, #0
 800416a:	bf54      	ite	pl
 800416c:	9306      	strpl	r3, [sp, #24]
 800416e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004170:	f1ba 0f00 	cmp.w	sl, #0
 8004174:	db3d      	blt.n	80041f2 <_dtoa_r+0x23a>
 8004176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004178:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800417c:	4453      	add	r3, sl
 800417e:	9309      	str	r3, [sp, #36]	; 0x24
 8004180:	2300      	movs	r3, #0
 8004182:	930a      	str	r3, [sp, #40]	; 0x28
 8004184:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004186:	2b09      	cmp	r3, #9
 8004188:	f200 808c 	bhi.w	80042a4 <_dtoa_r+0x2ec>
 800418c:	2b05      	cmp	r3, #5
 800418e:	bfc4      	itt	gt
 8004190:	3b04      	subgt	r3, #4
 8004192:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004194:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004196:	bfc8      	it	gt
 8004198:	2400      	movgt	r4, #0
 800419a:	f1a3 0302 	sub.w	r3, r3, #2
 800419e:	bfd8      	it	le
 80041a0:	2401      	movle	r4, #1
 80041a2:	2b03      	cmp	r3, #3
 80041a4:	f200 808a 	bhi.w	80042bc <_dtoa_r+0x304>
 80041a8:	e8df f003 	tbb	[pc, r3]
 80041ac:	5b4d4f2d 	.word	0x5b4d4f2d
 80041b0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80041b4:	441c      	add	r4, r3
 80041b6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80041ba:	2b20      	cmp	r3, #32
 80041bc:	bfc3      	ittte	gt
 80041be:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80041c2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80041c6:	fa09 f303 	lslgt.w	r3, r9, r3
 80041ca:	f1c3 0320 	rsble	r3, r3, #32
 80041ce:	bfc6      	itte	gt
 80041d0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80041d4:	4318      	orrgt	r0, r3
 80041d6:	fa06 f003 	lslle.w	r0, r6, r3
 80041da:	f7fc f903 	bl	80003e4 <__aeabi_ui2d>
 80041de:	2301      	movs	r3, #1
 80041e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80041e4:	3c01      	subs	r4, #1
 80041e6:	9313      	str	r3, [sp, #76]	; 0x4c
 80041e8:	e76f      	b.n	80040ca <_dtoa_r+0x112>
 80041ea:	2301      	movs	r3, #1
 80041ec:	e7b2      	b.n	8004154 <_dtoa_r+0x19c>
 80041ee:	900f      	str	r0, [sp, #60]	; 0x3c
 80041f0:	e7b1      	b.n	8004156 <_dtoa_r+0x19e>
 80041f2:	9b06      	ldr	r3, [sp, #24]
 80041f4:	eba3 030a 	sub.w	r3, r3, sl
 80041f8:	9306      	str	r3, [sp, #24]
 80041fa:	f1ca 0300 	rsb	r3, sl, #0
 80041fe:	930a      	str	r3, [sp, #40]	; 0x28
 8004200:	2300      	movs	r3, #0
 8004202:	930e      	str	r3, [sp, #56]	; 0x38
 8004204:	e7be      	b.n	8004184 <_dtoa_r+0x1cc>
 8004206:	2300      	movs	r3, #0
 8004208:	930b      	str	r3, [sp, #44]	; 0x2c
 800420a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800420c:	2b00      	cmp	r3, #0
 800420e:	dc58      	bgt.n	80042c2 <_dtoa_r+0x30a>
 8004210:	f04f 0901 	mov.w	r9, #1
 8004214:	464b      	mov	r3, r9
 8004216:	f8cd 9020 	str.w	r9, [sp, #32]
 800421a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800421e:	2200      	movs	r2, #0
 8004220:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004222:	6042      	str	r2, [r0, #4]
 8004224:	2204      	movs	r2, #4
 8004226:	f102 0614 	add.w	r6, r2, #20
 800422a:	429e      	cmp	r6, r3
 800422c:	6841      	ldr	r1, [r0, #4]
 800422e:	d94e      	bls.n	80042ce <_dtoa_r+0x316>
 8004230:	4628      	mov	r0, r5
 8004232:	f000 fcd7 	bl	8004be4 <_Balloc>
 8004236:	9003      	str	r0, [sp, #12]
 8004238:	2800      	cmp	r0, #0
 800423a:	d14c      	bne.n	80042d6 <_dtoa_r+0x31e>
 800423c:	4602      	mov	r2, r0
 800423e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004242:	4b17      	ldr	r3, [pc, #92]	; (80042a0 <_dtoa_r+0x2e8>)
 8004244:	e6cc      	b.n	8003fe0 <_dtoa_r+0x28>
 8004246:	2301      	movs	r3, #1
 8004248:	e7de      	b.n	8004208 <_dtoa_r+0x250>
 800424a:	2300      	movs	r3, #0
 800424c:	930b      	str	r3, [sp, #44]	; 0x2c
 800424e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004250:	eb0a 0903 	add.w	r9, sl, r3
 8004254:	f109 0301 	add.w	r3, r9, #1
 8004258:	2b01      	cmp	r3, #1
 800425a:	9308      	str	r3, [sp, #32]
 800425c:	bfb8      	it	lt
 800425e:	2301      	movlt	r3, #1
 8004260:	e7dd      	b.n	800421e <_dtoa_r+0x266>
 8004262:	2301      	movs	r3, #1
 8004264:	e7f2      	b.n	800424c <_dtoa_r+0x294>
 8004266:	bf00      	nop
 8004268:	636f4361 	.word	0x636f4361
 800426c:	3fd287a7 	.word	0x3fd287a7
 8004270:	8b60c8b3 	.word	0x8b60c8b3
 8004274:	3fc68a28 	.word	0x3fc68a28
 8004278:	509f79fb 	.word	0x509f79fb
 800427c:	3fd34413 	.word	0x3fd34413
 8004280:	080067b1 	.word	0x080067b1
 8004284:	080067c8 	.word	0x080067c8
 8004288:	7ff00000 	.word	0x7ff00000
 800428c:	080067ad 	.word	0x080067ad
 8004290:	080067a4 	.word	0x080067a4
 8004294:	08006781 	.word	0x08006781
 8004298:	3ff80000 	.word	0x3ff80000
 800429c:	080068b8 	.word	0x080068b8
 80042a0:	08006823 	.word	0x08006823
 80042a4:	2401      	movs	r4, #1
 80042a6:	2300      	movs	r3, #0
 80042a8:	940b      	str	r4, [sp, #44]	; 0x2c
 80042aa:	9322      	str	r3, [sp, #136]	; 0x88
 80042ac:	f04f 39ff 	mov.w	r9, #4294967295
 80042b0:	2200      	movs	r2, #0
 80042b2:	2312      	movs	r3, #18
 80042b4:	f8cd 9020 	str.w	r9, [sp, #32]
 80042b8:	9223      	str	r2, [sp, #140]	; 0x8c
 80042ba:	e7b0      	b.n	800421e <_dtoa_r+0x266>
 80042bc:	2301      	movs	r3, #1
 80042be:	930b      	str	r3, [sp, #44]	; 0x2c
 80042c0:	e7f4      	b.n	80042ac <_dtoa_r+0x2f4>
 80042c2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80042c6:	464b      	mov	r3, r9
 80042c8:	f8cd 9020 	str.w	r9, [sp, #32]
 80042cc:	e7a7      	b.n	800421e <_dtoa_r+0x266>
 80042ce:	3101      	adds	r1, #1
 80042d0:	6041      	str	r1, [r0, #4]
 80042d2:	0052      	lsls	r2, r2, #1
 80042d4:	e7a7      	b.n	8004226 <_dtoa_r+0x26e>
 80042d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80042d8:	9a03      	ldr	r2, [sp, #12]
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	9b08      	ldr	r3, [sp, #32]
 80042de:	2b0e      	cmp	r3, #14
 80042e0:	f200 80a8 	bhi.w	8004434 <_dtoa_r+0x47c>
 80042e4:	2c00      	cmp	r4, #0
 80042e6:	f000 80a5 	beq.w	8004434 <_dtoa_r+0x47c>
 80042ea:	f1ba 0f00 	cmp.w	sl, #0
 80042ee:	dd34      	ble.n	800435a <_dtoa_r+0x3a2>
 80042f0:	4a9a      	ldr	r2, [pc, #616]	; (800455c <_dtoa_r+0x5a4>)
 80042f2:	f00a 030f 	and.w	r3, sl, #15
 80042f6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80042fa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80042fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004302:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004306:	ea4f 142a 	mov.w	r4, sl, asr #4
 800430a:	d016      	beq.n	800433a <_dtoa_r+0x382>
 800430c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004310:	4b93      	ldr	r3, [pc, #588]	; (8004560 <_dtoa_r+0x5a8>)
 8004312:	2703      	movs	r7, #3
 8004314:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004318:	f7fc fa08 	bl	800072c <__aeabi_ddiv>
 800431c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004320:	f004 040f 	and.w	r4, r4, #15
 8004324:	4e8e      	ldr	r6, [pc, #568]	; (8004560 <_dtoa_r+0x5a8>)
 8004326:	b954      	cbnz	r4, 800433e <_dtoa_r+0x386>
 8004328:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800432c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004330:	f7fc f9fc 	bl	800072c <__aeabi_ddiv>
 8004334:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004338:	e029      	b.n	800438e <_dtoa_r+0x3d6>
 800433a:	2702      	movs	r7, #2
 800433c:	e7f2      	b.n	8004324 <_dtoa_r+0x36c>
 800433e:	07e1      	lsls	r1, r4, #31
 8004340:	d508      	bpl.n	8004354 <_dtoa_r+0x39c>
 8004342:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004346:	e9d6 2300 	ldrd	r2, r3, [r6]
 800434a:	f7fc f8c5 	bl	80004d8 <__aeabi_dmul>
 800434e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004352:	3701      	adds	r7, #1
 8004354:	1064      	asrs	r4, r4, #1
 8004356:	3608      	adds	r6, #8
 8004358:	e7e5      	b.n	8004326 <_dtoa_r+0x36e>
 800435a:	f000 80a5 	beq.w	80044a8 <_dtoa_r+0x4f0>
 800435e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004362:	f1ca 0400 	rsb	r4, sl, #0
 8004366:	4b7d      	ldr	r3, [pc, #500]	; (800455c <_dtoa_r+0x5a4>)
 8004368:	f004 020f 	and.w	r2, r4, #15
 800436c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004374:	f7fc f8b0 	bl	80004d8 <__aeabi_dmul>
 8004378:	2702      	movs	r7, #2
 800437a:	2300      	movs	r3, #0
 800437c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004380:	4e77      	ldr	r6, [pc, #476]	; (8004560 <_dtoa_r+0x5a8>)
 8004382:	1124      	asrs	r4, r4, #4
 8004384:	2c00      	cmp	r4, #0
 8004386:	f040 8084 	bne.w	8004492 <_dtoa_r+0x4da>
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1d2      	bne.n	8004334 <_dtoa_r+0x37c>
 800438e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 808b 	beq.w	80044ac <_dtoa_r+0x4f4>
 8004396:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800439a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800439e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80043a2:	2200      	movs	r2, #0
 80043a4:	4b6f      	ldr	r3, [pc, #444]	; (8004564 <_dtoa_r+0x5ac>)
 80043a6:	f7fc fb09 	bl	80009bc <__aeabi_dcmplt>
 80043aa:	2800      	cmp	r0, #0
 80043ac:	d07e      	beq.n	80044ac <_dtoa_r+0x4f4>
 80043ae:	9b08      	ldr	r3, [sp, #32]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d07b      	beq.n	80044ac <_dtoa_r+0x4f4>
 80043b4:	f1b9 0f00 	cmp.w	r9, #0
 80043b8:	dd38      	ble.n	800442c <_dtoa_r+0x474>
 80043ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80043be:	2200      	movs	r2, #0
 80043c0:	4b69      	ldr	r3, [pc, #420]	; (8004568 <_dtoa_r+0x5b0>)
 80043c2:	f7fc f889 	bl	80004d8 <__aeabi_dmul>
 80043c6:	464c      	mov	r4, r9
 80043c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80043cc:	f10a 38ff 	add.w	r8, sl, #4294967295
 80043d0:	3701      	adds	r7, #1
 80043d2:	4638      	mov	r0, r7
 80043d4:	f7fc f816 	bl	8000404 <__aeabi_i2d>
 80043d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043dc:	f7fc f87c 	bl	80004d8 <__aeabi_dmul>
 80043e0:	2200      	movs	r2, #0
 80043e2:	4b62      	ldr	r3, [pc, #392]	; (800456c <_dtoa_r+0x5b4>)
 80043e4:	f7fb fec2 	bl	800016c <__adddf3>
 80043e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80043ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80043f0:	9611      	str	r6, [sp, #68]	; 0x44
 80043f2:	2c00      	cmp	r4, #0
 80043f4:	d15d      	bne.n	80044b2 <_dtoa_r+0x4fa>
 80043f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80043fa:	2200      	movs	r2, #0
 80043fc:	4b5c      	ldr	r3, [pc, #368]	; (8004570 <_dtoa_r+0x5b8>)
 80043fe:	f7fb feb3 	bl	8000168 <__aeabi_dsub>
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800440a:	4633      	mov	r3, r6
 800440c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800440e:	f7fc faf3 	bl	80009f8 <__aeabi_dcmpgt>
 8004412:	2800      	cmp	r0, #0
 8004414:	f040 829c 	bne.w	8004950 <_dtoa_r+0x998>
 8004418:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800441c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800441e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004422:	f7fc facb 	bl	80009bc <__aeabi_dcmplt>
 8004426:	2800      	cmp	r0, #0
 8004428:	f040 8290 	bne.w	800494c <_dtoa_r+0x994>
 800442c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004430:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004434:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004436:	2b00      	cmp	r3, #0
 8004438:	f2c0 8152 	blt.w	80046e0 <_dtoa_r+0x728>
 800443c:	f1ba 0f0e 	cmp.w	sl, #14
 8004440:	f300 814e 	bgt.w	80046e0 <_dtoa_r+0x728>
 8004444:	4b45      	ldr	r3, [pc, #276]	; (800455c <_dtoa_r+0x5a4>)
 8004446:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800444a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800444e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004452:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004454:	2b00      	cmp	r3, #0
 8004456:	f280 80db 	bge.w	8004610 <_dtoa_r+0x658>
 800445a:	9b08      	ldr	r3, [sp, #32]
 800445c:	2b00      	cmp	r3, #0
 800445e:	f300 80d7 	bgt.w	8004610 <_dtoa_r+0x658>
 8004462:	f040 8272 	bne.w	800494a <_dtoa_r+0x992>
 8004466:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800446a:	2200      	movs	r2, #0
 800446c:	4b40      	ldr	r3, [pc, #256]	; (8004570 <_dtoa_r+0x5b8>)
 800446e:	f7fc f833 	bl	80004d8 <__aeabi_dmul>
 8004472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004476:	f7fc fab5 	bl	80009e4 <__aeabi_dcmpge>
 800447a:	9c08      	ldr	r4, [sp, #32]
 800447c:	4626      	mov	r6, r4
 800447e:	2800      	cmp	r0, #0
 8004480:	f040 8248 	bne.w	8004914 <_dtoa_r+0x95c>
 8004484:	2331      	movs	r3, #49	; 0x31
 8004486:	9f03      	ldr	r7, [sp, #12]
 8004488:	f10a 0a01 	add.w	sl, sl, #1
 800448c:	f807 3b01 	strb.w	r3, [r7], #1
 8004490:	e244      	b.n	800491c <_dtoa_r+0x964>
 8004492:	07e2      	lsls	r2, r4, #31
 8004494:	d505      	bpl.n	80044a2 <_dtoa_r+0x4ea>
 8004496:	e9d6 2300 	ldrd	r2, r3, [r6]
 800449a:	f7fc f81d 	bl	80004d8 <__aeabi_dmul>
 800449e:	2301      	movs	r3, #1
 80044a0:	3701      	adds	r7, #1
 80044a2:	1064      	asrs	r4, r4, #1
 80044a4:	3608      	adds	r6, #8
 80044a6:	e76d      	b.n	8004384 <_dtoa_r+0x3cc>
 80044a8:	2702      	movs	r7, #2
 80044aa:	e770      	b.n	800438e <_dtoa_r+0x3d6>
 80044ac:	46d0      	mov	r8, sl
 80044ae:	9c08      	ldr	r4, [sp, #32]
 80044b0:	e78f      	b.n	80043d2 <_dtoa_r+0x41a>
 80044b2:	9903      	ldr	r1, [sp, #12]
 80044b4:	4b29      	ldr	r3, [pc, #164]	; (800455c <_dtoa_r+0x5a4>)
 80044b6:	4421      	add	r1, r4
 80044b8:	9112      	str	r1, [sp, #72]	; 0x48
 80044ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80044bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80044c0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80044c4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80044c8:	2900      	cmp	r1, #0
 80044ca:	d055      	beq.n	8004578 <_dtoa_r+0x5c0>
 80044cc:	2000      	movs	r0, #0
 80044ce:	4929      	ldr	r1, [pc, #164]	; (8004574 <_dtoa_r+0x5bc>)
 80044d0:	f7fc f92c 	bl	800072c <__aeabi_ddiv>
 80044d4:	463b      	mov	r3, r7
 80044d6:	4632      	mov	r2, r6
 80044d8:	f7fb fe46 	bl	8000168 <__aeabi_dsub>
 80044dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80044e0:	9f03      	ldr	r7, [sp, #12]
 80044e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80044e6:	f7fc faa7 	bl	8000a38 <__aeabi_d2iz>
 80044ea:	4604      	mov	r4, r0
 80044ec:	f7fb ff8a 	bl	8000404 <__aeabi_i2d>
 80044f0:	4602      	mov	r2, r0
 80044f2:	460b      	mov	r3, r1
 80044f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80044f8:	f7fb fe36 	bl	8000168 <__aeabi_dsub>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	3430      	adds	r4, #48	; 0x30
 8004502:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004506:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800450a:	f807 4b01 	strb.w	r4, [r7], #1
 800450e:	f7fc fa55 	bl	80009bc <__aeabi_dcmplt>
 8004512:	2800      	cmp	r0, #0
 8004514:	d174      	bne.n	8004600 <_dtoa_r+0x648>
 8004516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800451a:	2000      	movs	r0, #0
 800451c:	4911      	ldr	r1, [pc, #68]	; (8004564 <_dtoa_r+0x5ac>)
 800451e:	f7fb fe23 	bl	8000168 <__aeabi_dsub>
 8004522:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004526:	f7fc fa49 	bl	80009bc <__aeabi_dcmplt>
 800452a:	2800      	cmp	r0, #0
 800452c:	f040 80b7 	bne.w	800469e <_dtoa_r+0x6e6>
 8004530:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004532:	429f      	cmp	r7, r3
 8004534:	f43f af7a 	beq.w	800442c <_dtoa_r+0x474>
 8004538:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800453c:	2200      	movs	r2, #0
 800453e:	4b0a      	ldr	r3, [pc, #40]	; (8004568 <_dtoa_r+0x5b0>)
 8004540:	f7fb ffca 	bl	80004d8 <__aeabi_dmul>
 8004544:	2200      	movs	r2, #0
 8004546:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800454a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800454e:	4b06      	ldr	r3, [pc, #24]	; (8004568 <_dtoa_r+0x5b0>)
 8004550:	f7fb ffc2 	bl	80004d8 <__aeabi_dmul>
 8004554:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004558:	e7c3      	b.n	80044e2 <_dtoa_r+0x52a>
 800455a:	bf00      	nop
 800455c:	080068b8 	.word	0x080068b8
 8004560:	08006890 	.word	0x08006890
 8004564:	3ff00000 	.word	0x3ff00000
 8004568:	40240000 	.word	0x40240000
 800456c:	401c0000 	.word	0x401c0000
 8004570:	40140000 	.word	0x40140000
 8004574:	3fe00000 	.word	0x3fe00000
 8004578:	4630      	mov	r0, r6
 800457a:	4639      	mov	r1, r7
 800457c:	f7fb ffac 	bl	80004d8 <__aeabi_dmul>
 8004580:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004582:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004586:	9c03      	ldr	r4, [sp, #12]
 8004588:	9314      	str	r3, [sp, #80]	; 0x50
 800458a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800458e:	f7fc fa53 	bl	8000a38 <__aeabi_d2iz>
 8004592:	9015      	str	r0, [sp, #84]	; 0x54
 8004594:	f7fb ff36 	bl	8000404 <__aeabi_i2d>
 8004598:	4602      	mov	r2, r0
 800459a:	460b      	mov	r3, r1
 800459c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045a0:	f7fb fde2 	bl	8000168 <__aeabi_dsub>
 80045a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80045a6:	4606      	mov	r6, r0
 80045a8:	3330      	adds	r3, #48	; 0x30
 80045aa:	f804 3b01 	strb.w	r3, [r4], #1
 80045ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80045b0:	460f      	mov	r7, r1
 80045b2:	429c      	cmp	r4, r3
 80045b4:	f04f 0200 	mov.w	r2, #0
 80045b8:	d124      	bne.n	8004604 <_dtoa_r+0x64c>
 80045ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80045be:	4bb0      	ldr	r3, [pc, #704]	; (8004880 <_dtoa_r+0x8c8>)
 80045c0:	f7fb fdd4 	bl	800016c <__adddf3>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	4630      	mov	r0, r6
 80045ca:	4639      	mov	r1, r7
 80045cc:	f7fc fa14 	bl	80009f8 <__aeabi_dcmpgt>
 80045d0:	2800      	cmp	r0, #0
 80045d2:	d163      	bne.n	800469c <_dtoa_r+0x6e4>
 80045d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80045d8:	2000      	movs	r0, #0
 80045da:	49a9      	ldr	r1, [pc, #676]	; (8004880 <_dtoa_r+0x8c8>)
 80045dc:	f7fb fdc4 	bl	8000168 <__aeabi_dsub>
 80045e0:	4602      	mov	r2, r0
 80045e2:	460b      	mov	r3, r1
 80045e4:	4630      	mov	r0, r6
 80045e6:	4639      	mov	r1, r7
 80045e8:	f7fc f9e8 	bl	80009bc <__aeabi_dcmplt>
 80045ec:	2800      	cmp	r0, #0
 80045ee:	f43f af1d 	beq.w	800442c <_dtoa_r+0x474>
 80045f2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80045f4:	1e7b      	subs	r3, r7, #1
 80045f6:	9314      	str	r3, [sp, #80]	; 0x50
 80045f8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80045fc:	2b30      	cmp	r3, #48	; 0x30
 80045fe:	d0f8      	beq.n	80045f2 <_dtoa_r+0x63a>
 8004600:	46c2      	mov	sl, r8
 8004602:	e03b      	b.n	800467c <_dtoa_r+0x6c4>
 8004604:	4b9f      	ldr	r3, [pc, #636]	; (8004884 <_dtoa_r+0x8cc>)
 8004606:	f7fb ff67 	bl	80004d8 <__aeabi_dmul>
 800460a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800460e:	e7bc      	b.n	800458a <_dtoa_r+0x5d2>
 8004610:	9f03      	ldr	r7, [sp, #12]
 8004612:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004616:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800461a:	4640      	mov	r0, r8
 800461c:	4649      	mov	r1, r9
 800461e:	f7fc f885 	bl	800072c <__aeabi_ddiv>
 8004622:	f7fc fa09 	bl	8000a38 <__aeabi_d2iz>
 8004626:	4604      	mov	r4, r0
 8004628:	f7fb feec 	bl	8000404 <__aeabi_i2d>
 800462c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004630:	f7fb ff52 	bl	80004d8 <__aeabi_dmul>
 8004634:	4602      	mov	r2, r0
 8004636:	460b      	mov	r3, r1
 8004638:	4640      	mov	r0, r8
 800463a:	4649      	mov	r1, r9
 800463c:	f7fb fd94 	bl	8000168 <__aeabi_dsub>
 8004640:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004644:	f807 6b01 	strb.w	r6, [r7], #1
 8004648:	9e03      	ldr	r6, [sp, #12]
 800464a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800464e:	1bbe      	subs	r6, r7, r6
 8004650:	45b4      	cmp	ip, r6
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	d136      	bne.n	80046c6 <_dtoa_r+0x70e>
 8004658:	f7fb fd88 	bl	800016c <__adddf3>
 800465c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004660:	4680      	mov	r8, r0
 8004662:	4689      	mov	r9, r1
 8004664:	f7fc f9c8 	bl	80009f8 <__aeabi_dcmpgt>
 8004668:	bb58      	cbnz	r0, 80046c2 <_dtoa_r+0x70a>
 800466a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800466e:	4640      	mov	r0, r8
 8004670:	4649      	mov	r1, r9
 8004672:	f7fc f999 	bl	80009a8 <__aeabi_dcmpeq>
 8004676:	b108      	cbz	r0, 800467c <_dtoa_r+0x6c4>
 8004678:	07e1      	lsls	r1, r4, #31
 800467a:	d422      	bmi.n	80046c2 <_dtoa_r+0x70a>
 800467c:	4628      	mov	r0, r5
 800467e:	4659      	mov	r1, fp
 8004680:	f000 faf0 	bl	8004c64 <_Bfree>
 8004684:	2300      	movs	r3, #0
 8004686:	703b      	strb	r3, [r7, #0]
 8004688:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800468a:	f10a 0001 	add.w	r0, sl, #1
 800468e:	6018      	str	r0, [r3, #0]
 8004690:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004692:	2b00      	cmp	r3, #0
 8004694:	f43f acde 	beq.w	8004054 <_dtoa_r+0x9c>
 8004698:	601f      	str	r7, [r3, #0]
 800469a:	e4db      	b.n	8004054 <_dtoa_r+0x9c>
 800469c:	4627      	mov	r7, r4
 800469e:	463b      	mov	r3, r7
 80046a0:	461f      	mov	r7, r3
 80046a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80046a6:	2a39      	cmp	r2, #57	; 0x39
 80046a8:	d107      	bne.n	80046ba <_dtoa_r+0x702>
 80046aa:	9a03      	ldr	r2, [sp, #12]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d1f7      	bne.n	80046a0 <_dtoa_r+0x6e8>
 80046b0:	2230      	movs	r2, #48	; 0x30
 80046b2:	9903      	ldr	r1, [sp, #12]
 80046b4:	f108 0801 	add.w	r8, r8, #1
 80046b8:	700a      	strb	r2, [r1, #0]
 80046ba:	781a      	ldrb	r2, [r3, #0]
 80046bc:	3201      	adds	r2, #1
 80046be:	701a      	strb	r2, [r3, #0]
 80046c0:	e79e      	b.n	8004600 <_dtoa_r+0x648>
 80046c2:	46d0      	mov	r8, sl
 80046c4:	e7eb      	b.n	800469e <_dtoa_r+0x6e6>
 80046c6:	2200      	movs	r2, #0
 80046c8:	4b6e      	ldr	r3, [pc, #440]	; (8004884 <_dtoa_r+0x8cc>)
 80046ca:	f7fb ff05 	bl	80004d8 <__aeabi_dmul>
 80046ce:	2200      	movs	r2, #0
 80046d0:	2300      	movs	r3, #0
 80046d2:	4680      	mov	r8, r0
 80046d4:	4689      	mov	r9, r1
 80046d6:	f7fc f967 	bl	80009a8 <__aeabi_dcmpeq>
 80046da:	2800      	cmp	r0, #0
 80046dc:	d09b      	beq.n	8004616 <_dtoa_r+0x65e>
 80046de:	e7cd      	b.n	800467c <_dtoa_r+0x6c4>
 80046e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80046e2:	2a00      	cmp	r2, #0
 80046e4:	f000 80d0 	beq.w	8004888 <_dtoa_r+0x8d0>
 80046e8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80046ea:	2a01      	cmp	r2, #1
 80046ec:	f300 80ae 	bgt.w	800484c <_dtoa_r+0x894>
 80046f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80046f2:	2a00      	cmp	r2, #0
 80046f4:	f000 80a6 	beq.w	8004844 <_dtoa_r+0x88c>
 80046f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80046fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80046fe:	9f06      	ldr	r7, [sp, #24]
 8004700:	9a06      	ldr	r2, [sp, #24]
 8004702:	2101      	movs	r1, #1
 8004704:	441a      	add	r2, r3
 8004706:	9206      	str	r2, [sp, #24]
 8004708:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800470a:	4628      	mov	r0, r5
 800470c:	441a      	add	r2, r3
 800470e:	9209      	str	r2, [sp, #36]	; 0x24
 8004710:	f000 fb5e 	bl	8004dd0 <__i2b>
 8004714:	4606      	mov	r6, r0
 8004716:	2f00      	cmp	r7, #0
 8004718:	dd0c      	ble.n	8004734 <_dtoa_r+0x77c>
 800471a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800471c:	2b00      	cmp	r3, #0
 800471e:	dd09      	ble.n	8004734 <_dtoa_r+0x77c>
 8004720:	42bb      	cmp	r3, r7
 8004722:	bfa8      	it	ge
 8004724:	463b      	movge	r3, r7
 8004726:	9a06      	ldr	r2, [sp, #24]
 8004728:	1aff      	subs	r7, r7, r3
 800472a:	1ad2      	subs	r2, r2, r3
 800472c:	9206      	str	r2, [sp, #24]
 800472e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	9309      	str	r3, [sp, #36]	; 0x24
 8004734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004736:	b1f3      	cbz	r3, 8004776 <_dtoa_r+0x7be>
 8004738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800473a:	2b00      	cmp	r3, #0
 800473c:	f000 80a8 	beq.w	8004890 <_dtoa_r+0x8d8>
 8004740:	2c00      	cmp	r4, #0
 8004742:	dd10      	ble.n	8004766 <_dtoa_r+0x7ae>
 8004744:	4631      	mov	r1, r6
 8004746:	4622      	mov	r2, r4
 8004748:	4628      	mov	r0, r5
 800474a:	f000 fbff 	bl	8004f4c <__pow5mult>
 800474e:	465a      	mov	r2, fp
 8004750:	4601      	mov	r1, r0
 8004752:	4606      	mov	r6, r0
 8004754:	4628      	mov	r0, r5
 8004756:	f000 fb51 	bl	8004dfc <__multiply>
 800475a:	4680      	mov	r8, r0
 800475c:	4659      	mov	r1, fp
 800475e:	4628      	mov	r0, r5
 8004760:	f000 fa80 	bl	8004c64 <_Bfree>
 8004764:	46c3      	mov	fp, r8
 8004766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004768:	1b1a      	subs	r2, r3, r4
 800476a:	d004      	beq.n	8004776 <_dtoa_r+0x7be>
 800476c:	4659      	mov	r1, fp
 800476e:	4628      	mov	r0, r5
 8004770:	f000 fbec 	bl	8004f4c <__pow5mult>
 8004774:	4683      	mov	fp, r0
 8004776:	2101      	movs	r1, #1
 8004778:	4628      	mov	r0, r5
 800477a:	f000 fb29 	bl	8004dd0 <__i2b>
 800477e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004780:	4604      	mov	r4, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	f340 8086 	ble.w	8004894 <_dtoa_r+0x8dc>
 8004788:	461a      	mov	r2, r3
 800478a:	4601      	mov	r1, r0
 800478c:	4628      	mov	r0, r5
 800478e:	f000 fbdd 	bl	8004f4c <__pow5mult>
 8004792:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004794:	4604      	mov	r4, r0
 8004796:	2b01      	cmp	r3, #1
 8004798:	dd7f      	ble.n	800489a <_dtoa_r+0x8e2>
 800479a:	f04f 0800 	mov.w	r8, #0
 800479e:	6923      	ldr	r3, [r4, #16]
 80047a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80047a4:	6918      	ldr	r0, [r3, #16]
 80047a6:	f000 fac5 	bl	8004d34 <__hi0bits>
 80047aa:	f1c0 0020 	rsb	r0, r0, #32
 80047ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047b0:	4418      	add	r0, r3
 80047b2:	f010 001f 	ands.w	r0, r0, #31
 80047b6:	f000 8092 	beq.w	80048de <_dtoa_r+0x926>
 80047ba:	f1c0 0320 	rsb	r3, r0, #32
 80047be:	2b04      	cmp	r3, #4
 80047c0:	f340 808a 	ble.w	80048d8 <_dtoa_r+0x920>
 80047c4:	f1c0 001c 	rsb	r0, r0, #28
 80047c8:	9b06      	ldr	r3, [sp, #24]
 80047ca:	4407      	add	r7, r0
 80047cc:	4403      	add	r3, r0
 80047ce:	9306      	str	r3, [sp, #24]
 80047d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047d2:	4403      	add	r3, r0
 80047d4:	9309      	str	r3, [sp, #36]	; 0x24
 80047d6:	9b06      	ldr	r3, [sp, #24]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	dd05      	ble.n	80047e8 <_dtoa_r+0x830>
 80047dc:	4659      	mov	r1, fp
 80047de:	461a      	mov	r2, r3
 80047e0:	4628      	mov	r0, r5
 80047e2:	f000 fc0d 	bl	8005000 <__lshift>
 80047e6:	4683      	mov	fp, r0
 80047e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	dd05      	ble.n	80047fa <_dtoa_r+0x842>
 80047ee:	4621      	mov	r1, r4
 80047f0:	461a      	mov	r2, r3
 80047f2:	4628      	mov	r0, r5
 80047f4:	f000 fc04 	bl	8005000 <__lshift>
 80047f8:	4604      	mov	r4, r0
 80047fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d070      	beq.n	80048e2 <_dtoa_r+0x92a>
 8004800:	4621      	mov	r1, r4
 8004802:	4658      	mov	r0, fp
 8004804:	f000 fc6c 	bl	80050e0 <__mcmp>
 8004808:	2800      	cmp	r0, #0
 800480a:	da6a      	bge.n	80048e2 <_dtoa_r+0x92a>
 800480c:	2300      	movs	r3, #0
 800480e:	4659      	mov	r1, fp
 8004810:	220a      	movs	r2, #10
 8004812:	4628      	mov	r0, r5
 8004814:	f000 fa48 	bl	8004ca8 <__multadd>
 8004818:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800481a:	4683      	mov	fp, r0
 800481c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004820:	2b00      	cmp	r3, #0
 8004822:	f000 8194 	beq.w	8004b4e <_dtoa_r+0xb96>
 8004826:	4631      	mov	r1, r6
 8004828:	2300      	movs	r3, #0
 800482a:	220a      	movs	r2, #10
 800482c:	4628      	mov	r0, r5
 800482e:	f000 fa3b 	bl	8004ca8 <__multadd>
 8004832:	f1b9 0f00 	cmp.w	r9, #0
 8004836:	4606      	mov	r6, r0
 8004838:	f300 8093 	bgt.w	8004962 <_dtoa_r+0x9aa>
 800483c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800483e:	2b02      	cmp	r3, #2
 8004840:	dc57      	bgt.n	80048f2 <_dtoa_r+0x93a>
 8004842:	e08e      	b.n	8004962 <_dtoa_r+0x9aa>
 8004844:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004846:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800484a:	e757      	b.n	80046fc <_dtoa_r+0x744>
 800484c:	9b08      	ldr	r3, [sp, #32]
 800484e:	1e5c      	subs	r4, r3, #1
 8004850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004852:	42a3      	cmp	r3, r4
 8004854:	bfb7      	itett	lt
 8004856:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004858:	1b1c      	subge	r4, r3, r4
 800485a:	1ae2      	sublt	r2, r4, r3
 800485c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800485e:	bfbe      	ittt	lt
 8004860:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004862:	189b      	addlt	r3, r3, r2
 8004864:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004866:	9b08      	ldr	r3, [sp, #32]
 8004868:	bfb8      	it	lt
 800486a:	2400      	movlt	r4, #0
 800486c:	2b00      	cmp	r3, #0
 800486e:	bfbb      	ittet	lt
 8004870:	9b06      	ldrlt	r3, [sp, #24]
 8004872:	9a08      	ldrlt	r2, [sp, #32]
 8004874:	9f06      	ldrge	r7, [sp, #24]
 8004876:	1a9f      	sublt	r7, r3, r2
 8004878:	bfac      	ite	ge
 800487a:	9b08      	ldrge	r3, [sp, #32]
 800487c:	2300      	movlt	r3, #0
 800487e:	e73f      	b.n	8004700 <_dtoa_r+0x748>
 8004880:	3fe00000 	.word	0x3fe00000
 8004884:	40240000 	.word	0x40240000
 8004888:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800488a:	9f06      	ldr	r7, [sp, #24]
 800488c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800488e:	e742      	b.n	8004716 <_dtoa_r+0x75e>
 8004890:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004892:	e76b      	b.n	800476c <_dtoa_r+0x7b4>
 8004894:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004896:	2b01      	cmp	r3, #1
 8004898:	dc19      	bgt.n	80048ce <_dtoa_r+0x916>
 800489a:	9b04      	ldr	r3, [sp, #16]
 800489c:	b9bb      	cbnz	r3, 80048ce <_dtoa_r+0x916>
 800489e:	9b05      	ldr	r3, [sp, #20]
 80048a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048a4:	b99b      	cbnz	r3, 80048ce <_dtoa_r+0x916>
 80048a6:	9b05      	ldr	r3, [sp, #20]
 80048a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80048ac:	0d1b      	lsrs	r3, r3, #20
 80048ae:	051b      	lsls	r3, r3, #20
 80048b0:	b183      	cbz	r3, 80048d4 <_dtoa_r+0x91c>
 80048b2:	f04f 0801 	mov.w	r8, #1
 80048b6:	9b06      	ldr	r3, [sp, #24]
 80048b8:	3301      	adds	r3, #1
 80048ba:	9306      	str	r3, [sp, #24]
 80048bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048be:	3301      	adds	r3, #1
 80048c0:	9309      	str	r3, [sp, #36]	; 0x24
 80048c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f47f af6a 	bne.w	800479e <_dtoa_r+0x7e6>
 80048ca:	2001      	movs	r0, #1
 80048cc:	e76f      	b.n	80047ae <_dtoa_r+0x7f6>
 80048ce:	f04f 0800 	mov.w	r8, #0
 80048d2:	e7f6      	b.n	80048c2 <_dtoa_r+0x90a>
 80048d4:	4698      	mov	r8, r3
 80048d6:	e7f4      	b.n	80048c2 <_dtoa_r+0x90a>
 80048d8:	f43f af7d 	beq.w	80047d6 <_dtoa_r+0x81e>
 80048dc:	4618      	mov	r0, r3
 80048de:	301c      	adds	r0, #28
 80048e0:	e772      	b.n	80047c8 <_dtoa_r+0x810>
 80048e2:	9b08      	ldr	r3, [sp, #32]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	dc36      	bgt.n	8004956 <_dtoa_r+0x99e>
 80048e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	dd33      	ble.n	8004956 <_dtoa_r+0x99e>
 80048ee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80048f2:	f1b9 0f00 	cmp.w	r9, #0
 80048f6:	d10d      	bne.n	8004914 <_dtoa_r+0x95c>
 80048f8:	4621      	mov	r1, r4
 80048fa:	464b      	mov	r3, r9
 80048fc:	2205      	movs	r2, #5
 80048fe:	4628      	mov	r0, r5
 8004900:	f000 f9d2 	bl	8004ca8 <__multadd>
 8004904:	4601      	mov	r1, r0
 8004906:	4604      	mov	r4, r0
 8004908:	4658      	mov	r0, fp
 800490a:	f000 fbe9 	bl	80050e0 <__mcmp>
 800490e:	2800      	cmp	r0, #0
 8004910:	f73f adb8 	bgt.w	8004484 <_dtoa_r+0x4cc>
 8004914:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004916:	9f03      	ldr	r7, [sp, #12]
 8004918:	ea6f 0a03 	mvn.w	sl, r3
 800491c:	f04f 0800 	mov.w	r8, #0
 8004920:	4621      	mov	r1, r4
 8004922:	4628      	mov	r0, r5
 8004924:	f000 f99e 	bl	8004c64 <_Bfree>
 8004928:	2e00      	cmp	r6, #0
 800492a:	f43f aea7 	beq.w	800467c <_dtoa_r+0x6c4>
 800492e:	f1b8 0f00 	cmp.w	r8, #0
 8004932:	d005      	beq.n	8004940 <_dtoa_r+0x988>
 8004934:	45b0      	cmp	r8, r6
 8004936:	d003      	beq.n	8004940 <_dtoa_r+0x988>
 8004938:	4641      	mov	r1, r8
 800493a:	4628      	mov	r0, r5
 800493c:	f000 f992 	bl	8004c64 <_Bfree>
 8004940:	4631      	mov	r1, r6
 8004942:	4628      	mov	r0, r5
 8004944:	f000 f98e 	bl	8004c64 <_Bfree>
 8004948:	e698      	b.n	800467c <_dtoa_r+0x6c4>
 800494a:	2400      	movs	r4, #0
 800494c:	4626      	mov	r6, r4
 800494e:	e7e1      	b.n	8004914 <_dtoa_r+0x95c>
 8004950:	46c2      	mov	sl, r8
 8004952:	4626      	mov	r6, r4
 8004954:	e596      	b.n	8004484 <_dtoa_r+0x4cc>
 8004956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 80fd 	beq.w	8004b5c <_dtoa_r+0xba4>
 8004962:	2f00      	cmp	r7, #0
 8004964:	dd05      	ble.n	8004972 <_dtoa_r+0x9ba>
 8004966:	4631      	mov	r1, r6
 8004968:	463a      	mov	r2, r7
 800496a:	4628      	mov	r0, r5
 800496c:	f000 fb48 	bl	8005000 <__lshift>
 8004970:	4606      	mov	r6, r0
 8004972:	f1b8 0f00 	cmp.w	r8, #0
 8004976:	d05c      	beq.n	8004a32 <_dtoa_r+0xa7a>
 8004978:	4628      	mov	r0, r5
 800497a:	6871      	ldr	r1, [r6, #4]
 800497c:	f000 f932 	bl	8004be4 <_Balloc>
 8004980:	4607      	mov	r7, r0
 8004982:	b928      	cbnz	r0, 8004990 <_dtoa_r+0x9d8>
 8004984:	4602      	mov	r2, r0
 8004986:	f240 21ea 	movw	r1, #746	; 0x2ea
 800498a:	4b7f      	ldr	r3, [pc, #508]	; (8004b88 <_dtoa_r+0xbd0>)
 800498c:	f7ff bb28 	b.w	8003fe0 <_dtoa_r+0x28>
 8004990:	6932      	ldr	r2, [r6, #16]
 8004992:	f106 010c 	add.w	r1, r6, #12
 8004996:	3202      	adds	r2, #2
 8004998:	0092      	lsls	r2, r2, #2
 800499a:	300c      	adds	r0, #12
 800499c:	f000 f914 	bl	8004bc8 <memcpy>
 80049a0:	2201      	movs	r2, #1
 80049a2:	4639      	mov	r1, r7
 80049a4:	4628      	mov	r0, r5
 80049a6:	f000 fb2b 	bl	8005000 <__lshift>
 80049aa:	46b0      	mov	r8, r6
 80049ac:	4606      	mov	r6, r0
 80049ae:	9b03      	ldr	r3, [sp, #12]
 80049b0:	3301      	adds	r3, #1
 80049b2:	9308      	str	r3, [sp, #32]
 80049b4:	9b03      	ldr	r3, [sp, #12]
 80049b6:	444b      	add	r3, r9
 80049b8:	930a      	str	r3, [sp, #40]	; 0x28
 80049ba:	9b04      	ldr	r3, [sp, #16]
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	9309      	str	r3, [sp, #36]	; 0x24
 80049c2:	9b08      	ldr	r3, [sp, #32]
 80049c4:	4621      	mov	r1, r4
 80049c6:	3b01      	subs	r3, #1
 80049c8:	4658      	mov	r0, fp
 80049ca:	9304      	str	r3, [sp, #16]
 80049cc:	f7ff fa68 	bl	8003ea0 <quorem>
 80049d0:	4603      	mov	r3, r0
 80049d2:	4641      	mov	r1, r8
 80049d4:	3330      	adds	r3, #48	; 0x30
 80049d6:	9006      	str	r0, [sp, #24]
 80049d8:	4658      	mov	r0, fp
 80049da:	930b      	str	r3, [sp, #44]	; 0x2c
 80049dc:	f000 fb80 	bl	80050e0 <__mcmp>
 80049e0:	4632      	mov	r2, r6
 80049e2:	4681      	mov	r9, r0
 80049e4:	4621      	mov	r1, r4
 80049e6:	4628      	mov	r0, r5
 80049e8:	f000 fb96 	bl	8005118 <__mdiff>
 80049ec:	68c2      	ldr	r2, [r0, #12]
 80049ee:	4607      	mov	r7, r0
 80049f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049f2:	bb02      	cbnz	r2, 8004a36 <_dtoa_r+0xa7e>
 80049f4:	4601      	mov	r1, r0
 80049f6:	4658      	mov	r0, fp
 80049f8:	f000 fb72 	bl	80050e0 <__mcmp>
 80049fc:	4602      	mov	r2, r0
 80049fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a00:	4639      	mov	r1, r7
 8004a02:	4628      	mov	r0, r5
 8004a04:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004a08:	f000 f92c 	bl	8004c64 <_Bfree>
 8004a0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004a10:	9f08      	ldr	r7, [sp, #32]
 8004a12:	ea43 0102 	orr.w	r1, r3, r2
 8004a16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a18:	430b      	orrs	r3, r1
 8004a1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a1c:	d10d      	bne.n	8004a3a <_dtoa_r+0xa82>
 8004a1e:	2b39      	cmp	r3, #57	; 0x39
 8004a20:	d029      	beq.n	8004a76 <_dtoa_r+0xabe>
 8004a22:	f1b9 0f00 	cmp.w	r9, #0
 8004a26:	dd01      	ble.n	8004a2c <_dtoa_r+0xa74>
 8004a28:	9b06      	ldr	r3, [sp, #24]
 8004a2a:	3331      	adds	r3, #49	; 0x31
 8004a2c:	9a04      	ldr	r2, [sp, #16]
 8004a2e:	7013      	strb	r3, [r2, #0]
 8004a30:	e776      	b.n	8004920 <_dtoa_r+0x968>
 8004a32:	4630      	mov	r0, r6
 8004a34:	e7b9      	b.n	80049aa <_dtoa_r+0x9f2>
 8004a36:	2201      	movs	r2, #1
 8004a38:	e7e2      	b.n	8004a00 <_dtoa_r+0xa48>
 8004a3a:	f1b9 0f00 	cmp.w	r9, #0
 8004a3e:	db06      	blt.n	8004a4e <_dtoa_r+0xa96>
 8004a40:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004a42:	ea41 0909 	orr.w	r9, r1, r9
 8004a46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a48:	ea59 0101 	orrs.w	r1, r9, r1
 8004a4c:	d120      	bne.n	8004a90 <_dtoa_r+0xad8>
 8004a4e:	2a00      	cmp	r2, #0
 8004a50:	ddec      	ble.n	8004a2c <_dtoa_r+0xa74>
 8004a52:	4659      	mov	r1, fp
 8004a54:	2201      	movs	r2, #1
 8004a56:	4628      	mov	r0, r5
 8004a58:	9308      	str	r3, [sp, #32]
 8004a5a:	f000 fad1 	bl	8005000 <__lshift>
 8004a5e:	4621      	mov	r1, r4
 8004a60:	4683      	mov	fp, r0
 8004a62:	f000 fb3d 	bl	80050e0 <__mcmp>
 8004a66:	2800      	cmp	r0, #0
 8004a68:	9b08      	ldr	r3, [sp, #32]
 8004a6a:	dc02      	bgt.n	8004a72 <_dtoa_r+0xaba>
 8004a6c:	d1de      	bne.n	8004a2c <_dtoa_r+0xa74>
 8004a6e:	07da      	lsls	r2, r3, #31
 8004a70:	d5dc      	bpl.n	8004a2c <_dtoa_r+0xa74>
 8004a72:	2b39      	cmp	r3, #57	; 0x39
 8004a74:	d1d8      	bne.n	8004a28 <_dtoa_r+0xa70>
 8004a76:	2339      	movs	r3, #57	; 0x39
 8004a78:	9a04      	ldr	r2, [sp, #16]
 8004a7a:	7013      	strb	r3, [r2, #0]
 8004a7c:	463b      	mov	r3, r7
 8004a7e:	461f      	mov	r7, r3
 8004a80:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004a84:	3b01      	subs	r3, #1
 8004a86:	2a39      	cmp	r2, #57	; 0x39
 8004a88:	d050      	beq.n	8004b2c <_dtoa_r+0xb74>
 8004a8a:	3201      	adds	r2, #1
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	e747      	b.n	8004920 <_dtoa_r+0x968>
 8004a90:	2a00      	cmp	r2, #0
 8004a92:	dd03      	ble.n	8004a9c <_dtoa_r+0xae4>
 8004a94:	2b39      	cmp	r3, #57	; 0x39
 8004a96:	d0ee      	beq.n	8004a76 <_dtoa_r+0xabe>
 8004a98:	3301      	adds	r3, #1
 8004a9a:	e7c7      	b.n	8004a2c <_dtoa_r+0xa74>
 8004a9c:	9a08      	ldr	r2, [sp, #32]
 8004a9e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004aa0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004aa4:	428a      	cmp	r2, r1
 8004aa6:	d02a      	beq.n	8004afe <_dtoa_r+0xb46>
 8004aa8:	4659      	mov	r1, fp
 8004aaa:	2300      	movs	r3, #0
 8004aac:	220a      	movs	r2, #10
 8004aae:	4628      	mov	r0, r5
 8004ab0:	f000 f8fa 	bl	8004ca8 <__multadd>
 8004ab4:	45b0      	cmp	r8, r6
 8004ab6:	4683      	mov	fp, r0
 8004ab8:	f04f 0300 	mov.w	r3, #0
 8004abc:	f04f 020a 	mov.w	r2, #10
 8004ac0:	4641      	mov	r1, r8
 8004ac2:	4628      	mov	r0, r5
 8004ac4:	d107      	bne.n	8004ad6 <_dtoa_r+0xb1e>
 8004ac6:	f000 f8ef 	bl	8004ca8 <__multadd>
 8004aca:	4680      	mov	r8, r0
 8004acc:	4606      	mov	r6, r0
 8004ace:	9b08      	ldr	r3, [sp, #32]
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	9308      	str	r3, [sp, #32]
 8004ad4:	e775      	b.n	80049c2 <_dtoa_r+0xa0a>
 8004ad6:	f000 f8e7 	bl	8004ca8 <__multadd>
 8004ada:	4631      	mov	r1, r6
 8004adc:	4680      	mov	r8, r0
 8004ade:	2300      	movs	r3, #0
 8004ae0:	220a      	movs	r2, #10
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	f000 f8e0 	bl	8004ca8 <__multadd>
 8004ae8:	4606      	mov	r6, r0
 8004aea:	e7f0      	b.n	8004ace <_dtoa_r+0xb16>
 8004aec:	f1b9 0f00 	cmp.w	r9, #0
 8004af0:	bfcc      	ite	gt
 8004af2:	464f      	movgt	r7, r9
 8004af4:	2701      	movle	r7, #1
 8004af6:	f04f 0800 	mov.w	r8, #0
 8004afa:	9a03      	ldr	r2, [sp, #12]
 8004afc:	4417      	add	r7, r2
 8004afe:	4659      	mov	r1, fp
 8004b00:	2201      	movs	r2, #1
 8004b02:	4628      	mov	r0, r5
 8004b04:	9308      	str	r3, [sp, #32]
 8004b06:	f000 fa7b 	bl	8005000 <__lshift>
 8004b0a:	4621      	mov	r1, r4
 8004b0c:	4683      	mov	fp, r0
 8004b0e:	f000 fae7 	bl	80050e0 <__mcmp>
 8004b12:	2800      	cmp	r0, #0
 8004b14:	dcb2      	bgt.n	8004a7c <_dtoa_r+0xac4>
 8004b16:	d102      	bne.n	8004b1e <_dtoa_r+0xb66>
 8004b18:	9b08      	ldr	r3, [sp, #32]
 8004b1a:	07db      	lsls	r3, r3, #31
 8004b1c:	d4ae      	bmi.n	8004a7c <_dtoa_r+0xac4>
 8004b1e:	463b      	mov	r3, r7
 8004b20:	461f      	mov	r7, r3
 8004b22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004b26:	2a30      	cmp	r2, #48	; 0x30
 8004b28:	d0fa      	beq.n	8004b20 <_dtoa_r+0xb68>
 8004b2a:	e6f9      	b.n	8004920 <_dtoa_r+0x968>
 8004b2c:	9a03      	ldr	r2, [sp, #12]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d1a5      	bne.n	8004a7e <_dtoa_r+0xac6>
 8004b32:	2331      	movs	r3, #49	; 0x31
 8004b34:	f10a 0a01 	add.w	sl, sl, #1
 8004b38:	e779      	b.n	8004a2e <_dtoa_r+0xa76>
 8004b3a:	4b14      	ldr	r3, [pc, #80]	; (8004b8c <_dtoa_r+0xbd4>)
 8004b3c:	f7ff baa8 	b.w	8004090 <_dtoa_r+0xd8>
 8004b40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f47f aa81 	bne.w	800404a <_dtoa_r+0x92>
 8004b48:	4b11      	ldr	r3, [pc, #68]	; (8004b90 <_dtoa_r+0xbd8>)
 8004b4a:	f7ff baa1 	b.w	8004090 <_dtoa_r+0xd8>
 8004b4e:	f1b9 0f00 	cmp.w	r9, #0
 8004b52:	dc03      	bgt.n	8004b5c <_dtoa_r+0xba4>
 8004b54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	f73f aecb 	bgt.w	80048f2 <_dtoa_r+0x93a>
 8004b5c:	9f03      	ldr	r7, [sp, #12]
 8004b5e:	4621      	mov	r1, r4
 8004b60:	4658      	mov	r0, fp
 8004b62:	f7ff f99d 	bl	8003ea0 <quorem>
 8004b66:	9a03      	ldr	r2, [sp, #12]
 8004b68:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004b6c:	f807 3b01 	strb.w	r3, [r7], #1
 8004b70:	1aba      	subs	r2, r7, r2
 8004b72:	4591      	cmp	r9, r2
 8004b74:	ddba      	ble.n	8004aec <_dtoa_r+0xb34>
 8004b76:	4659      	mov	r1, fp
 8004b78:	2300      	movs	r3, #0
 8004b7a:	220a      	movs	r2, #10
 8004b7c:	4628      	mov	r0, r5
 8004b7e:	f000 f893 	bl	8004ca8 <__multadd>
 8004b82:	4683      	mov	fp, r0
 8004b84:	e7eb      	b.n	8004b5e <_dtoa_r+0xba6>
 8004b86:	bf00      	nop
 8004b88:	08006823 	.word	0x08006823
 8004b8c:	08006780 	.word	0x08006780
 8004b90:	080067a4 	.word	0x080067a4

08004b94 <_localeconv_r>:
 8004b94:	4800      	ldr	r0, [pc, #0]	; (8004b98 <_localeconv_r+0x4>)
 8004b96:	4770      	bx	lr
 8004b98:	20000160 	.word	0x20000160

08004b9c <malloc>:
 8004b9c:	4b02      	ldr	r3, [pc, #8]	; (8004ba8 <malloc+0xc>)
 8004b9e:	4601      	mov	r1, r0
 8004ba0:	6818      	ldr	r0, [r3, #0]
 8004ba2:	f000 bc1d 	b.w	80053e0 <_malloc_r>
 8004ba6:	bf00      	nop
 8004ba8:	2000000c 	.word	0x2000000c

08004bac <memchr>:
 8004bac:	4603      	mov	r3, r0
 8004bae:	b510      	push	{r4, lr}
 8004bb0:	b2c9      	uxtb	r1, r1
 8004bb2:	4402      	add	r2, r0
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	d101      	bne.n	8004bbe <memchr+0x12>
 8004bba:	2000      	movs	r0, #0
 8004bbc:	e003      	b.n	8004bc6 <memchr+0x1a>
 8004bbe:	7804      	ldrb	r4, [r0, #0]
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	428c      	cmp	r4, r1
 8004bc4:	d1f6      	bne.n	8004bb4 <memchr+0x8>
 8004bc6:	bd10      	pop	{r4, pc}

08004bc8 <memcpy>:
 8004bc8:	440a      	add	r2, r1
 8004bca:	4291      	cmp	r1, r2
 8004bcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bd0:	d100      	bne.n	8004bd4 <memcpy+0xc>
 8004bd2:	4770      	bx	lr
 8004bd4:	b510      	push	{r4, lr}
 8004bd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bda:	4291      	cmp	r1, r2
 8004bdc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004be0:	d1f9      	bne.n	8004bd6 <memcpy+0xe>
 8004be2:	bd10      	pop	{r4, pc}

08004be4 <_Balloc>:
 8004be4:	b570      	push	{r4, r5, r6, lr}
 8004be6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004be8:	4604      	mov	r4, r0
 8004bea:	460d      	mov	r5, r1
 8004bec:	b976      	cbnz	r6, 8004c0c <_Balloc+0x28>
 8004bee:	2010      	movs	r0, #16
 8004bf0:	f7ff ffd4 	bl	8004b9c <malloc>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	6260      	str	r0, [r4, #36]	; 0x24
 8004bf8:	b920      	cbnz	r0, 8004c04 <_Balloc+0x20>
 8004bfa:	2166      	movs	r1, #102	; 0x66
 8004bfc:	4b17      	ldr	r3, [pc, #92]	; (8004c5c <_Balloc+0x78>)
 8004bfe:	4818      	ldr	r0, [pc, #96]	; (8004c60 <_Balloc+0x7c>)
 8004c00:	f000 fdce 	bl	80057a0 <__assert_func>
 8004c04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004c08:	6006      	str	r6, [r0, #0]
 8004c0a:	60c6      	str	r6, [r0, #12]
 8004c0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004c0e:	68f3      	ldr	r3, [r6, #12]
 8004c10:	b183      	cbz	r3, 8004c34 <_Balloc+0x50>
 8004c12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004c1a:	b9b8      	cbnz	r0, 8004c4c <_Balloc+0x68>
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	fa01 f605 	lsl.w	r6, r1, r5
 8004c22:	1d72      	adds	r2, r6, #5
 8004c24:	4620      	mov	r0, r4
 8004c26:	0092      	lsls	r2, r2, #2
 8004c28:	f000 fb5e 	bl	80052e8 <_calloc_r>
 8004c2c:	b160      	cbz	r0, 8004c48 <_Balloc+0x64>
 8004c2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004c32:	e00e      	b.n	8004c52 <_Balloc+0x6e>
 8004c34:	2221      	movs	r2, #33	; 0x21
 8004c36:	2104      	movs	r1, #4
 8004c38:	4620      	mov	r0, r4
 8004c3a:	f000 fb55 	bl	80052e8 <_calloc_r>
 8004c3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c40:	60f0      	str	r0, [r6, #12]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e4      	bne.n	8004c12 <_Balloc+0x2e>
 8004c48:	2000      	movs	r0, #0
 8004c4a:	bd70      	pop	{r4, r5, r6, pc}
 8004c4c:	6802      	ldr	r2, [r0, #0]
 8004c4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004c52:	2300      	movs	r3, #0
 8004c54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004c58:	e7f7      	b.n	8004c4a <_Balloc+0x66>
 8004c5a:	bf00      	nop
 8004c5c:	080067b1 	.word	0x080067b1
 8004c60:	08006834 	.word	0x08006834

08004c64 <_Bfree>:
 8004c64:	b570      	push	{r4, r5, r6, lr}
 8004c66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004c68:	4605      	mov	r5, r0
 8004c6a:	460c      	mov	r4, r1
 8004c6c:	b976      	cbnz	r6, 8004c8c <_Bfree+0x28>
 8004c6e:	2010      	movs	r0, #16
 8004c70:	f7ff ff94 	bl	8004b9c <malloc>
 8004c74:	4602      	mov	r2, r0
 8004c76:	6268      	str	r0, [r5, #36]	; 0x24
 8004c78:	b920      	cbnz	r0, 8004c84 <_Bfree+0x20>
 8004c7a:	218a      	movs	r1, #138	; 0x8a
 8004c7c:	4b08      	ldr	r3, [pc, #32]	; (8004ca0 <_Bfree+0x3c>)
 8004c7e:	4809      	ldr	r0, [pc, #36]	; (8004ca4 <_Bfree+0x40>)
 8004c80:	f000 fd8e 	bl	80057a0 <__assert_func>
 8004c84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004c88:	6006      	str	r6, [r0, #0]
 8004c8a:	60c6      	str	r6, [r0, #12]
 8004c8c:	b13c      	cbz	r4, 8004c9e <_Bfree+0x3a>
 8004c8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c90:	6862      	ldr	r2, [r4, #4]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c98:	6021      	str	r1, [r4, #0]
 8004c9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004c9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ca0:	080067b1 	.word	0x080067b1
 8004ca4:	08006834 	.word	0x08006834

08004ca8 <__multadd>:
 8004ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cac:	4607      	mov	r7, r0
 8004cae:	460c      	mov	r4, r1
 8004cb0:	461e      	mov	r6, r3
 8004cb2:	2000      	movs	r0, #0
 8004cb4:	690d      	ldr	r5, [r1, #16]
 8004cb6:	f101 0c14 	add.w	ip, r1, #20
 8004cba:	f8dc 3000 	ldr.w	r3, [ip]
 8004cbe:	3001      	adds	r0, #1
 8004cc0:	b299      	uxth	r1, r3
 8004cc2:	fb02 6101 	mla	r1, r2, r1, r6
 8004cc6:	0c1e      	lsrs	r6, r3, #16
 8004cc8:	0c0b      	lsrs	r3, r1, #16
 8004cca:	fb02 3306 	mla	r3, r2, r6, r3
 8004cce:	b289      	uxth	r1, r1
 8004cd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004cd4:	4285      	cmp	r5, r0
 8004cd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004cda:	f84c 1b04 	str.w	r1, [ip], #4
 8004cde:	dcec      	bgt.n	8004cba <__multadd+0x12>
 8004ce0:	b30e      	cbz	r6, 8004d26 <__multadd+0x7e>
 8004ce2:	68a3      	ldr	r3, [r4, #8]
 8004ce4:	42ab      	cmp	r3, r5
 8004ce6:	dc19      	bgt.n	8004d1c <__multadd+0x74>
 8004ce8:	6861      	ldr	r1, [r4, #4]
 8004cea:	4638      	mov	r0, r7
 8004cec:	3101      	adds	r1, #1
 8004cee:	f7ff ff79 	bl	8004be4 <_Balloc>
 8004cf2:	4680      	mov	r8, r0
 8004cf4:	b928      	cbnz	r0, 8004d02 <__multadd+0x5a>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	21b5      	movs	r1, #181	; 0xb5
 8004cfa:	4b0c      	ldr	r3, [pc, #48]	; (8004d2c <__multadd+0x84>)
 8004cfc:	480c      	ldr	r0, [pc, #48]	; (8004d30 <__multadd+0x88>)
 8004cfe:	f000 fd4f 	bl	80057a0 <__assert_func>
 8004d02:	6922      	ldr	r2, [r4, #16]
 8004d04:	f104 010c 	add.w	r1, r4, #12
 8004d08:	3202      	adds	r2, #2
 8004d0a:	0092      	lsls	r2, r2, #2
 8004d0c:	300c      	adds	r0, #12
 8004d0e:	f7ff ff5b 	bl	8004bc8 <memcpy>
 8004d12:	4621      	mov	r1, r4
 8004d14:	4638      	mov	r0, r7
 8004d16:	f7ff ffa5 	bl	8004c64 <_Bfree>
 8004d1a:	4644      	mov	r4, r8
 8004d1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004d20:	3501      	adds	r5, #1
 8004d22:	615e      	str	r6, [r3, #20]
 8004d24:	6125      	str	r5, [r4, #16]
 8004d26:	4620      	mov	r0, r4
 8004d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d2c:	08006823 	.word	0x08006823
 8004d30:	08006834 	.word	0x08006834

08004d34 <__hi0bits>:
 8004d34:	0c02      	lsrs	r2, r0, #16
 8004d36:	0412      	lsls	r2, r2, #16
 8004d38:	4603      	mov	r3, r0
 8004d3a:	b9ca      	cbnz	r2, 8004d70 <__hi0bits+0x3c>
 8004d3c:	0403      	lsls	r3, r0, #16
 8004d3e:	2010      	movs	r0, #16
 8004d40:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004d44:	bf04      	itt	eq
 8004d46:	021b      	lsleq	r3, r3, #8
 8004d48:	3008      	addeq	r0, #8
 8004d4a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004d4e:	bf04      	itt	eq
 8004d50:	011b      	lsleq	r3, r3, #4
 8004d52:	3004      	addeq	r0, #4
 8004d54:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004d58:	bf04      	itt	eq
 8004d5a:	009b      	lsleq	r3, r3, #2
 8004d5c:	3002      	addeq	r0, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	db05      	blt.n	8004d6e <__hi0bits+0x3a>
 8004d62:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004d66:	f100 0001 	add.w	r0, r0, #1
 8004d6a:	bf08      	it	eq
 8004d6c:	2020      	moveq	r0, #32
 8004d6e:	4770      	bx	lr
 8004d70:	2000      	movs	r0, #0
 8004d72:	e7e5      	b.n	8004d40 <__hi0bits+0xc>

08004d74 <__lo0bits>:
 8004d74:	6803      	ldr	r3, [r0, #0]
 8004d76:	4602      	mov	r2, r0
 8004d78:	f013 0007 	ands.w	r0, r3, #7
 8004d7c:	d00b      	beq.n	8004d96 <__lo0bits+0x22>
 8004d7e:	07d9      	lsls	r1, r3, #31
 8004d80:	d421      	bmi.n	8004dc6 <__lo0bits+0x52>
 8004d82:	0798      	lsls	r0, r3, #30
 8004d84:	bf49      	itett	mi
 8004d86:	085b      	lsrmi	r3, r3, #1
 8004d88:	089b      	lsrpl	r3, r3, #2
 8004d8a:	2001      	movmi	r0, #1
 8004d8c:	6013      	strmi	r3, [r2, #0]
 8004d8e:	bf5c      	itt	pl
 8004d90:	2002      	movpl	r0, #2
 8004d92:	6013      	strpl	r3, [r2, #0]
 8004d94:	4770      	bx	lr
 8004d96:	b299      	uxth	r1, r3
 8004d98:	b909      	cbnz	r1, 8004d9e <__lo0bits+0x2a>
 8004d9a:	2010      	movs	r0, #16
 8004d9c:	0c1b      	lsrs	r3, r3, #16
 8004d9e:	b2d9      	uxtb	r1, r3
 8004da0:	b909      	cbnz	r1, 8004da6 <__lo0bits+0x32>
 8004da2:	3008      	adds	r0, #8
 8004da4:	0a1b      	lsrs	r3, r3, #8
 8004da6:	0719      	lsls	r1, r3, #28
 8004da8:	bf04      	itt	eq
 8004daa:	091b      	lsreq	r3, r3, #4
 8004dac:	3004      	addeq	r0, #4
 8004dae:	0799      	lsls	r1, r3, #30
 8004db0:	bf04      	itt	eq
 8004db2:	089b      	lsreq	r3, r3, #2
 8004db4:	3002      	addeq	r0, #2
 8004db6:	07d9      	lsls	r1, r3, #31
 8004db8:	d403      	bmi.n	8004dc2 <__lo0bits+0x4e>
 8004dba:	085b      	lsrs	r3, r3, #1
 8004dbc:	f100 0001 	add.w	r0, r0, #1
 8004dc0:	d003      	beq.n	8004dca <__lo0bits+0x56>
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	4770      	bx	lr
 8004dc6:	2000      	movs	r0, #0
 8004dc8:	4770      	bx	lr
 8004dca:	2020      	movs	r0, #32
 8004dcc:	4770      	bx	lr
	...

08004dd0 <__i2b>:
 8004dd0:	b510      	push	{r4, lr}
 8004dd2:	460c      	mov	r4, r1
 8004dd4:	2101      	movs	r1, #1
 8004dd6:	f7ff ff05 	bl	8004be4 <_Balloc>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	b928      	cbnz	r0, 8004dea <__i2b+0x1a>
 8004dde:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004de2:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <__i2b+0x24>)
 8004de4:	4804      	ldr	r0, [pc, #16]	; (8004df8 <__i2b+0x28>)
 8004de6:	f000 fcdb 	bl	80057a0 <__assert_func>
 8004dea:	2301      	movs	r3, #1
 8004dec:	6144      	str	r4, [r0, #20]
 8004dee:	6103      	str	r3, [r0, #16]
 8004df0:	bd10      	pop	{r4, pc}
 8004df2:	bf00      	nop
 8004df4:	08006823 	.word	0x08006823
 8004df8:	08006834 	.word	0x08006834

08004dfc <__multiply>:
 8004dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e00:	4691      	mov	r9, r2
 8004e02:	690a      	ldr	r2, [r1, #16]
 8004e04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004e08:	460c      	mov	r4, r1
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	bfbe      	ittt	lt
 8004e0e:	460b      	movlt	r3, r1
 8004e10:	464c      	movlt	r4, r9
 8004e12:	4699      	movlt	r9, r3
 8004e14:	6927      	ldr	r7, [r4, #16]
 8004e16:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004e1a:	68a3      	ldr	r3, [r4, #8]
 8004e1c:	6861      	ldr	r1, [r4, #4]
 8004e1e:	eb07 060a 	add.w	r6, r7, sl
 8004e22:	42b3      	cmp	r3, r6
 8004e24:	b085      	sub	sp, #20
 8004e26:	bfb8      	it	lt
 8004e28:	3101      	addlt	r1, #1
 8004e2a:	f7ff fedb 	bl	8004be4 <_Balloc>
 8004e2e:	b930      	cbnz	r0, 8004e3e <__multiply+0x42>
 8004e30:	4602      	mov	r2, r0
 8004e32:	f240 115d 	movw	r1, #349	; 0x15d
 8004e36:	4b43      	ldr	r3, [pc, #268]	; (8004f44 <__multiply+0x148>)
 8004e38:	4843      	ldr	r0, [pc, #268]	; (8004f48 <__multiply+0x14c>)
 8004e3a:	f000 fcb1 	bl	80057a0 <__assert_func>
 8004e3e:	f100 0514 	add.w	r5, r0, #20
 8004e42:	462b      	mov	r3, r5
 8004e44:	2200      	movs	r2, #0
 8004e46:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004e4a:	4543      	cmp	r3, r8
 8004e4c:	d321      	bcc.n	8004e92 <__multiply+0x96>
 8004e4e:	f104 0314 	add.w	r3, r4, #20
 8004e52:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004e56:	f109 0314 	add.w	r3, r9, #20
 8004e5a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004e5e:	9202      	str	r2, [sp, #8]
 8004e60:	1b3a      	subs	r2, r7, r4
 8004e62:	3a15      	subs	r2, #21
 8004e64:	f022 0203 	bic.w	r2, r2, #3
 8004e68:	3204      	adds	r2, #4
 8004e6a:	f104 0115 	add.w	r1, r4, #21
 8004e6e:	428f      	cmp	r7, r1
 8004e70:	bf38      	it	cc
 8004e72:	2204      	movcc	r2, #4
 8004e74:	9201      	str	r2, [sp, #4]
 8004e76:	9a02      	ldr	r2, [sp, #8]
 8004e78:	9303      	str	r3, [sp, #12]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d80c      	bhi.n	8004e98 <__multiply+0x9c>
 8004e7e:	2e00      	cmp	r6, #0
 8004e80:	dd03      	ble.n	8004e8a <__multiply+0x8e>
 8004e82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d059      	beq.n	8004f3e <__multiply+0x142>
 8004e8a:	6106      	str	r6, [r0, #16]
 8004e8c:	b005      	add	sp, #20
 8004e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e92:	f843 2b04 	str.w	r2, [r3], #4
 8004e96:	e7d8      	b.n	8004e4a <__multiply+0x4e>
 8004e98:	f8b3 a000 	ldrh.w	sl, [r3]
 8004e9c:	f1ba 0f00 	cmp.w	sl, #0
 8004ea0:	d023      	beq.n	8004eea <__multiply+0xee>
 8004ea2:	46a9      	mov	r9, r5
 8004ea4:	f04f 0c00 	mov.w	ip, #0
 8004ea8:	f104 0e14 	add.w	lr, r4, #20
 8004eac:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004eb0:	f8d9 1000 	ldr.w	r1, [r9]
 8004eb4:	fa1f fb82 	uxth.w	fp, r2
 8004eb8:	b289      	uxth	r1, r1
 8004eba:	fb0a 110b 	mla	r1, sl, fp, r1
 8004ebe:	4461      	add	r1, ip
 8004ec0:	f8d9 c000 	ldr.w	ip, [r9]
 8004ec4:	0c12      	lsrs	r2, r2, #16
 8004ec6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004eca:	fb0a c202 	mla	r2, sl, r2, ip
 8004ece:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004ed2:	b289      	uxth	r1, r1
 8004ed4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004ed8:	4577      	cmp	r7, lr
 8004eda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004ede:	f849 1b04 	str.w	r1, [r9], #4
 8004ee2:	d8e3      	bhi.n	8004eac <__multiply+0xb0>
 8004ee4:	9a01      	ldr	r2, [sp, #4]
 8004ee6:	f845 c002 	str.w	ip, [r5, r2]
 8004eea:	9a03      	ldr	r2, [sp, #12]
 8004eec:	3304      	adds	r3, #4
 8004eee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004ef2:	f1b9 0f00 	cmp.w	r9, #0
 8004ef6:	d020      	beq.n	8004f3a <__multiply+0x13e>
 8004ef8:	46ae      	mov	lr, r5
 8004efa:	f04f 0a00 	mov.w	sl, #0
 8004efe:	6829      	ldr	r1, [r5, #0]
 8004f00:	f104 0c14 	add.w	ip, r4, #20
 8004f04:	f8bc b000 	ldrh.w	fp, [ip]
 8004f08:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004f0c:	b289      	uxth	r1, r1
 8004f0e:	fb09 220b 	mla	r2, r9, fp, r2
 8004f12:	4492      	add	sl, r2
 8004f14:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004f18:	f84e 1b04 	str.w	r1, [lr], #4
 8004f1c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004f20:	f8be 1000 	ldrh.w	r1, [lr]
 8004f24:	0c12      	lsrs	r2, r2, #16
 8004f26:	fb09 1102 	mla	r1, r9, r2, r1
 8004f2a:	4567      	cmp	r7, ip
 8004f2c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8004f30:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004f34:	d8e6      	bhi.n	8004f04 <__multiply+0x108>
 8004f36:	9a01      	ldr	r2, [sp, #4]
 8004f38:	50a9      	str	r1, [r5, r2]
 8004f3a:	3504      	adds	r5, #4
 8004f3c:	e79b      	b.n	8004e76 <__multiply+0x7a>
 8004f3e:	3e01      	subs	r6, #1
 8004f40:	e79d      	b.n	8004e7e <__multiply+0x82>
 8004f42:	bf00      	nop
 8004f44:	08006823 	.word	0x08006823
 8004f48:	08006834 	.word	0x08006834

08004f4c <__pow5mult>:
 8004f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f50:	4615      	mov	r5, r2
 8004f52:	f012 0203 	ands.w	r2, r2, #3
 8004f56:	4606      	mov	r6, r0
 8004f58:	460f      	mov	r7, r1
 8004f5a:	d007      	beq.n	8004f6c <__pow5mult+0x20>
 8004f5c:	4c25      	ldr	r4, [pc, #148]	; (8004ff4 <__pow5mult+0xa8>)
 8004f5e:	3a01      	subs	r2, #1
 8004f60:	2300      	movs	r3, #0
 8004f62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004f66:	f7ff fe9f 	bl	8004ca8 <__multadd>
 8004f6a:	4607      	mov	r7, r0
 8004f6c:	10ad      	asrs	r5, r5, #2
 8004f6e:	d03d      	beq.n	8004fec <__pow5mult+0xa0>
 8004f70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004f72:	b97c      	cbnz	r4, 8004f94 <__pow5mult+0x48>
 8004f74:	2010      	movs	r0, #16
 8004f76:	f7ff fe11 	bl	8004b9c <malloc>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	6270      	str	r0, [r6, #36]	; 0x24
 8004f7e:	b928      	cbnz	r0, 8004f8c <__pow5mult+0x40>
 8004f80:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004f84:	4b1c      	ldr	r3, [pc, #112]	; (8004ff8 <__pow5mult+0xac>)
 8004f86:	481d      	ldr	r0, [pc, #116]	; (8004ffc <__pow5mult+0xb0>)
 8004f88:	f000 fc0a 	bl	80057a0 <__assert_func>
 8004f8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004f90:	6004      	str	r4, [r0, #0]
 8004f92:	60c4      	str	r4, [r0, #12]
 8004f94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004f98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004f9c:	b94c      	cbnz	r4, 8004fb2 <__pow5mult+0x66>
 8004f9e:	f240 2171 	movw	r1, #625	; 0x271
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	f7ff ff14 	bl	8004dd0 <__i2b>
 8004fa8:	2300      	movs	r3, #0
 8004faa:	4604      	mov	r4, r0
 8004fac:	f8c8 0008 	str.w	r0, [r8, #8]
 8004fb0:	6003      	str	r3, [r0, #0]
 8004fb2:	f04f 0900 	mov.w	r9, #0
 8004fb6:	07eb      	lsls	r3, r5, #31
 8004fb8:	d50a      	bpl.n	8004fd0 <__pow5mult+0x84>
 8004fba:	4639      	mov	r1, r7
 8004fbc:	4622      	mov	r2, r4
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	f7ff ff1c 	bl	8004dfc <__multiply>
 8004fc4:	4680      	mov	r8, r0
 8004fc6:	4639      	mov	r1, r7
 8004fc8:	4630      	mov	r0, r6
 8004fca:	f7ff fe4b 	bl	8004c64 <_Bfree>
 8004fce:	4647      	mov	r7, r8
 8004fd0:	106d      	asrs	r5, r5, #1
 8004fd2:	d00b      	beq.n	8004fec <__pow5mult+0xa0>
 8004fd4:	6820      	ldr	r0, [r4, #0]
 8004fd6:	b938      	cbnz	r0, 8004fe8 <__pow5mult+0x9c>
 8004fd8:	4622      	mov	r2, r4
 8004fda:	4621      	mov	r1, r4
 8004fdc:	4630      	mov	r0, r6
 8004fde:	f7ff ff0d 	bl	8004dfc <__multiply>
 8004fe2:	6020      	str	r0, [r4, #0]
 8004fe4:	f8c0 9000 	str.w	r9, [r0]
 8004fe8:	4604      	mov	r4, r0
 8004fea:	e7e4      	b.n	8004fb6 <__pow5mult+0x6a>
 8004fec:	4638      	mov	r0, r7
 8004fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ff2:	bf00      	nop
 8004ff4:	08006980 	.word	0x08006980
 8004ff8:	080067b1 	.word	0x080067b1
 8004ffc:	08006834 	.word	0x08006834

08005000 <__lshift>:
 8005000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005004:	460c      	mov	r4, r1
 8005006:	4607      	mov	r7, r0
 8005008:	4691      	mov	r9, r2
 800500a:	6923      	ldr	r3, [r4, #16]
 800500c:	6849      	ldr	r1, [r1, #4]
 800500e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005012:	68a3      	ldr	r3, [r4, #8]
 8005014:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005018:	f108 0601 	add.w	r6, r8, #1
 800501c:	42b3      	cmp	r3, r6
 800501e:	db0b      	blt.n	8005038 <__lshift+0x38>
 8005020:	4638      	mov	r0, r7
 8005022:	f7ff fddf 	bl	8004be4 <_Balloc>
 8005026:	4605      	mov	r5, r0
 8005028:	b948      	cbnz	r0, 800503e <__lshift+0x3e>
 800502a:	4602      	mov	r2, r0
 800502c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005030:	4b29      	ldr	r3, [pc, #164]	; (80050d8 <__lshift+0xd8>)
 8005032:	482a      	ldr	r0, [pc, #168]	; (80050dc <__lshift+0xdc>)
 8005034:	f000 fbb4 	bl	80057a0 <__assert_func>
 8005038:	3101      	adds	r1, #1
 800503a:	005b      	lsls	r3, r3, #1
 800503c:	e7ee      	b.n	800501c <__lshift+0x1c>
 800503e:	2300      	movs	r3, #0
 8005040:	f100 0114 	add.w	r1, r0, #20
 8005044:	f100 0210 	add.w	r2, r0, #16
 8005048:	4618      	mov	r0, r3
 800504a:	4553      	cmp	r3, sl
 800504c:	db37      	blt.n	80050be <__lshift+0xbe>
 800504e:	6920      	ldr	r0, [r4, #16]
 8005050:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005054:	f104 0314 	add.w	r3, r4, #20
 8005058:	f019 091f 	ands.w	r9, r9, #31
 800505c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005060:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005064:	d02f      	beq.n	80050c6 <__lshift+0xc6>
 8005066:	468a      	mov	sl, r1
 8005068:	f04f 0c00 	mov.w	ip, #0
 800506c:	f1c9 0e20 	rsb	lr, r9, #32
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	fa02 f209 	lsl.w	r2, r2, r9
 8005076:	ea42 020c 	orr.w	r2, r2, ip
 800507a:	f84a 2b04 	str.w	r2, [sl], #4
 800507e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005082:	4298      	cmp	r0, r3
 8005084:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005088:	d8f2      	bhi.n	8005070 <__lshift+0x70>
 800508a:	1b03      	subs	r3, r0, r4
 800508c:	3b15      	subs	r3, #21
 800508e:	f023 0303 	bic.w	r3, r3, #3
 8005092:	3304      	adds	r3, #4
 8005094:	f104 0215 	add.w	r2, r4, #21
 8005098:	4290      	cmp	r0, r2
 800509a:	bf38      	it	cc
 800509c:	2304      	movcc	r3, #4
 800509e:	f841 c003 	str.w	ip, [r1, r3]
 80050a2:	f1bc 0f00 	cmp.w	ip, #0
 80050a6:	d001      	beq.n	80050ac <__lshift+0xac>
 80050a8:	f108 0602 	add.w	r6, r8, #2
 80050ac:	3e01      	subs	r6, #1
 80050ae:	4638      	mov	r0, r7
 80050b0:	4621      	mov	r1, r4
 80050b2:	612e      	str	r6, [r5, #16]
 80050b4:	f7ff fdd6 	bl	8004c64 <_Bfree>
 80050b8:	4628      	mov	r0, r5
 80050ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050be:	f842 0f04 	str.w	r0, [r2, #4]!
 80050c2:	3301      	adds	r3, #1
 80050c4:	e7c1      	b.n	800504a <__lshift+0x4a>
 80050c6:	3904      	subs	r1, #4
 80050c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80050cc:	4298      	cmp	r0, r3
 80050ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80050d2:	d8f9      	bhi.n	80050c8 <__lshift+0xc8>
 80050d4:	e7ea      	b.n	80050ac <__lshift+0xac>
 80050d6:	bf00      	nop
 80050d8:	08006823 	.word	0x08006823
 80050dc:	08006834 	.word	0x08006834

080050e0 <__mcmp>:
 80050e0:	4603      	mov	r3, r0
 80050e2:	690a      	ldr	r2, [r1, #16]
 80050e4:	6900      	ldr	r0, [r0, #16]
 80050e6:	b530      	push	{r4, r5, lr}
 80050e8:	1a80      	subs	r0, r0, r2
 80050ea:	d10d      	bne.n	8005108 <__mcmp+0x28>
 80050ec:	3314      	adds	r3, #20
 80050ee:	3114      	adds	r1, #20
 80050f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80050f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80050f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80050fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005100:	4295      	cmp	r5, r2
 8005102:	d002      	beq.n	800510a <__mcmp+0x2a>
 8005104:	d304      	bcc.n	8005110 <__mcmp+0x30>
 8005106:	2001      	movs	r0, #1
 8005108:	bd30      	pop	{r4, r5, pc}
 800510a:	42a3      	cmp	r3, r4
 800510c:	d3f4      	bcc.n	80050f8 <__mcmp+0x18>
 800510e:	e7fb      	b.n	8005108 <__mcmp+0x28>
 8005110:	f04f 30ff 	mov.w	r0, #4294967295
 8005114:	e7f8      	b.n	8005108 <__mcmp+0x28>
	...

08005118 <__mdiff>:
 8005118:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800511c:	460d      	mov	r5, r1
 800511e:	4607      	mov	r7, r0
 8005120:	4611      	mov	r1, r2
 8005122:	4628      	mov	r0, r5
 8005124:	4614      	mov	r4, r2
 8005126:	f7ff ffdb 	bl	80050e0 <__mcmp>
 800512a:	1e06      	subs	r6, r0, #0
 800512c:	d111      	bne.n	8005152 <__mdiff+0x3a>
 800512e:	4631      	mov	r1, r6
 8005130:	4638      	mov	r0, r7
 8005132:	f7ff fd57 	bl	8004be4 <_Balloc>
 8005136:	4602      	mov	r2, r0
 8005138:	b928      	cbnz	r0, 8005146 <__mdiff+0x2e>
 800513a:	f240 2132 	movw	r1, #562	; 0x232
 800513e:	4b3a      	ldr	r3, [pc, #232]	; (8005228 <__mdiff+0x110>)
 8005140:	483a      	ldr	r0, [pc, #232]	; (800522c <__mdiff+0x114>)
 8005142:	f000 fb2d 	bl	80057a0 <__assert_func>
 8005146:	2301      	movs	r3, #1
 8005148:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800514c:	4610      	mov	r0, r2
 800514e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005152:	bfa4      	itt	ge
 8005154:	4623      	movge	r3, r4
 8005156:	462c      	movge	r4, r5
 8005158:	4638      	mov	r0, r7
 800515a:	6861      	ldr	r1, [r4, #4]
 800515c:	bfa6      	itte	ge
 800515e:	461d      	movge	r5, r3
 8005160:	2600      	movge	r6, #0
 8005162:	2601      	movlt	r6, #1
 8005164:	f7ff fd3e 	bl	8004be4 <_Balloc>
 8005168:	4602      	mov	r2, r0
 800516a:	b918      	cbnz	r0, 8005174 <__mdiff+0x5c>
 800516c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005170:	4b2d      	ldr	r3, [pc, #180]	; (8005228 <__mdiff+0x110>)
 8005172:	e7e5      	b.n	8005140 <__mdiff+0x28>
 8005174:	f102 0814 	add.w	r8, r2, #20
 8005178:	46c2      	mov	sl, r8
 800517a:	f04f 0c00 	mov.w	ip, #0
 800517e:	6927      	ldr	r7, [r4, #16]
 8005180:	60c6      	str	r6, [r0, #12]
 8005182:	692e      	ldr	r6, [r5, #16]
 8005184:	f104 0014 	add.w	r0, r4, #20
 8005188:	f105 0914 	add.w	r9, r5, #20
 800518c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005190:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005194:	3410      	adds	r4, #16
 8005196:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800519a:	f859 3b04 	ldr.w	r3, [r9], #4
 800519e:	fa1f f18b 	uxth.w	r1, fp
 80051a2:	448c      	add	ip, r1
 80051a4:	b299      	uxth	r1, r3
 80051a6:	0c1b      	lsrs	r3, r3, #16
 80051a8:	ebac 0101 	sub.w	r1, ip, r1
 80051ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80051b0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80051b4:	b289      	uxth	r1, r1
 80051b6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80051ba:	454e      	cmp	r6, r9
 80051bc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80051c0:	f84a 3b04 	str.w	r3, [sl], #4
 80051c4:	d8e7      	bhi.n	8005196 <__mdiff+0x7e>
 80051c6:	1b73      	subs	r3, r6, r5
 80051c8:	3b15      	subs	r3, #21
 80051ca:	f023 0303 	bic.w	r3, r3, #3
 80051ce:	3515      	adds	r5, #21
 80051d0:	3304      	adds	r3, #4
 80051d2:	42ae      	cmp	r6, r5
 80051d4:	bf38      	it	cc
 80051d6:	2304      	movcc	r3, #4
 80051d8:	4418      	add	r0, r3
 80051da:	4443      	add	r3, r8
 80051dc:	461e      	mov	r6, r3
 80051de:	4605      	mov	r5, r0
 80051e0:	4575      	cmp	r5, lr
 80051e2:	d30e      	bcc.n	8005202 <__mdiff+0xea>
 80051e4:	f10e 0103 	add.w	r1, lr, #3
 80051e8:	1a09      	subs	r1, r1, r0
 80051ea:	f021 0103 	bic.w	r1, r1, #3
 80051ee:	3803      	subs	r0, #3
 80051f0:	4586      	cmp	lr, r0
 80051f2:	bf38      	it	cc
 80051f4:	2100      	movcc	r1, #0
 80051f6:	4419      	add	r1, r3
 80051f8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80051fc:	b18b      	cbz	r3, 8005222 <__mdiff+0x10a>
 80051fe:	6117      	str	r7, [r2, #16]
 8005200:	e7a4      	b.n	800514c <__mdiff+0x34>
 8005202:	f855 8b04 	ldr.w	r8, [r5], #4
 8005206:	fa1f f188 	uxth.w	r1, r8
 800520a:	4461      	add	r1, ip
 800520c:	140c      	asrs	r4, r1, #16
 800520e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005212:	b289      	uxth	r1, r1
 8005214:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005218:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800521c:	f846 1b04 	str.w	r1, [r6], #4
 8005220:	e7de      	b.n	80051e0 <__mdiff+0xc8>
 8005222:	3f01      	subs	r7, #1
 8005224:	e7e8      	b.n	80051f8 <__mdiff+0xe0>
 8005226:	bf00      	nop
 8005228:	08006823 	.word	0x08006823
 800522c:	08006834 	.word	0x08006834

08005230 <__d2b>:
 8005230:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005234:	2101      	movs	r1, #1
 8005236:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800523a:	4690      	mov	r8, r2
 800523c:	461d      	mov	r5, r3
 800523e:	f7ff fcd1 	bl	8004be4 <_Balloc>
 8005242:	4604      	mov	r4, r0
 8005244:	b930      	cbnz	r0, 8005254 <__d2b+0x24>
 8005246:	4602      	mov	r2, r0
 8005248:	f240 310a 	movw	r1, #778	; 0x30a
 800524c:	4b24      	ldr	r3, [pc, #144]	; (80052e0 <__d2b+0xb0>)
 800524e:	4825      	ldr	r0, [pc, #148]	; (80052e4 <__d2b+0xb4>)
 8005250:	f000 faa6 	bl	80057a0 <__assert_func>
 8005254:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005258:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800525c:	bb2d      	cbnz	r5, 80052aa <__d2b+0x7a>
 800525e:	9301      	str	r3, [sp, #4]
 8005260:	f1b8 0300 	subs.w	r3, r8, #0
 8005264:	d026      	beq.n	80052b4 <__d2b+0x84>
 8005266:	4668      	mov	r0, sp
 8005268:	9300      	str	r3, [sp, #0]
 800526a:	f7ff fd83 	bl	8004d74 <__lo0bits>
 800526e:	9900      	ldr	r1, [sp, #0]
 8005270:	b1f0      	cbz	r0, 80052b0 <__d2b+0x80>
 8005272:	9a01      	ldr	r2, [sp, #4]
 8005274:	f1c0 0320 	rsb	r3, r0, #32
 8005278:	fa02 f303 	lsl.w	r3, r2, r3
 800527c:	430b      	orrs	r3, r1
 800527e:	40c2      	lsrs	r2, r0
 8005280:	6163      	str	r3, [r4, #20]
 8005282:	9201      	str	r2, [sp, #4]
 8005284:	9b01      	ldr	r3, [sp, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	bf14      	ite	ne
 800528a:	2102      	movne	r1, #2
 800528c:	2101      	moveq	r1, #1
 800528e:	61a3      	str	r3, [r4, #24]
 8005290:	6121      	str	r1, [r4, #16]
 8005292:	b1c5      	cbz	r5, 80052c6 <__d2b+0x96>
 8005294:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005298:	4405      	add	r5, r0
 800529a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800529e:	603d      	str	r5, [r7, #0]
 80052a0:	6030      	str	r0, [r6, #0]
 80052a2:	4620      	mov	r0, r4
 80052a4:	b002      	add	sp, #8
 80052a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052ae:	e7d6      	b.n	800525e <__d2b+0x2e>
 80052b0:	6161      	str	r1, [r4, #20]
 80052b2:	e7e7      	b.n	8005284 <__d2b+0x54>
 80052b4:	a801      	add	r0, sp, #4
 80052b6:	f7ff fd5d 	bl	8004d74 <__lo0bits>
 80052ba:	2101      	movs	r1, #1
 80052bc:	9b01      	ldr	r3, [sp, #4]
 80052be:	6121      	str	r1, [r4, #16]
 80052c0:	6163      	str	r3, [r4, #20]
 80052c2:	3020      	adds	r0, #32
 80052c4:	e7e5      	b.n	8005292 <__d2b+0x62>
 80052c6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80052ca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80052ce:	6038      	str	r0, [r7, #0]
 80052d0:	6918      	ldr	r0, [r3, #16]
 80052d2:	f7ff fd2f 	bl	8004d34 <__hi0bits>
 80052d6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80052da:	6031      	str	r1, [r6, #0]
 80052dc:	e7e1      	b.n	80052a2 <__d2b+0x72>
 80052de:	bf00      	nop
 80052e0:	08006823 	.word	0x08006823
 80052e4:	08006834 	.word	0x08006834

080052e8 <_calloc_r>:
 80052e8:	b570      	push	{r4, r5, r6, lr}
 80052ea:	fba1 5402 	umull	r5, r4, r1, r2
 80052ee:	b934      	cbnz	r4, 80052fe <_calloc_r+0x16>
 80052f0:	4629      	mov	r1, r5
 80052f2:	f000 f875 	bl	80053e0 <_malloc_r>
 80052f6:	4606      	mov	r6, r0
 80052f8:	b928      	cbnz	r0, 8005306 <_calloc_r+0x1e>
 80052fa:	4630      	mov	r0, r6
 80052fc:	bd70      	pop	{r4, r5, r6, pc}
 80052fe:	220c      	movs	r2, #12
 8005300:	2600      	movs	r6, #0
 8005302:	6002      	str	r2, [r0, #0]
 8005304:	e7f9      	b.n	80052fa <_calloc_r+0x12>
 8005306:	462a      	mov	r2, r5
 8005308:	4621      	mov	r1, r4
 800530a:	f7fe f92d 	bl	8003568 <memset>
 800530e:	e7f4      	b.n	80052fa <_calloc_r+0x12>

08005310 <_free_r>:
 8005310:	b538      	push	{r3, r4, r5, lr}
 8005312:	4605      	mov	r5, r0
 8005314:	2900      	cmp	r1, #0
 8005316:	d040      	beq.n	800539a <_free_r+0x8a>
 8005318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800531c:	1f0c      	subs	r4, r1, #4
 800531e:	2b00      	cmp	r3, #0
 8005320:	bfb8      	it	lt
 8005322:	18e4      	addlt	r4, r4, r3
 8005324:	f000 fa98 	bl	8005858 <__malloc_lock>
 8005328:	4a1c      	ldr	r2, [pc, #112]	; (800539c <_free_r+0x8c>)
 800532a:	6813      	ldr	r3, [r2, #0]
 800532c:	b933      	cbnz	r3, 800533c <_free_r+0x2c>
 800532e:	6063      	str	r3, [r4, #4]
 8005330:	6014      	str	r4, [r2, #0]
 8005332:	4628      	mov	r0, r5
 8005334:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005338:	f000 ba94 	b.w	8005864 <__malloc_unlock>
 800533c:	42a3      	cmp	r3, r4
 800533e:	d908      	bls.n	8005352 <_free_r+0x42>
 8005340:	6820      	ldr	r0, [r4, #0]
 8005342:	1821      	adds	r1, r4, r0
 8005344:	428b      	cmp	r3, r1
 8005346:	bf01      	itttt	eq
 8005348:	6819      	ldreq	r1, [r3, #0]
 800534a:	685b      	ldreq	r3, [r3, #4]
 800534c:	1809      	addeq	r1, r1, r0
 800534e:	6021      	streq	r1, [r4, #0]
 8005350:	e7ed      	b.n	800532e <_free_r+0x1e>
 8005352:	461a      	mov	r2, r3
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	b10b      	cbz	r3, 800535c <_free_r+0x4c>
 8005358:	42a3      	cmp	r3, r4
 800535a:	d9fa      	bls.n	8005352 <_free_r+0x42>
 800535c:	6811      	ldr	r1, [r2, #0]
 800535e:	1850      	adds	r0, r2, r1
 8005360:	42a0      	cmp	r0, r4
 8005362:	d10b      	bne.n	800537c <_free_r+0x6c>
 8005364:	6820      	ldr	r0, [r4, #0]
 8005366:	4401      	add	r1, r0
 8005368:	1850      	adds	r0, r2, r1
 800536a:	4283      	cmp	r3, r0
 800536c:	6011      	str	r1, [r2, #0]
 800536e:	d1e0      	bne.n	8005332 <_free_r+0x22>
 8005370:	6818      	ldr	r0, [r3, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	4401      	add	r1, r0
 8005376:	6011      	str	r1, [r2, #0]
 8005378:	6053      	str	r3, [r2, #4]
 800537a:	e7da      	b.n	8005332 <_free_r+0x22>
 800537c:	d902      	bls.n	8005384 <_free_r+0x74>
 800537e:	230c      	movs	r3, #12
 8005380:	602b      	str	r3, [r5, #0]
 8005382:	e7d6      	b.n	8005332 <_free_r+0x22>
 8005384:	6820      	ldr	r0, [r4, #0]
 8005386:	1821      	adds	r1, r4, r0
 8005388:	428b      	cmp	r3, r1
 800538a:	bf01      	itttt	eq
 800538c:	6819      	ldreq	r1, [r3, #0]
 800538e:	685b      	ldreq	r3, [r3, #4]
 8005390:	1809      	addeq	r1, r1, r0
 8005392:	6021      	streq	r1, [r4, #0]
 8005394:	6063      	str	r3, [r4, #4]
 8005396:	6054      	str	r4, [r2, #4]
 8005398:	e7cb      	b.n	8005332 <_free_r+0x22>
 800539a:	bd38      	pop	{r3, r4, r5, pc}
 800539c:	20000298 	.word	0x20000298

080053a0 <sbrk_aligned>:
 80053a0:	b570      	push	{r4, r5, r6, lr}
 80053a2:	4e0e      	ldr	r6, [pc, #56]	; (80053dc <sbrk_aligned+0x3c>)
 80053a4:	460c      	mov	r4, r1
 80053a6:	6831      	ldr	r1, [r6, #0]
 80053a8:	4605      	mov	r5, r0
 80053aa:	b911      	cbnz	r1, 80053b2 <sbrk_aligned+0x12>
 80053ac:	f000 f9e8 	bl	8005780 <_sbrk_r>
 80053b0:	6030      	str	r0, [r6, #0]
 80053b2:	4621      	mov	r1, r4
 80053b4:	4628      	mov	r0, r5
 80053b6:	f000 f9e3 	bl	8005780 <_sbrk_r>
 80053ba:	1c43      	adds	r3, r0, #1
 80053bc:	d00a      	beq.n	80053d4 <sbrk_aligned+0x34>
 80053be:	1cc4      	adds	r4, r0, #3
 80053c0:	f024 0403 	bic.w	r4, r4, #3
 80053c4:	42a0      	cmp	r0, r4
 80053c6:	d007      	beq.n	80053d8 <sbrk_aligned+0x38>
 80053c8:	1a21      	subs	r1, r4, r0
 80053ca:	4628      	mov	r0, r5
 80053cc:	f000 f9d8 	bl	8005780 <_sbrk_r>
 80053d0:	3001      	adds	r0, #1
 80053d2:	d101      	bne.n	80053d8 <sbrk_aligned+0x38>
 80053d4:	f04f 34ff 	mov.w	r4, #4294967295
 80053d8:	4620      	mov	r0, r4
 80053da:	bd70      	pop	{r4, r5, r6, pc}
 80053dc:	2000029c 	.word	0x2000029c

080053e0 <_malloc_r>:
 80053e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053e4:	1ccd      	adds	r5, r1, #3
 80053e6:	f025 0503 	bic.w	r5, r5, #3
 80053ea:	3508      	adds	r5, #8
 80053ec:	2d0c      	cmp	r5, #12
 80053ee:	bf38      	it	cc
 80053f0:	250c      	movcc	r5, #12
 80053f2:	2d00      	cmp	r5, #0
 80053f4:	4607      	mov	r7, r0
 80053f6:	db01      	blt.n	80053fc <_malloc_r+0x1c>
 80053f8:	42a9      	cmp	r1, r5
 80053fa:	d905      	bls.n	8005408 <_malloc_r+0x28>
 80053fc:	230c      	movs	r3, #12
 80053fe:	2600      	movs	r6, #0
 8005400:	603b      	str	r3, [r7, #0]
 8005402:	4630      	mov	r0, r6
 8005404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005408:	4e2e      	ldr	r6, [pc, #184]	; (80054c4 <_malloc_r+0xe4>)
 800540a:	f000 fa25 	bl	8005858 <__malloc_lock>
 800540e:	6833      	ldr	r3, [r6, #0]
 8005410:	461c      	mov	r4, r3
 8005412:	bb34      	cbnz	r4, 8005462 <_malloc_r+0x82>
 8005414:	4629      	mov	r1, r5
 8005416:	4638      	mov	r0, r7
 8005418:	f7ff ffc2 	bl	80053a0 <sbrk_aligned>
 800541c:	1c43      	adds	r3, r0, #1
 800541e:	4604      	mov	r4, r0
 8005420:	d14d      	bne.n	80054be <_malloc_r+0xde>
 8005422:	6834      	ldr	r4, [r6, #0]
 8005424:	4626      	mov	r6, r4
 8005426:	2e00      	cmp	r6, #0
 8005428:	d140      	bne.n	80054ac <_malloc_r+0xcc>
 800542a:	6823      	ldr	r3, [r4, #0]
 800542c:	4631      	mov	r1, r6
 800542e:	4638      	mov	r0, r7
 8005430:	eb04 0803 	add.w	r8, r4, r3
 8005434:	f000 f9a4 	bl	8005780 <_sbrk_r>
 8005438:	4580      	cmp	r8, r0
 800543a:	d13a      	bne.n	80054b2 <_malloc_r+0xd2>
 800543c:	6821      	ldr	r1, [r4, #0]
 800543e:	3503      	adds	r5, #3
 8005440:	1a6d      	subs	r5, r5, r1
 8005442:	f025 0503 	bic.w	r5, r5, #3
 8005446:	3508      	adds	r5, #8
 8005448:	2d0c      	cmp	r5, #12
 800544a:	bf38      	it	cc
 800544c:	250c      	movcc	r5, #12
 800544e:	4638      	mov	r0, r7
 8005450:	4629      	mov	r1, r5
 8005452:	f7ff ffa5 	bl	80053a0 <sbrk_aligned>
 8005456:	3001      	adds	r0, #1
 8005458:	d02b      	beq.n	80054b2 <_malloc_r+0xd2>
 800545a:	6823      	ldr	r3, [r4, #0]
 800545c:	442b      	add	r3, r5
 800545e:	6023      	str	r3, [r4, #0]
 8005460:	e00e      	b.n	8005480 <_malloc_r+0xa0>
 8005462:	6822      	ldr	r2, [r4, #0]
 8005464:	1b52      	subs	r2, r2, r5
 8005466:	d41e      	bmi.n	80054a6 <_malloc_r+0xc6>
 8005468:	2a0b      	cmp	r2, #11
 800546a:	d916      	bls.n	800549a <_malloc_r+0xba>
 800546c:	1961      	adds	r1, r4, r5
 800546e:	42a3      	cmp	r3, r4
 8005470:	6025      	str	r5, [r4, #0]
 8005472:	bf18      	it	ne
 8005474:	6059      	strne	r1, [r3, #4]
 8005476:	6863      	ldr	r3, [r4, #4]
 8005478:	bf08      	it	eq
 800547a:	6031      	streq	r1, [r6, #0]
 800547c:	5162      	str	r2, [r4, r5]
 800547e:	604b      	str	r3, [r1, #4]
 8005480:	4638      	mov	r0, r7
 8005482:	f104 060b 	add.w	r6, r4, #11
 8005486:	f000 f9ed 	bl	8005864 <__malloc_unlock>
 800548a:	f026 0607 	bic.w	r6, r6, #7
 800548e:	1d23      	adds	r3, r4, #4
 8005490:	1af2      	subs	r2, r6, r3
 8005492:	d0b6      	beq.n	8005402 <_malloc_r+0x22>
 8005494:	1b9b      	subs	r3, r3, r6
 8005496:	50a3      	str	r3, [r4, r2]
 8005498:	e7b3      	b.n	8005402 <_malloc_r+0x22>
 800549a:	6862      	ldr	r2, [r4, #4]
 800549c:	42a3      	cmp	r3, r4
 800549e:	bf0c      	ite	eq
 80054a0:	6032      	streq	r2, [r6, #0]
 80054a2:	605a      	strne	r2, [r3, #4]
 80054a4:	e7ec      	b.n	8005480 <_malloc_r+0xa0>
 80054a6:	4623      	mov	r3, r4
 80054a8:	6864      	ldr	r4, [r4, #4]
 80054aa:	e7b2      	b.n	8005412 <_malloc_r+0x32>
 80054ac:	4634      	mov	r4, r6
 80054ae:	6876      	ldr	r6, [r6, #4]
 80054b0:	e7b9      	b.n	8005426 <_malloc_r+0x46>
 80054b2:	230c      	movs	r3, #12
 80054b4:	4638      	mov	r0, r7
 80054b6:	603b      	str	r3, [r7, #0]
 80054b8:	f000 f9d4 	bl	8005864 <__malloc_unlock>
 80054bc:	e7a1      	b.n	8005402 <_malloc_r+0x22>
 80054be:	6025      	str	r5, [r4, #0]
 80054c0:	e7de      	b.n	8005480 <_malloc_r+0xa0>
 80054c2:	bf00      	nop
 80054c4:	20000298 	.word	0x20000298

080054c8 <__ssputs_r>:
 80054c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054cc:	688e      	ldr	r6, [r1, #8]
 80054ce:	4682      	mov	sl, r0
 80054d0:	429e      	cmp	r6, r3
 80054d2:	460c      	mov	r4, r1
 80054d4:	4690      	mov	r8, r2
 80054d6:	461f      	mov	r7, r3
 80054d8:	d838      	bhi.n	800554c <__ssputs_r+0x84>
 80054da:	898a      	ldrh	r2, [r1, #12]
 80054dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80054e0:	d032      	beq.n	8005548 <__ssputs_r+0x80>
 80054e2:	6825      	ldr	r5, [r4, #0]
 80054e4:	6909      	ldr	r1, [r1, #16]
 80054e6:	3301      	adds	r3, #1
 80054e8:	eba5 0901 	sub.w	r9, r5, r1
 80054ec:	6965      	ldr	r5, [r4, #20]
 80054ee:	444b      	add	r3, r9
 80054f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80054f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80054f8:	106d      	asrs	r5, r5, #1
 80054fa:	429d      	cmp	r5, r3
 80054fc:	bf38      	it	cc
 80054fe:	461d      	movcc	r5, r3
 8005500:	0553      	lsls	r3, r2, #21
 8005502:	d531      	bpl.n	8005568 <__ssputs_r+0xa0>
 8005504:	4629      	mov	r1, r5
 8005506:	f7ff ff6b 	bl	80053e0 <_malloc_r>
 800550a:	4606      	mov	r6, r0
 800550c:	b950      	cbnz	r0, 8005524 <__ssputs_r+0x5c>
 800550e:	230c      	movs	r3, #12
 8005510:	f04f 30ff 	mov.w	r0, #4294967295
 8005514:	f8ca 3000 	str.w	r3, [sl]
 8005518:	89a3      	ldrh	r3, [r4, #12]
 800551a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800551e:	81a3      	strh	r3, [r4, #12]
 8005520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005524:	464a      	mov	r2, r9
 8005526:	6921      	ldr	r1, [r4, #16]
 8005528:	f7ff fb4e 	bl	8004bc8 <memcpy>
 800552c:	89a3      	ldrh	r3, [r4, #12]
 800552e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005536:	81a3      	strh	r3, [r4, #12]
 8005538:	6126      	str	r6, [r4, #16]
 800553a:	444e      	add	r6, r9
 800553c:	6026      	str	r6, [r4, #0]
 800553e:	463e      	mov	r6, r7
 8005540:	6165      	str	r5, [r4, #20]
 8005542:	eba5 0509 	sub.w	r5, r5, r9
 8005546:	60a5      	str	r5, [r4, #8]
 8005548:	42be      	cmp	r6, r7
 800554a:	d900      	bls.n	800554e <__ssputs_r+0x86>
 800554c:	463e      	mov	r6, r7
 800554e:	4632      	mov	r2, r6
 8005550:	4641      	mov	r1, r8
 8005552:	6820      	ldr	r0, [r4, #0]
 8005554:	f000 f966 	bl	8005824 <memmove>
 8005558:	68a3      	ldr	r3, [r4, #8]
 800555a:	2000      	movs	r0, #0
 800555c:	1b9b      	subs	r3, r3, r6
 800555e:	60a3      	str	r3, [r4, #8]
 8005560:	6823      	ldr	r3, [r4, #0]
 8005562:	4433      	add	r3, r6
 8005564:	6023      	str	r3, [r4, #0]
 8005566:	e7db      	b.n	8005520 <__ssputs_r+0x58>
 8005568:	462a      	mov	r2, r5
 800556a:	f000 f981 	bl	8005870 <_realloc_r>
 800556e:	4606      	mov	r6, r0
 8005570:	2800      	cmp	r0, #0
 8005572:	d1e1      	bne.n	8005538 <__ssputs_r+0x70>
 8005574:	4650      	mov	r0, sl
 8005576:	6921      	ldr	r1, [r4, #16]
 8005578:	f7ff feca 	bl	8005310 <_free_r>
 800557c:	e7c7      	b.n	800550e <__ssputs_r+0x46>
	...

08005580 <_svfiprintf_r>:
 8005580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005584:	4698      	mov	r8, r3
 8005586:	898b      	ldrh	r3, [r1, #12]
 8005588:	4607      	mov	r7, r0
 800558a:	061b      	lsls	r3, r3, #24
 800558c:	460d      	mov	r5, r1
 800558e:	4614      	mov	r4, r2
 8005590:	b09d      	sub	sp, #116	; 0x74
 8005592:	d50e      	bpl.n	80055b2 <_svfiprintf_r+0x32>
 8005594:	690b      	ldr	r3, [r1, #16]
 8005596:	b963      	cbnz	r3, 80055b2 <_svfiprintf_r+0x32>
 8005598:	2140      	movs	r1, #64	; 0x40
 800559a:	f7ff ff21 	bl	80053e0 <_malloc_r>
 800559e:	6028      	str	r0, [r5, #0]
 80055a0:	6128      	str	r0, [r5, #16]
 80055a2:	b920      	cbnz	r0, 80055ae <_svfiprintf_r+0x2e>
 80055a4:	230c      	movs	r3, #12
 80055a6:	603b      	str	r3, [r7, #0]
 80055a8:	f04f 30ff 	mov.w	r0, #4294967295
 80055ac:	e0d1      	b.n	8005752 <_svfiprintf_r+0x1d2>
 80055ae:	2340      	movs	r3, #64	; 0x40
 80055b0:	616b      	str	r3, [r5, #20]
 80055b2:	2300      	movs	r3, #0
 80055b4:	9309      	str	r3, [sp, #36]	; 0x24
 80055b6:	2320      	movs	r3, #32
 80055b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80055bc:	2330      	movs	r3, #48	; 0x30
 80055be:	f04f 0901 	mov.w	r9, #1
 80055c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80055c6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800576c <_svfiprintf_r+0x1ec>
 80055ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80055ce:	4623      	mov	r3, r4
 80055d0:	469a      	mov	sl, r3
 80055d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055d6:	b10a      	cbz	r2, 80055dc <_svfiprintf_r+0x5c>
 80055d8:	2a25      	cmp	r2, #37	; 0x25
 80055da:	d1f9      	bne.n	80055d0 <_svfiprintf_r+0x50>
 80055dc:	ebba 0b04 	subs.w	fp, sl, r4
 80055e0:	d00b      	beq.n	80055fa <_svfiprintf_r+0x7a>
 80055e2:	465b      	mov	r3, fp
 80055e4:	4622      	mov	r2, r4
 80055e6:	4629      	mov	r1, r5
 80055e8:	4638      	mov	r0, r7
 80055ea:	f7ff ff6d 	bl	80054c8 <__ssputs_r>
 80055ee:	3001      	adds	r0, #1
 80055f0:	f000 80aa 	beq.w	8005748 <_svfiprintf_r+0x1c8>
 80055f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055f6:	445a      	add	r2, fp
 80055f8:	9209      	str	r2, [sp, #36]	; 0x24
 80055fa:	f89a 3000 	ldrb.w	r3, [sl]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 80a2 	beq.w	8005748 <_svfiprintf_r+0x1c8>
 8005604:	2300      	movs	r3, #0
 8005606:	f04f 32ff 	mov.w	r2, #4294967295
 800560a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800560e:	f10a 0a01 	add.w	sl, sl, #1
 8005612:	9304      	str	r3, [sp, #16]
 8005614:	9307      	str	r3, [sp, #28]
 8005616:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800561a:	931a      	str	r3, [sp, #104]	; 0x68
 800561c:	4654      	mov	r4, sl
 800561e:	2205      	movs	r2, #5
 8005620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005624:	4851      	ldr	r0, [pc, #324]	; (800576c <_svfiprintf_r+0x1ec>)
 8005626:	f7ff fac1 	bl	8004bac <memchr>
 800562a:	9a04      	ldr	r2, [sp, #16]
 800562c:	b9d8      	cbnz	r0, 8005666 <_svfiprintf_r+0xe6>
 800562e:	06d0      	lsls	r0, r2, #27
 8005630:	bf44      	itt	mi
 8005632:	2320      	movmi	r3, #32
 8005634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005638:	0711      	lsls	r1, r2, #28
 800563a:	bf44      	itt	mi
 800563c:	232b      	movmi	r3, #43	; 0x2b
 800563e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005642:	f89a 3000 	ldrb.w	r3, [sl]
 8005646:	2b2a      	cmp	r3, #42	; 0x2a
 8005648:	d015      	beq.n	8005676 <_svfiprintf_r+0xf6>
 800564a:	4654      	mov	r4, sl
 800564c:	2000      	movs	r0, #0
 800564e:	f04f 0c0a 	mov.w	ip, #10
 8005652:	9a07      	ldr	r2, [sp, #28]
 8005654:	4621      	mov	r1, r4
 8005656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800565a:	3b30      	subs	r3, #48	; 0x30
 800565c:	2b09      	cmp	r3, #9
 800565e:	d94e      	bls.n	80056fe <_svfiprintf_r+0x17e>
 8005660:	b1b0      	cbz	r0, 8005690 <_svfiprintf_r+0x110>
 8005662:	9207      	str	r2, [sp, #28]
 8005664:	e014      	b.n	8005690 <_svfiprintf_r+0x110>
 8005666:	eba0 0308 	sub.w	r3, r0, r8
 800566a:	fa09 f303 	lsl.w	r3, r9, r3
 800566e:	4313      	orrs	r3, r2
 8005670:	46a2      	mov	sl, r4
 8005672:	9304      	str	r3, [sp, #16]
 8005674:	e7d2      	b.n	800561c <_svfiprintf_r+0x9c>
 8005676:	9b03      	ldr	r3, [sp, #12]
 8005678:	1d19      	adds	r1, r3, #4
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	9103      	str	r1, [sp, #12]
 800567e:	2b00      	cmp	r3, #0
 8005680:	bfbb      	ittet	lt
 8005682:	425b      	neglt	r3, r3
 8005684:	f042 0202 	orrlt.w	r2, r2, #2
 8005688:	9307      	strge	r3, [sp, #28]
 800568a:	9307      	strlt	r3, [sp, #28]
 800568c:	bfb8      	it	lt
 800568e:	9204      	strlt	r2, [sp, #16]
 8005690:	7823      	ldrb	r3, [r4, #0]
 8005692:	2b2e      	cmp	r3, #46	; 0x2e
 8005694:	d10c      	bne.n	80056b0 <_svfiprintf_r+0x130>
 8005696:	7863      	ldrb	r3, [r4, #1]
 8005698:	2b2a      	cmp	r3, #42	; 0x2a
 800569a:	d135      	bne.n	8005708 <_svfiprintf_r+0x188>
 800569c:	9b03      	ldr	r3, [sp, #12]
 800569e:	3402      	adds	r4, #2
 80056a0:	1d1a      	adds	r2, r3, #4
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	9203      	str	r2, [sp, #12]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	bfb8      	it	lt
 80056aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80056ae:	9305      	str	r3, [sp, #20]
 80056b0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005770 <_svfiprintf_r+0x1f0>
 80056b4:	2203      	movs	r2, #3
 80056b6:	4650      	mov	r0, sl
 80056b8:	7821      	ldrb	r1, [r4, #0]
 80056ba:	f7ff fa77 	bl	8004bac <memchr>
 80056be:	b140      	cbz	r0, 80056d2 <_svfiprintf_r+0x152>
 80056c0:	2340      	movs	r3, #64	; 0x40
 80056c2:	eba0 000a 	sub.w	r0, r0, sl
 80056c6:	fa03 f000 	lsl.w	r0, r3, r0
 80056ca:	9b04      	ldr	r3, [sp, #16]
 80056cc:	3401      	adds	r4, #1
 80056ce:	4303      	orrs	r3, r0
 80056d0:	9304      	str	r3, [sp, #16]
 80056d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056d6:	2206      	movs	r2, #6
 80056d8:	4826      	ldr	r0, [pc, #152]	; (8005774 <_svfiprintf_r+0x1f4>)
 80056da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80056de:	f7ff fa65 	bl	8004bac <memchr>
 80056e2:	2800      	cmp	r0, #0
 80056e4:	d038      	beq.n	8005758 <_svfiprintf_r+0x1d8>
 80056e6:	4b24      	ldr	r3, [pc, #144]	; (8005778 <_svfiprintf_r+0x1f8>)
 80056e8:	bb1b      	cbnz	r3, 8005732 <_svfiprintf_r+0x1b2>
 80056ea:	9b03      	ldr	r3, [sp, #12]
 80056ec:	3307      	adds	r3, #7
 80056ee:	f023 0307 	bic.w	r3, r3, #7
 80056f2:	3308      	adds	r3, #8
 80056f4:	9303      	str	r3, [sp, #12]
 80056f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056f8:	4433      	add	r3, r6
 80056fa:	9309      	str	r3, [sp, #36]	; 0x24
 80056fc:	e767      	b.n	80055ce <_svfiprintf_r+0x4e>
 80056fe:	460c      	mov	r4, r1
 8005700:	2001      	movs	r0, #1
 8005702:	fb0c 3202 	mla	r2, ip, r2, r3
 8005706:	e7a5      	b.n	8005654 <_svfiprintf_r+0xd4>
 8005708:	2300      	movs	r3, #0
 800570a:	f04f 0c0a 	mov.w	ip, #10
 800570e:	4619      	mov	r1, r3
 8005710:	3401      	adds	r4, #1
 8005712:	9305      	str	r3, [sp, #20]
 8005714:	4620      	mov	r0, r4
 8005716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800571a:	3a30      	subs	r2, #48	; 0x30
 800571c:	2a09      	cmp	r2, #9
 800571e:	d903      	bls.n	8005728 <_svfiprintf_r+0x1a8>
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0c5      	beq.n	80056b0 <_svfiprintf_r+0x130>
 8005724:	9105      	str	r1, [sp, #20]
 8005726:	e7c3      	b.n	80056b0 <_svfiprintf_r+0x130>
 8005728:	4604      	mov	r4, r0
 800572a:	2301      	movs	r3, #1
 800572c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005730:	e7f0      	b.n	8005714 <_svfiprintf_r+0x194>
 8005732:	ab03      	add	r3, sp, #12
 8005734:	9300      	str	r3, [sp, #0]
 8005736:	462a      	mov	r2, r5
 8005738:	4638      	mov	r0, r7
 800573a:	4b10      	ldr	r3, [pc, #64]	; (800577c <_svfiprintf_r+0x1fc>)
 800573c:	a904      	add	r1, sp, #16
 800573e:	f7fd ffb9 	bl	80036b4 <_printf_float>
 8005742:	1c42      	adds	r2, r0, #1
 8005744:	4606      	mov	r6, r0
 8005746:	d1d6      	bne.n	80056f6 <_svfiprintf_r+0x176>
 8005748:	89ab      	ldrh	r3, [r5, #12]
 800574a:	065b      	lsls	r3, r3, #25
 800574c:	f53f af2c 	bmi.w	80055a8 <_svfiprintf_r+0x28>
 8005750:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005752:	b01d      	add	sp, #116	; 0x74
 8005754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005758:	ab03      	add	r3, sp, #12
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	462a      	mov	r2, r5
 800575e:	4638      	mov	r0, r7
 8005760:	4b06      	ldr	r3, [pc, #24]	; (800577c <_svfiprintf_r+0x1fc>)
 8005762:	a904      	add	r1, sp, #16
 8005764:	f7fe fa42 	bl	8003bec <_printf_i>
 8005768:	e7eb      	b.n	8005742 <_svfiprintf_r+0x1c2>
 800576a:	bf00      	nop
 800576c:	0800698c 	.word	0x0800698c
 8005770:	08006992 	.word	0x08006992
 8005774:	08006996 	.word	0x08006996
 8005778:	080036b5 	.word	0x080036b5
 800577c:	080054c9 	.word	0x080054c9

08005780 <_sbrk_r>:
 8005780:	b538      	push	{r3, r4, r5, lr}
 8005782:	2300      	movs	r3, #0
 8005784:	4d05      	ldr	r5, [pc, #20]	; (800579c <_sbrk_r+0x1c>)
 8005786:	4604      	mov	r4, r0
 8005788:	4608      	mov	r0, r1
 800578a:	602b      	str	r3, [r5, #0]
 800578c:	f7fb fd36 	bl	80011fc <_sbrk>
 8005790:	1c43      	adds	r3, r0, #1
 8005792:	d102      	bne.n	800579a <_sbrk_r+0x1a>
 8005794:	682b      	ldr	r3, [r5, #0]
 8005796:	b103      	cbz	r3, 800579a <_sbrk_r+0x1a>
 8005798:	6023      	str	r3, [r4, #0]
 800579a:	bd38      	pop	{r3, r4, r5, pc}
 800579c:	200002a0 	.word	0x200002a0

080057a0 <__assert_func>:
 80057a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80057a2:	4614      	mov	r4, r2
 80057a4:	461a      	mov	r2, r3
 80057a6:	4b09      	ldr	r3, [pc, #36]	; (80057cc <__assert_func+0x2c>)
 80057a8:	4605      	mov	r5, r0
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68d8      	ldr	r0, [r3, #12]
 80057ae:	b14c      	cbz	r4, 80057c4 <__assert_func+0x24>
 80057b0:	4b07      	ldr	r3, [pc, #28]	; (80057d0 <__assert_func+0x30>)
 80057b2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80057b6:	9100      	str	r1, [sp, #0]
 80057b8:	462b      	mov	r3, r5
 80057ba:	4906      	ldr	r1, [pc, #24]	; (80057d4 <__assert_func+0x34>)
 80057bc:	f000 f80e 	bl	80057dc <fiprintf>
 80057c0:	f000 faaa 	bl	8005d18 <abort>
 80057c4:	4b04      	ldr	r3, [pc, #16]	; (80057d8 <__assert_func+0x38>)
 80057c6:	461c      	mov	r4, r3
 80057c8:	e7f3      	b.n	80057b2 <__assert_func+0x12>
 80057ca:	bf00      	nop
 80057cc:	2000000c 	.word	0x2000000c
 80057d0:	0800699d 	.word	0x0800699d
 80057d4:	080069aa 	.word	0x080069aa
 80057d8:	080069d8 	.word	0x080069d8

080057dc <fiprintf>:
 80057dc:	b40e      	push	{r1, r2, r3}
 80057de:	b503      	push	{r0, r1, lr}
 80057e0:	4601      	mov	r1, r0
 80057e2:	ab03      	add	r3, sp, #12
 80057e4:	4805      	ldr	r0, [pc, #20]	; (80057fc <fiprintf+0x20>)
 80057e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80057ea:	6800      	ldr	r0, [r0, #0]
 80057ec:	9301      	str	r3, [sp, #4]
 80057ee:	f000 f895 	bl	800591c <_vfiprintf_r>
 80057f2:	b002      	add	sp, #8
 80057f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80057f8:	b003      	add	sp, #12
 80057fa:	4770      	bx	lr
 80057fc:	2000000c 	.word	0x2000000c

08005800 <__ascii_mbtowc>:
 8005800:	b082      	sub	sp, #8
 8005802:	b901      	cbnz	r1, 8005806 <__ascii_mbtowc+0x6>
 8005804:	a901      	add	r1, sp, #4
 8005806:	b142      	cbz	r2, 800581a <__ascii_mbtowc+0x1a>
 8005808:	b14b      	cbz	r3, 800581e <__ascii_mbtowc+0x1e>
 800580a:	7813      	ldrb	r3, [r2, #0]
 800580c:	600b      	str	r3, [r1, #0]
 800580e:	7812      	ldrb	r2, [r2, #0]
 8005810:	1e10      	subs	r0, r2, #0
 8005812:	bf18      	it	ne
 8005814:	2001      	movne	r0, #1
 8005816:	b002      	add	sp, #8
 8005818:	4770      	bx	lr
 800581a:	4610      	mov	r0, r2
 800581c:	e7fb      	b.n	8005816 <__ascii_mbtowc+0x16>
 800581e:	f06f 0001 	mvn.w	r0, #1
 8005822:	e7f8      	b.n	8005816 <__ascii_mbtowc+0x16>

08005824 <memmove>:
 8005824:	4288      	cmp	r0, r1
 8005826:	b510      	push	{r4, lr}
 8005828:	eb01 0402 	add.w	r4, r1, r2
 800582c:	d902      	bls.n	8005834 <memmove+0x10>
 800582e:	4284      	cmp	r4, r0
 8005830:	4623      	mov	r3, r4
 8005832:	d807      	bhi.n	8005844 <memmove+0x20>
 8005834:	1e43      	subs	r3, r0, #1
 8005836:	42a1      	cmp	r1, r4
 8005838:	d008      	beq.n	800584c <memmove+0x28>
 800583a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800583e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005842:	e7f8      	b.n	8005836 <memmove+0x12>
 8005844:	4601      	mov	r1, r0
 8005846:	4402      	add	r2, r0
 8005848:	428a      	cmp	r2, r1
 800584a:	d100      	bne.n	800584e <memmove+0x2a>
 800584c:	bd10      	pop	{r4, pc}
 800584e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005852:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005856:	e7f7      	b.n	8005848 <memmove+0x24>

08005858 <__malloc_lock>:
 8005858:	4801      	ldr	r0, [pc, #4]	; (8005860 <__malloc_lock+0x8>)
 800585a:	f000 bc19 	b.w	8006090 <__retarget_lock_acquire_recursive>
 800585e:	bf00      	nop
 8005860:	200002a4 	.word	0x200002a4

08005864 <__malloc_unlock>:
 8005864:	4801      	ldr	r0, [pc, #4]	; (800586c <__malloc_unlock+0x8>)
 8005866:	f000 bc14 	b.w	8006092 <__retarget_lock_release_recursive>
 800586a:	bf00      	nop
 800586c:	200002a4 	.word	0x200002a4

08005870 <_realloc_r>:
 8005870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005874:	4680      	mov	r8, r0
 8005876:	4614      	mov	r4, r2
 8005878:	460e      	mov	r6, r1
 800587a:	b921      	cbnz	r1, 8005886 <_realloc_r+0x16>
 800587c:	4611      	mov	r1, r2
 800587e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005882:	f7ff bdad 	b.w	80053e0 <_malloc_r>
 8005886:	b92a      	cbnz	r2, 8005894 <_realloc_r+0x24>
 8005888:	f7ff fd42 	bl	8005310 <_free_r>
 800588c:	4625      	mov	r5, r4
 800588e:	4628      	mov	r0, r5
 8005890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005894:	f000 fc64 	bl	8006160 <_malloc_usable_size_r>
 8005898:	4284      	cmp	r4, r0
 800589a:	4607      	mov	r7, r0
 800589c:	d802      	bhi.n	80058a4 <_realloc_r+0x34>
 800589e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058a2:	d812      	bhi.n	80058ca <_realloc_r+0x5a>
 80058a4:	4621      	mov	r1, r4
 80058a6:	4640      	mov	r0, r8
 80058a8:	f7ff fd9a 	bl	80053e0 <_malloc_r>
 80058ac:	4605      	mov	r5, r0
 80058ae:	2800      	cmp	r0, #0
 80058b0:	d0ed      	beq.n	800588e <_realloc_r+0x1e>
 80058b2:	42bc      	cmp	r4, r7
 80058b4:	4622      	mov	r2, r4
 80058b6:	4631      	mov	r1, r6
 80058b8:	bf28      	it	cs
 80058ba:	463a      	movcs	r2, r7
 80058bc:	f7ff f984 	bl	8004bc8 <memcpy>
 80058c0:	4631      	mov	r1, r6
 80058c2:	4640      	mov	r0, r8
 80058c4:	f7ff fd24 	bl	8005310 <_free_r>
 80058c8:	e7e1      	b.n	800588e <_realloc_r+0x1e>
 80058ca:	4635      	mov	r5, r6
 80058cc:	e7df      	b.n	800588e <_realloc_r+0x1e>

080058ce <__sfputc_r>:
 80058ce:	6893      	ldr	r3, [r2, #8]
 80058d0:	b410      	push	{r4}
 80058d2:	3b01      	subs	r3, #1
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	6093      	str	r3, [r2, #8]
 80058d8:	da07      	bge.n	80058ea <__sfputc_r+0x1c>
 80058da:	6994      	ldr	r4, [r2, #24]
 80058dc:	42a3      	cmp	r3, r4
 80058de:	db01      	blt.n	80058e4 <__sfputc_r+0x16>
 80058e0:	290a      	cmp	r1, #10
 80058e2:	d102      	bne.n	80058ea <__sfputc_r+0x1c>
 80058e4:	bc10      	pop	{r4}
 80058e6:	f000 b949 	b.w	8005b7c <__swbuf_r>
 80058ea:	6813      	ldr	r3, [r2, #0]
 80058ec:	1c58      	adds	r0, r3, #1
 80058ee:	6010      	str	r0, [r2, #0]
 80058f0:	7019      	strb	r1, [r3, #0]
 80058f2:	4608      	mov	r0, r1
 80058f4:	bc10      	pop	{r4}
 80058f6:	4770      	bx	lr

080058f8 <__sfputs_r>:
 80058f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058fa:	4606      	mov	r6, r0
 80058fc:	460f      	mov	r7, r1
 80058fe:	4614      	mov	r4, r2
 8005900:	18d5      	adds	r5, r2, r3
 8005902:	42ac      	cmp	r4, r5
 8005904:	d101      	bne.n	800590a <__sfputs_r+0x12>
 8005906:	2000      	movs	r0, #0
 8005908:	e007      	b.n	800591a <__sfputs_r+0x22>
 800590a:	463a      	mov	r2, r7
 800590c:	4630      	mov	r0, r6
 800590e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005912:	f7ff ffdc 	bl	80058ce <__sfputc_r>
 8005916:	1c43      	adds	r3, r0, #1
 8005918:	d1f3      	bne.n	8005902 <__sfputs_r+0xa>
 800591a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800591c <_vfiprintf_r>:
 800591c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005920:	460d      	mov	r5, r1
 8005922:	4614      	mov	r4, r2
 8005924:	4698      	mov	r8, r3
 8005926:	4606      	mov	r6, r0
 8005928:	b09d      	sub	sp, #116	; 0x74
 800592a:	b118      	cbz	r0, 8005934 <_vfiprintf_r+0x18>
 800592c:	6983      	ldr	r3, [r0, #24]
 800592e:	b90b      	cbnz	r3, 8005934 <_vfiprintf_r+0x18>
 8005930:	f000 fb10 	bl	8005f54 <__sinit>
 8005934:	4b89      	ldr	r3, [pc, #548]	; (8005b5c <_vfiprintf_r+0x240>)
 8005936:	429d      	cmp	r5, r3
 8005938:	d11b      	bne.n	8005972 <_vfiprintf_r+0x56>
 800593a:	6875      	ldr	r5, [r6, #4]
 800593c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800593e:	07d9      	lsls	r1, r3, #31
 8005940:	d405      	bmi.n	800594e <_vfiprintf_r+0x32>
 8005942:	89ab      	ldrh	r3, [r5, #12]
 8005944:	059a      	lsls	r2, r3, #22
 8005946:	d402      	bmi.n	800594e <_vfiprintf_r+0x32>
 8005948:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800594a:	f000 fba1 	bl	8006090 <__retarget_lock_acquire_recursive>
 800594e:	89ab      	ldrh	r3, [r5, #12]
 8005950:	071b      	lsls	r3, r3, #28
 8005952:	d501      	bpl.n	8005958 <_vfiprintf_r+0x3c>
 8005954:	692b      	ldr	r3, [r5, #16]
 8005956:	b9eb      	cbnz	r3, 8005994 <_vfiprintf_r+0x78>
 8005958:	4629      	mov	r1, r5
 800595a:	4630      	mov	r0, r6
 800595c:	f000 f96e 	bl	8005c3c <__swsetup_r>
 8005960:	b1c0      	cbz	r0, 8005994 <_vfiprintf_r+0x78>
 8005962:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005964:	07dc      	lsls	r4, r3, #31
 8005966:	d50e      	bpl.n	8005986 <_vfiprintf_r+0x6a>
 8005968:	f04f 30ff 	mov.w	r0, #4294967295
 800596c:	b01d      	add	sp, #116	; 0x74
 800596e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005972:	4b7b      	ldr	r3, [pc, #492]	; (8005b60 <_vfiprintf_r+0x244>)
 8005974:	429d      	cmp	r5, r3
 8005976:	d101      	bne.n	800597c <_vfiprintf_r+0x60>
 8005978:	68b5      	ldr	r5, [r6, #8]
 800597a:	e7df      	b.n	800593c <_vfiprintf_r+0x20>
 800597c:	4b79      	ldr	r3, [pc, #484]	; (8005b64 <_vfiprintf_r+0x248>)
 800597e:	429d      	cmp	r5, r3
 8005980:	bf08      	it	eq
 8005982:	68f5      	ldreq	r5, [r6, #12]
 8005984:	e7da      	b.n	800593c <_vfiprintf_r+0x20>
 8005986:	89ab      	ldrh	r3, [r5, #12]
 8005988:	0598      	lsls	r0, r3, #22
 800598a:	d4ed      	bmi.n	8005968 <_vfiprintf_r+0x4c>
 800598c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800598e:	f000 fb80 	bl	8006092 <__retarget_lock_release_recursive>
 8005992:	e7e9      	b.n	8005968 <_vfiprintf_r+0x4c>
 8005994:	2300      	movs	r3, #0
 8005996:	9309      	str	r3, [sp, #36]	; 0x24
 8005998:	2320      	movs	r3, #32
 800599a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800599e:	2330      	movs	r3, #48	; 0x30
 80059a0:	f04f 0901 	mov.w	r9, #1
 80059a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80059a8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005b68 <_vfiprintf_r+0x24c>
 80059ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059b0:	4623      	mov	r3, r4
 80059b2:	469a      	mov	sl, r3
 80059b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059b8:	b10a      	cbz	r2, 80059be <_vfiprintf_r+0xa2>
 80059ba:	2a25      	cmp	r2, #37	; 0x25
 80059bc:	d1f9      	bne.n	80059b2 <_vfiprintf_r+0x96>
 80059be:	ebba 0b04 	subs.w	fp, sl, r4
 80059c2:	d00b      	beq.n	80059dc <_vfiprintf_r+0xc0>
 80059c4:	465b      	mov	r3, fp
 80059c6:	4622      	mov	r2, r4
 80059c8:	4629      	mov	r1, r5
 80059ca:	4630      	mov	r0, r6
 80059cc:	f7ff ff94 	bl	80058f8 <__sfputs_r>
 80059d0:	3001      	adds	r0, #1
 80059d2:	f000 80aa 	beq.w	8005b2a <_vfiprintf_r+0x20e>
 80059d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059d8:	445a      	add	r2, fp
 80059da:	9209      	str	r2, [sp, #36]	; 0x24
 80059dc:	f89a 3000 	ldrb.w	r3, [sl]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f000 80a2 	beq.w	8005b2a <_vfiprintf_r+0x20e>
 80059e6:	2300      	movs	r3, #0
 80059e8:	f04f 32ff 	mov.w	r2, #4294967295
 80059ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059f0:	f10a 0a01 	add.w	sl, sl, #1
 80059f4:	9304      	str	r3, [sp, #16]
 80059f6:	9307      	str	r3, [sp, #28]
 80059f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059fc:	931a      	str	r3, [sp, #104]	; 0x68
 80059fe:	4654      	mov	r4, sl
 8005a00:	2205      	movs	r2, #5
 8005a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a06:	4858      	ldr	r0, [pc, #352]	; (8005b68 <_vfiprintf_r+0x24c>)
 8005a08:	f7ff f8d0 	bl	8004bac <memchr>
 8005a0c:	9a04      	ldr	r2, [sp, #16]
 8005a0e:	b9d8      	cbnz	r0, 8005a48 <_vfiprintf_r+0x12c>
 8005a10:	06d1      	lsls	r1, r2, #27
 8005a12:	bf44      	itt	mi
 8005a14:	2320      	movmi	r3, #32
 8005a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a1a:	0713      	lsls	r3, r2, #28
 8005a1c:	bf44      	itt	mi
 8005a1e:	232b      	movmi	r3, #43	; 0x2b
 8005a20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a24:	f89a 3000 	ldrb.w	r3, [sl]
 8005a28:	2b2a      	cmp	r3, #42	; 0x2a
 8005a2a:	d015      	beq.n	8005a58 <_vfiprintf_r+0x13c>
 8005a2c:	4654      	mov	r4, sl
 8005a2e:	2000      	movs	r0, #0
 8005a30:	f04f 0c0a 	mov.w	ip, #10
 8005a34:	9a07      	ldr	r2, [sp, #28]
 8005a36:	4621      	mov	r1, r4
 8005a38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a3c:	3b30      	subs	r3, #48	; 0x30
 8005a3e:	2b09      	cmp	r3, #9
 8005a40:	d94e      	bls.n	8005ae0 <_vfiprintf_r+0x1c4>
 8005a42:	b1b0      	cbz	r0, 8005a72 <_vfiprintf_r+0x156>
 8005a44:	9207      	str	r2, [sp, #28]
 8005a46:	e014      	b.n	8005a72 <_vfiprintf_r+0x156>
 8005a48:	eba0 0308 	sub.w	r3, r0, r8
 8005a4c:	fa09 f303 	lsl.w	r3, r9, r3
 8005a50:	4313      	orrs	r3, r2
 8005a52:	46a2      	mov	sl, r4
 8005a54:	9304      	str	r3, [sp, #16]
 8005a56:	e7d2      	b.n	80059fe <_vfiprintf_r+0xe2>
 8005a58:	9b03      	ldr	r3, [sp, #12]
 8005a5a:	1d19      	adds	r1, r3, #4
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	9103      	str	r1, [sp, #12]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	bfbb      	ittet	lt
 8005a64:	425b      	neglt	r3, r3
 8005a66:	f042 0202 	orrlt.w	r2, r2, #2
 8005a6a:	9307      	strge	r3, [sp, #28]
 8005a6c:	9307      	strlt	r3, [sp, #28]
 8005a6e:	bfb8      	it	lt
 8005a70:	9204      	strlt	r2, [sp, #16]
 8005a72:	7823      	ldrb	r3, [r4, #0]
 8005a74:	2b2e      	cmp	r3, #46	; 0x2e
 8005a76:	d10c      	bne.n	8005a92 <_vfiprintf_r+0x176>
 8005a78:	7863      	ldrb	r3, [r4, #1]
 8005a7a:	2b2a      	cmp	r3, #42	; 0x2a
 8005a7c:	d135      	bne.n	8005aea <_vfiprintf_r+0x1ce>
 8005a7e:	9b03      	ldr	r3, [sp, #12]
 8005a80:	3402      	adds	r4, #2
 8005a82:	1d1a      	adds	r2, r3, #4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	9203      	str	r2, [sp, #12]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	bfb8      	it	lt
 8005a8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a90:	9305      	str	r3, [sp, #20]
 8005a92:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005b6c <_vfiprintf_r+0x250>
 8005a96:	2203      	movs	r2, #3
 8005a98:	4650      	mov	r0, sl
 8005a9a:	7821      	ldrb	r1, [r4, #0]
 8005a9c:	f7ff f886 	bl	8004bac <memchr>
 8005aa0:	b140      	cbz	r0, 8005ab4 <_vfiprintf_r+0x198>
 8005aa2:	2340      	movs	r3, #64	; 0x40
 8005aa4:	eba0 000a 	sub.w	r0, r0, sl
 8005aa8:	fa03 f000 	lsl.w	r0, r3, r0
 8005aac:	9b04      	ldr	r3, [sp, #16]
 8005aae:	3401      	adds	r4, #1
 8005ab0:	4303      	orrs	r3, r0
 8005ab2:	9304      	str	r3, [sp, #16]
 8005ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ab8:	2206      	movs	r2, #6
 8005aba:	482d      	ldr	r0, [pc, #180]	; (8005b70 <_vfiprintf_r+0x254>)
 8005abc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ac0:	f7ff f874 	bl	8004bac <memchr>
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	d03f      	beq.n	8005b48 <_vfiprintf_r+0x22c>
 8005ac8:	4b2a      	ldr	r3, [pc, #168]	; (8005b74 <_vfiprintf_r+0x258>)
 8005aca:	bb1b      	cbnz	r3, 8005b14 <_vfiprintf_r+0x1f8>
 8005acc:	9b03      	ldr	r3, [sp, #12]
 8005ace:	3307      	adds	r3, #7
 8005ad0:	f023 0307 	bic.w	r3, r3, #7
 8005ad4:	3308      	adds	r3, #8
 8005ad6:	9303      	str	r3, [sp, #12]
 8005ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ada:	443b      	add	r3, r7
 8005adc:	9309      	str	r3, [sp, #36]	; 0x24
 8005ade:	e767      	b.n	80059b0 <_vfiprintf_r+0x94>
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	2001      	movs	r0, #1
 8005ae4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ae8:	e7a5      	b.n	8005a36 <_vfiprintf_r+0x11a>
 8005aea:	2300      	movs	r3, #0
 8005aec:	f04f 0c0a 	mov.w	ip, #10
 8005af0:	4619      	mov	r1, r3
 8005af2:	3401      	adds	r4, #1
 8005af4:	9305      	str	r3, [sp, #20]
 8005af6:	4620      	mov	r0, r4
 8005af8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005afc:	3a30      	subs	r2, #48	; 0x30
 8005afe:	2a09      	cmp	r2, #9
 8005b00:	d903      	bls.n	8005b0a <_vfiprintf_r+0x1ee>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0c5      	beq.n	8005a92 <_vfiprintf_r+0x176>
 8005b06:	9105      	str	r1, [sp, #20]
 8005b08:	e7c3      	b.n	8005a92 <_vfiprintf_r+0x176>
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b12:	e7f0      	b.n	8005af6 <_vfiprintf_r+0x1da>
 8005b14:	ab03      	add	r3, sp, #12
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	462a      	mov	r2, r5
 8005b1a:	4630      	mov	r0, r6
 8005b1c:	4b16      	ldr	r3, [pc, #88]	; (8005b78 <_vfiprintf_r+0x25c>)
 8005b1e:	a904      	add	r1, sp, #16
 8005b20:	f7fd fdc8 	bl	80036b4 <_printf_float>
 8005b24:	4607      	mov	r7, r0
 8005b26:	1c78      	adds	r0, r7, #1
 8005b28:	d1d6      	bne.n	8005ad8 <_vfiprintf_r+0x1bc>
 8005b2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b2c:	07d9      	lsls	r1, r3, #31
 8005b2e:	d405      	bmi.n	8005b3c <_vfiprintf_r+0x220>
 8005b30:	89ab      	ldrh	r3, [r5, #12]
 8005b32:	059a      	lsls	r2, r3, #22
 8005b34:	d402      	bmi.n	8005b3c <_vfiprintf_r+0x220>
 8005b36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b38:	f000 faab 	bl	8006092 <__retarget_lock_release_recursive>
 8005b3c:	89ab      	ldrh	r3, [r5, #12]
 8005b3e:	065b      	lsls	r3, r3, #25
 8005b40:	f53f af12 	bmi.w	8005968 <_vfiprintf_r+0x4c>
 8005b44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b46:	e711      	b.n	800596c <_vfiprintf_r+0x50>
 8005b48:	ab03      	add	r3, sp, #12
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	462a      	mov	r2, r5
 8005b4e:	4630      	mov	r0, r6
 8005b50:	4b09      	ldr	r3, [pc, #36]	; (8005b78 <_vfiprintf_r+0x25c>)
 8005b52:	a904      	add	r1, sp, #16
 8005b54:	f7fe f84a 	bl	8003bec <_printf_i>
 8005b58:	e7e4      	b.n	8005b24 <_vfiprintf_r+0x208>
 8005b5a:	bf00      	nop
 8005b5c:	08006b04 	.word	0x08006b04
 8005b60:	08006b24 	.word	0x08006b24
 8005b64:	08006ae4 	.word	0x08006ae4
 8005b68:	0800698c 	.word	0x0800698c
 8005b6c:	08006992 	.word	0x08006992
 8005b70:	08006996 	.word	0x08006996
 8005b74:	080036b5 	.word	0x080036b5
 8005b78:	080058f9 	.word	0x080058f9

08005b7c <__swbuf_r>:
 8005b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b7e:	460e      	mov	r6, r1
 8005b80:	4614      	mov	r4, r2
 8005b82:	4605      	mov	r5, r0
 8005b84:	b118      	cbz	r0, 8005b8e <__swbuf_r+0x12>
 8005b86:	6983      	ldr	r3, [r0, #24]
 8005b88:	b90b      	cbnz	r3, 8005b8e <__swbuf_r+0x12>
 8005b8a:	f000 f9e3 	bl	8005f54 <__sinit>
 8005b8e:	4b21      	ldr	r3, [pc, #132]	; (8005c14 <__swbuf_r+0x98>)
 8005b90:	429c      	cmp	r4, r3
 8005b92:	d12b      	bne.n	8005bec <__swbuf_r+0x70>
 8005b94:	686c      	ldr	r4, [r5, #4]
 8005b96:	69a3      	ldr	r3, [r4, #24]
 8005b98:	60a3      	str	r3, [r4, #8]
 8005b9a:	89a3      	ldrh	r3, [r4, #12]
 8005b9c:	071a      	lsls	r2, r3, #28
 8005b9e:	d52f      	bpl.n	8005c00 <__swbuf_r+0x84>
 8005ba0:	6923      	ldr	r3, [r4, #16]
 8005ba2:	b36b      	cbz	r3, 8005c00 <__swbuf_r+0x84>
 8005ba4:	6923      	ldr	r3, [r4, #16]
 8005ba6:	6820      	ldr	r0, [r4, #0]
 8005ba8:	b2f6      	uxtb	r6, r6
 8005baa:	1ac0      	subs	r0, r0, r3
 8005bac:	6963      	ldr	r3, [r4, #20]
 8005bae:	4637      	mov	r7, r6
 8005bb0:	4283      	cmp	r3, r0
 8005bb2:	dc04      	bgt.n	8005bbe <__swbuf_r+0x42>
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f000 f938 	bl	8005e2c <_fflush_r>
 8005bbc:	bb30      	cbnz	r0, 8005c0c <__swbuf_r+0x90>
 8005bbe:	68a3      	ldr	r3, [r4, #8]
 8005bc0:	3001      	adds	r0, #1
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	60a3      	str	r3, [r4, #8]
 8005bc6:	6823      	ldr	r3, [r4, #0]
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	6022      	str	r2, [r4, #0]
 8005bcc:	701e      	strb	r6, [r3, #0]
 8005bce:	6963      	ldr	r3, [r4, #20]
 8005bd0:	4283      	cmp	r3, r0
 8005bd2:	d004      	beq.n	8005bde <__swbuf_r+0x62>
 8005bd4:	89a3      	ldrh	r3, [r4, #12]
 8005bd6:	07db      	lsls	r3, r3, #31
 8005bd8:	d506      	bpl.n	8005be8 <__swbuf_r+0x6c>
 8005bda:	2e0a      	cmp	r6, #10
 8005bdc:	d104      	bne.n	8005be8 <__swbuf_r+0x6c>
 8005bde:	4621      	mov	r1, r4
 8005be0:	4628      	mov	r0, r5
 8005be2:	f000 f923 	bl	8005e2c <_fflush_r>
 8005be6:	b988      	cbnz	r0, 8005c0c <__swbuf_r+0x90>
 8005be8:	4638      	mov	r0, r7
 8005bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bec:	4b0a      	ldr	r3, [pc, #40]	; (8005c18 <__swbuf_r+0x9c>)
 8005bee:	429c      	cmp	r4, r3
 8005bf0:	d101      	bne.n	8005bf6 <__swbuf_r+0x7a>
 8005bf2:	68ac      	ldr	r4, [r5, #8]
 8005bf4:	e7cf      	b.n	8005b96 <__swbuf_r+0x1a>
 8005bf6:	4b09      	ldr	r3, [pc, #36]	; (8005c1c <__swbuf_r+0xa0>)
 8005bf8:	429c      	cmp	r4, r3
 8005bfa:	bf08      	it	eq
 8005bfc:	68ec      	ldreq	r4, [r5, #12]
 8005bfe:	e7ca      	b.n	8005b96 <__swbuf_r+0x1a>
 8005c00:	4621      	mov	r1, r4
 8005c02:	4628      	mov	r0, r5
 8005c04:	f000 f81a 	bl	8005c3c <__swsetup_r>
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	d0cb      	beq.n	8005ba4 <__swbuf_r+0x28>
 8005c0c:	f04f 37ff 	mov.w	r7, #4294967295
 8005c10:	e7ea      	b.n	8005be8 <__swbuf_r+0x6c>
 8005c12:	bf00      	nop
 8005c14:	08006b04 	.word	0x08006b04
 8005c18:	08006b24 	.word	0x08006b24
 8005c1c:	08006ae4 	.word	0x08006ae4

08005c20 <__ascii_wctomb>:
 8005c20:	4603      	mov	r3, r0
 8005c22:	4608      	mov	r0, r1
 8005c24:	b141      	cbz	r1, 8005c38 <__ascii_wctomb+0x18>
 8005c26:	2aff      	cmp	r2, #255	; 0xff
 8005c28:	d904      	bls.n	8005c34 <__ascii_wctomb+0x14>
 8005c2a:	228a      	movs	r2, #138	; 0x8a
 8005c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	4770      	bx	lr
 8005c34:	2001      	movs	r0, #1
 8005c36:	700a      	strb	r2, [r1, #0]
 8005c38:	4770      	bx	lr
	...

08005c3c <__swsetup_r>:
 8005c3c:	4b32      	ldr	r3, [pc, #200]	; (8005d08 <__swsetup_r+0xcc>)
 8005c3e:	b570      	push	{r4, r5, r6, lr}
 8005c40:	681d      	ldr	r5, [r3, #0]
 8005c42:	4606      	mov	r6, r0
 8005c44:	460c      	mov	r4, r1
 8005c46:	b125      	cbz	r5, 8005c52 <__swsetup_r+0x16>
 8005c48:	69ab      	ldr	r3, [r5, #24]
 8005c4a:	b913      	cbnz	r3, 8005c52 <__swsetup_r+0x16>
 8005c4c:	4628      	mov	r0, r5
 8005c4e:	f000 f981 	bl	8005f54 <__sinit>
 8005c52:	4b2e      	ldr	r3, [pc, #184]	; (8005d0c <__swsetup_r+0xd0>)
 8005c54:	429c      	cmp	r4, r3
 8005c56:	d10f      	bne.n	8005c78 <__swsetup_r+0x3c>
 8005c58:	686c      	ldr	r4, [r5, #4]
 8005c5a:	89a3      	ldrh	r3, [r4, #12]
 8005c5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c60:	0719      	lsls	r1, r3, #28
 8005c62:	d42c      	bmi.n	8005cbe <__swsetup_r+0x82>
 8005c64:	06dd      	lsls	r5, r3, #27
 8005c66:	d411      	bmi.n	8005c8c <__swsetup_r+0x50>
 8005c68:	2309      	movs	r3, #9
 8005c6a:	6033      	str	r3, [r6, #0]
 8005c6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c70:	f04f 30ff 	mov.w	r0, #4294967295
 8005c74:	81a3      	strh	r3, [r4, #12]
 8005c76:	e03e      	b.n	8005cf6 <__swsetup_r+0xba>
 8005c78:	4b25      	ldr	r3, [pc, #148]	; (8005d10 <__swsetup_r+0xd4>)
 8005c7a:	429c      	cmp	r4, r3
 8005c7c:	d101      	bne.n	8005c82 <__swsetup_r+0x46>
 8005c7e:	68ac      	ldr	r4, [r5, #8]
 8005c80:	e7eb      	b.n	8005c5a <__swsetup_r+0x1e>
 8005c82:	4b24      	ldr	r3, [pc, #144]	; (8005d14 <__swsetup_r+0xd8>)
 8005c84:	429c      	cmp	r4, r3
 8005c86:	bf08      	it	eq
 8005c88:	68ec      	ldreq	r4, [r5, #12]
 8005c8a:	e7e6      	b.n	8005c5a <__swsetup_r+0x1e>
 8005c8c:	0758      	lsls	r0, r3, #29
 8005c8e:	d512      	bpl.n	8005cb6 <__swsetup_r+0x7a>
 8005c90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c92:	b141      	cbz	r1, 8005ca6 <__swsetup_r+0x6a>
 8005c94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c98:	4299      	cmp	r1, r3
 8005c9a:	d002      	beq.n	8005ca2 <__swsetup_r+0x66>
 8005c9c:	4630      	mov	r0, r6
 8005c9e:	f7ff fb37 	bl	8005310 <_free_r>
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	6363      	str	r3, [r4, #52]	; 0x34
 8005ca6:	89a3      	ldrh	r3, [r4, #12]
 8005ca8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005cac:	81a3      	strh	r3, [r4, #12]
 8005cae:	2300      	movs	r3, #0
 8005cb0:	6063      	str	r3, [r4, #4]
 8005cb2:	6923      	ldr	r3, [r4, #16]
 8005cb4:	6023      	str	r3, [r4, #0]
 8005cb6:	89a3      	ldrh	r3, [r4, #12]
 8005cb8:	f043 0308 	orr.w	r3, r3, #8
 8005cbc:	81a3      	strh	r3, [r4, #12]
 8005cbe:	6923      	ldr	r3, [r4, #16]
 8005cc0:	b94b      	cbnz	r3, 8005cd6 <__swsetup_r+0x9a>
 8005cc2:	89a3      	ldrh	r3, [r4, #12]
 8005cc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005cc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ccc:	d003      	beq.n	8005cd6 <__swsetup_r+0x9a>
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4630      	mov	r0, r6
 8005cd2:	f000 fa05 	bl	80060e0 <__smakebuf_r>
 8005cd6:	89a0      	ldrh	r0, [r4, #12]
 8005cd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005cdc:	f010 0301 	ands.w	r3, r0, #1
 8005ce0:	d00a      	beq.n	8005cf8 <__swsetup_r+0xbc>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	60a3      	str	r3, [r4, #8]
 8005ce6:	6963      	ldr	r3, [r4, #20]
 8005ce8:	425b      	negs	r3, r3
 8005cea:	61a3      	str	r3, [r4, #24]
 8005cec:	6923      	ldr	r3, [r4, #16]
 8005cee:	b943      	cbnz	r3, 8005d02 <__swsetup_r+0xc6>
 8005cf0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005cf4:	d1ba      	bne.n	8005c6c <__swsetup_r+0x30>
 8005cf6:	bd70      	pop	{r4, r5, r6, pc}
 8005cf8:	0781      	lsls	r1, r0, #30
 8005cfa:	bf58      	it	pl
 8005cfc:	6963      	ldrpl	r3, [r4, #20]
 8005cfe:	60a3      	str	r3, [r4, #8]
 8005d00:	e7f4      	b.n	8005cec <__swsetup_r+0xb0>
 8005d02:	2000      	movs	r0, #0
 8005d04:	e7f7      	b.n	8005cf6 <__swsetup_r+0xba>
 8005d06:	bf00      	nop
 8005d08:	2000000c 	.word	0x2000000c
 8005d0c:	08006b04 	.word	0x08006b04
 8005d10:	08006b24 	.word	0x08006b24
 8005d14:	08006ae4 	.word	0x08006ae4

08005d18 <abort>:
 8005d18:	2006      	movs	r0, #6
 8005d1a:	b508      	push	{r3, lr}
 8005d1c:	f000 fa50 	bl	80061c0 <raise>
 8005d20:	2001      	movs	r0, #1
 8005d22:	f7fb f9f8 	bl	8001116 <_exit>
	...

08005d28 <__sflush_r>:
 8005d28:	898a      	ldrh	r2, [r1, #12]
 8005d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2c:	4605      	mov	r5, r0
 8005d2e:	0710      	lsls	r0, r2, #28
 8005d30:	460c      	mov	r4, r1
 8005d32:	d457      	bmi.n	8005de4 <__sflush_r+0xbc>
 8005d34:	684b      	ldr	r3, [r1, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	dc04      	bgt.n	8005d44 <__sflush_r+0x1c>
 8005d3a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	dc01      	bgt.n	8005d44 <__sflush_r+0x1c>
 8005d40:	2000      	movs	r0, #0
 8005d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d46:	2e00      	cmp	r6, #0
 8005d48:	d0fa      	beq.n	8005d40 <__sflush_r+0x18>
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d50:	682f      	ldr	r7, [r5, #0]
 8005d52:	602b      	str	r3, [r5, #0]
 8005d54:	d032      	beq.n	8005dbc <__sflush_r+0x94>
 8005d56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d58:	89a3      	ldrh	r3, [r4, #12]
 8005d5a:	075a      	lsls	r2, r3, #29
 8005d5c:	d505      	bpl.n	8005d6a <__sflush_r+0x42>
 8005d5e:	6863      	ldr	r3, [r4, #4]
 8005d60:	1ac0      	subs	r0, r0, r3
 8005d62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d64:	b10b      	cbz	r3, 8005d6a <__sflush_r+0x42>
 8005d66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d68:	1ac0      	subs	r0, r0, r3
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d70:	4628      	mov	r0, r5
 8005d72:	6a21      	ldr	r1, [r4, #32]
 8005d74:	47b0      	blx	r6
 8005d76:	1c43      	adds	r3, r0, #1
 8005d78:	89a3      	ldrh	r3, [r4, #12]
 8005d7a:	d106      	bne.n	8005d8a <__sflush_r+0x62>
 8005d7c:	6829      	ldr	r1, [r5, #0]
 8005d7e:	291d      	cmp	r1, #29
 8005d80:	d82c      	bhi.n	8005ddc <__sflush_r+0xb4>
 8005d82:	4a29      	ldr	r2, [pc, #164]	; (8005e28 <__sflush_r+0x100>)
 8005d84:	40ca      	lsrs	r2, r1
 8005d86:	07d6      	lsls	r6, r2, #31
 8005d88:	d528      	bpl.n	8005ddc <__sflush_r+0xb4>
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	6062      	str	r2, [r4, #4]
 8005d8e:	6922      	ldr	r2, [r4, #16]
 8005d90:	04d9      	lsls	r1, r3, #19
 8005d92:	6022      	str	r2, [r4, #0]
 8005d94:	d504      	bpl.n	8005da0 <__sflush_r+0x78>
 8005d96:	1c42      	adds	r2, r0, #1
 8005d98:	d101      	bne.n	8005d9e <__sflush_r+0x76>
 8005d9a:	682b      	ldr	r3, [r5, #0]
 8005d9c:	b903      	cbnz	r3, 8005da0 <__sflush_r+0x78>
 8005d9e:	6560      	str	r0, [r4, #84]	; 0x54
 8005da0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005da2:	602f      	str	r7, [r5, #0]
 8005da4:	2900      	cmp	r1, #0
 8005da6:	d0cb      	beq.n	8005d40 <__sflush_r+0x18>
 8005da8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005dac:	4299      	cmp	r1, r3
 8005dae:	d002      	beq.n	8005db6 <__sflush_r+0x8e>
 8005db0:	4628      	mov	r0, r5
 8005db2:	f7ff faad 	bl	8005310 <_free_r>
 8005db6:	2000      	movs	r0, #0
 8005db8:	6360      	str	r0, [r4, #52]	; 0x34
 8005dba:	e7c2      	b.n	8005d42 <__sflush_r+0x1a>
 8005dbc:	6a21      	ldr	r1, [r4, #32]
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	4628      	mov	r0, r5
 8005dc2:	47b0      	blx	r6
 8005dc4:	1c41      	adds	r1, r0, #1
 8005dc6:	d1c7      	bne.n	8005d58 <__sflush_r+0x30>
 8005dc8:	682b      	ldr	r3, [r5, #0]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d0c4      	beq.n	8005d58 <__sflush_r+0x30>
 8005dce:	2b1d      	cmp	r3, #29
 8005dd0:	d001      	beq.n	8005dd6 <__sflush_r+0xae>
 8005dd2:	2b16      	cmp	r3, #22
 8005dd4:	d101      	bne.n	8005dda <__sflush_r+0xb2>
 8005dd6:	602f      	str	r7, [r5, #0]
 8005dd8:	e7b2      	b.n	8005d40 <__sflush_r+0x18>
 8005dda:	89a3      	ldrh	r3, [r4, #12]
 8005ddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005de0:	81a3      	strh	r3, [r4, #12]
 8005de2:	e7ae      	b.n	8005d42 <__sflush_r+0x1a>
 8005de4:	690f      	ldr	r7, [r1, #16]
 8005de6:	2f00      	cmp	r7, #0
 8005de8:	d0aa      	beq.n	8005d40 <__sflush_r+0x18>
 8005dea:	0793      	lsls	r3, r2, #30
 8005dec:	bf18      	it	ne
 8005dee:	2300      	movne	r3, #0
 8005df0:	680e      	ldr	r6, [r1, #0]
 8005df2:	bf08      	it	eq
 8005df4:	694b      	ldreq	r3, [r1, #20]
 8005df6:	1bf6      	subs	r6, r6, r7
 8005df8:	600f      	str	r7, [r1, #0]
 8005dfa:	608b      	str	r3, [r1, #8]
 8005dfc:	2e00      	cmp	r6, #0
 8005dfe:	dd9f      	ble.n	8005d40 <__sflush_r+0x18>
 8005e00:	4633      	mov	r3, r6
 8005e02:	463a      	mov	r2, r7
 8005e04:	4628      	mov	r0, r5
 8005e06:	6a21      	ldr	r1, [r4, #32]
 8005e08:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005e0c:	47e0      	blx	ip
 8005e0e:	2800      	cmp	r0, #0
 8005e10:	dc06      	bgt.n	8005e20 <__sflush_r+0xf8>
 8005e12:	89a3      	ldrh	r3, [r4, #12]
 8005e14:	f04f 30ff 	mov.w	r0, #4294967295
 8005e18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e1c:	81a3      	strh	r3, [r4, #12]
 8005e1e:	e790      	b.n	8005d42 <__sflush_r+0x1a>
 8005e20:	4407      	add	r7, r0
 8005e22:	1a36      	subs	r6, r6, r0
 8005e24:	e7ea      	b.n	8005dfc <__sflush_r+0xd4>
 8005e26:	bf00      	nop
 8005e28:	20400001 	.word	0x20400001

08005e2c <_fflush_r>:
 8005e2c:	b538      	push	{r3, r4, r5, lr}
 8005e2e:	690b      	ldr	r3, [r1, #16]
 8005e30:	4605      	mov	r5, r0
 8005e32:	460c      	mov	r4, r1
 8005e34:	b913      	cbnz	r3, 8005e3c <_fflush_r+0x10>
 8005e36:	2500      	movs	r5, #0
 8005e38:	4628      	mov	r0, r5
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	b118      	cbz	r0, 8005e46 <_fflush_r+0x1a>
 8005e3e:	6983      	ldr	r3, [r0, #24]
 8005e40:	b90b      	cbnz	r3, 8005e46 <_fflush_r+0x1a>
 8005e42:	f000 f887 	bl	8005f54 <__sinit>
 8005e46:	4b14      	ldr	r3, [pc, #80]	; (8005e98 <_fflush_r+0x6c>)
 8005e48:	429c      	cmp	r4, r3
 8005e4a:	d11b      	bne.n	8005e84 <_fflush_r+0x58>
 8005e4c:	686c      	ldr	r4, [r5, #4]
 8005e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d0ef      	beq.n	8005e36 <_fflush_r+0xa>
 8005e56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e58:	07d0      	lsls	r0, r2, #31
 8005e5a:	d404      	bmi.n	8005e66 <_fflush_r+0x3a>
 8005e5c:	0599      	lsls	r1, r3, #22
 8005e5e:	d402      	bmi.n	8005e66 <_fflush_r+0x3a>
 8005e60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e62:	f000 f915 	bl	8006090 <__retarget_lock_acquire_recursive>
 8005e66:	4628      	mov	r0, r5
 8005e68:	4621      	mov	r1, r4
 8005e6a:	f7ff ff5d 	bl	8005d28 <__sflush_r>
 8005e6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e70:	4605      	mov	r5, r0
 8005e72:	07da      	lsls	r2, r3, #31
 8005e74:	d4e0      	bmi.n	8005e38 <_fflush_r+0xc>
 8005e76:	89a3      	ldrh	r3, [r4, #12]
 8005e78:	059b      	lsls	r3, r3, #22
 8005e7a:	d4dd      	bmi.n	8005e38 <_fflush_r+0xc>
 8005e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e7e:	f000 f908 	bl	8006092 <__retarget_lock_release_recursive>
 8005e82:	e7d9      	b.n	8005e38 <_fflush_r+0xc>
 8005e84:	4b05      	ldr	r3, [pc, #20]	; (8005e9c <_fflush_r+0x70>)
 8005e86:	429c      	cmp	r4, r3
 8005e88:	d101      	bne.n	8005e8e <_fflush_r+0x62>
 8005e8a:	68ac      	ldr	r4, [r5, #8]
 8005e8c:	e7df      	b.n	8005e4e <_fflush_r+0x22>
 8005e8e:	4b04      	ldr	r3, [pc, #16]	; (8005ea0 <_fflush_r+0x74>)
 8005e90:	429c      	cmp	r4, r3
 8005e92:	bf08      	it	eq
 8005e94:	68ec      	ldreq	r4, [r5, #12]
 8005e96:	e7da      	b.n	8005e4e <_fflush_r+0x22>
 8005e98:	08006b04 	.word	0x08006b04
 8005e9c:	08006b24 	.word	0x08006b24
 8005ea0:	08006ae4 	.word	0x08006ae4

08005ea4 <std>:
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	b510      	push	{r4, lr}
 8005ea8:	4604      	mov	r4, r0
 8005eaa:	e9c0 3300 	strd	r3, r3, [r0]
 8005eae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005eb2:	6083      	str	r3, [r0, #8]
 8005eb4:	8181      	strh	r1, [r0, #12]
 8005eb6:	6643      	str	r3, [r0, #100]	; 0x64
 8005eb8:	81c2      	strh	r2, [r0, #14]
 8005eba:	6183      	str	r3, [r0, #24]
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	2208      	movs	r2, #8
 8005ec0:	305c      	adds	r0, #92	; 0x5c
 8005ec2:	f7fd fb51 	bl	8003568 <memset>
 8005ec6:	4b05      	ldr	r3, [pc, #20]	; (8005edc <std+0x38>)
 8005ec8:	6224      	str	r4, [r4, #32]
 8005eca:	6263      	str	r3, [r4, #36]	; 0x24
 8005ecc:	4b04      	ldr	r3, [pc, #16]	; (8005ee0 <std+0x3c>)
 8005ece:	62a3      	str	r3, [r4, #40]	; 0x28
 8005ed0:	4b04      	ldr	r3, [pc, #16]	; (8005ee4 <std+0x40>)
 8005ed2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005ed4:	4b04      	ldr	r3, [pc, #16]	; (8005ee8 <std+0x44>)
 8005ed6:	6323      	str	r3, [r4, #48]	; 0x30
 8005ed8:	bd10      	pop	{r4, pc}
 8005eda:	bf00      	nop
 8005edc:	080061f9 	.word	0x080061f9
 8005ee0:	0800621b 	.word	0x0800621b
 8005ee4:	08006253 	.word	0x08006253
 8005ee8:	08006277 	.word	0x08006277

08005eec <_cleanup_r>:
 8005eec:	4901      	ldr	r1, [pc, #4]	; (8005ef4 <_cleanup_r+0x8>)
 8005eee:	f000 b8af 	b.w	8006050 <_fwalk_reent>
 8005ef2:	bf00      	nop
 8005ef4:	08005e2d 	.word	0x08005e2d

08005ef8 <__sfmoreglue>:
 8005ef8:	2268      	movs	r2, #104	; 0x68
 8005efa:	b570      	push	{r4, r5, r6, lr}
 8005efc:	1e4d      	subs	r5, r1, #1
 8005efe:	4355      	muls	r5, r2
 8005f00:	460e      	mov	r6, r1
 8005f02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005f06:	f7ff fa6b 	bl	80053e0 <_malloc_r>
 8005f0a:	4604      	mov	r4, r0
 8005f0c:	b140      	cbz	r0, 8005f20 <__sfmoreglue+0x28>
 8005f0e:	2100      	movs	r1, #0
 8005f10:	e9c0 1600 	strd	r1, r6, [r0]
 8005f14:	300c      	adds	r0, #12
 8005f16:	60a0      	str	r0, [r4, #8]
 8005f18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005f1c:	f7fd fb24 	bl	8003568 <memset>
 8005f20:	4620      	mov	r0, r4
 8005f22:	bd70      	pop	{r4, r5, r6, pc}

08005f24 <__sfp_lock_acquire>:
 8005f24:	4801      	ldr	r0, [pc, #4]	; (8005f2c <__sfp_lock_acquire+0x8>)
 8005f26:	f000 b8b3 	b.w	8006090 <__retarget_lock_acquire_recursive>
 8005f2a:	bf00      	nop
 8005f2c:	200002a5 	.word	0x200002a5

08005f30 <__sfp_lock_release>:
 8005f30:	4801      	ldr	r0, [pc, #4]	; (8005f38 <__sfp_lock_release+0x8>)
 8005f32:	f000 b8ae 	b.w	8006092 <__retarget_lock_release_recursive>
 8005f36:	bf00      	nop
 8005f38:	200002a5 	.word	0x200002a5

08005f3c <__sinit_lock_acquire>:
 8005f3c:	4801      	ldr	r0, [pc, #4]	; (8005f44 <__sinit_lock_acquire+0x8>)
 8005f3e:	f000 b8a7 	b.w	8006090 <__retarget_lock_acquire_recursive>
 8005f42:	bf00      	nop
 8005f44:	200002a6 	.word	0x200002a6

08005f48 <__sinit_lock_release>:
 8005f48:	4801      	ldr	r0, [pc, #4]	; (8005f50 <__sinit_lock_release+0x8>)
 8005f4a:	f000 b8a2 	b.w	8006092 <__retarget_lock_release_recursive>
 8005f4e:	bf00      	nop
 8005f50:	200002a6 	.word	0x200002a6

08005f54 <__sinit>:
 8005f54:	b510      	push	{r4, lr}
 8005f56:	4604      	mov	r4, r0
 8005f58:	f7ff fff0 	bl	8005f3c <__sinit_lock_acquire>
 8005f5c:	69a3      	ldr	r3, [r4, #24]
 8005f5e:	b11b      	cbz	r3, 8005f68 <__sinit+0x14>
 8005f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f64:	f7ff bff0 	b.w	8005f48 <__sinit_lock_release>
 8005f68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005f6c:	6523      	str	r3, [r4, #80]	; 0x50
 8005f6e:	4b13      	ldr	r3, [pc, #76]	; (8005fbc <__sinit+0x68>)
 8005f70:	4a13      	ldr	r2, [pc, #76]	; (8005fc0 <__sinit+0x6c>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	62a2      	str	r2, [r4, #40]	; 0x28
 8005f76:	42a3      	cmp	r3, r4
 8005f78:	bf08      	it	eq
 8005f7a:	2301      	moveq	r3, #1
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	bf08      	it	eq
 8005f80:	61a3      	streq	r3, [r4, #24]
 8005f82:	f000 f81f 	bl	8005fc4 <__sfp>
 8005f86:	6060      	str	r0, [r4, #4]
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f000 f81b 	bl	8005fc4 <__sfp>
 8005f8e:	60a0      	str	r0, [r4, #8]
 8005f90:	4620      	mov	r0, r4
 8005f92:	f000 f817 	bl	8005fc4 <__sfp>
 8005f96:	2200      	movs	r2, #0
 8005f98:	2104      	movs	r1, #4
 8005f9a:	60e0      	str	r0, [r4, #12]
 8005f9c:	6860      	ldr	r0, [r4, #4]
 8005f9e:	f7ff ff81 	bl	8005ea4 <std>
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	2109      	movs	r1, #9
 8005fa6:	68a0      	ldr	r0, [r4, #8]
 8005fa8:	f7ff ff7c 	bl	8005ea4 <std>
 8005fac:	2202      	movs	r2, #2
 8005fae:	2112      	movs	r1, #18
 8005fb0:	68e0      	ldr	r0, [r4, #12]
 8005fb2:	f7ff ff77 	bl	8005ea4 <std>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	61a3      	str	r3, [r4, #24]
 8005fba:	e7d1      	b.n	8005f60 <__sinit+0xc>
 8005fbc:	0800676c 	.word	0x0800676c
 8005fc0:	08005eed 	.word	0x08005eed

08005fc4 <__sfp>:
 8005fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fc6:	4607      	mov	r7, r0
 8005fc8:	f7ff ffac 	bl	8005f24 <__sfp_lock_acquire>
 8005fcc:	4b1e      	ldr	r3, [pc, #120]	; (8006048 <__sfp+0x84>)
 8005fce:	681e      	ldr	r6, [r3, #0]
 8005fd0:	69b3      	ldr	r3, [r6, #24]
 8005fd2:	b913      	cbnz	r3, 8005fda <__sfp+0x16>
 8005fd4:	4630      	mov	r0, r6
 8005fd6:	f7ff ffbd 	bl	8005f54 <__sinit>
 8005fda:	3648      	adds	r6, #72	; 0x48
 8005fdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	d503      	bpl.n	8005fec <__sfp+0x28>
 8005fe4:	6833      	ldr	r3, [r6, #0]
 8005fe6:	b30b      	cbz	r3, 800602c <__sfp+0x68>
 8005fe8:	6836      	ldr	r6, [r6, #0]
 8005fea:	e7f7      	b.n	8005fdc <__sfp+0x18>
 8005fec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ff0:	b9d5      	cbnz	r5, 8006028 <__sfp+0x64>
 8005ff2:	4b16      	ldr	r3, [pc, #88]	; (800604c <__sfp+0x88>)
 8005ff4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005ff8:	60e3      	str	r3, [r4, #12]
 8005ffa:	6665      	str	r5, [r4, #100]	; 0x64
 8005ffc:	f000 f847 	bl	800608e <__retarget_lock_init_recursive>
 8006000:	f7ff ff96 	bl	8005f30 <__sfp_lock_release>
 8006004:	2208      	movs	r2, #8
 8006006:	4629      	mov	r1, r5
 8006008:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800600c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006010:	6025      	str	r5, [r4, #0]
 8006012:	61a5      	str	r5, [r4, #24]
 8006014:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006018:	f7fd faa6 	bl	8003568 <memset>
 800601c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006020:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006024:	4620      	mov	r0, r4
 8006026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006028:	3468      	adds	r4, #104	; 0x68
 800602a:	e7d9      	b.n	8005fe0 <__sfp+0x1c>
 800602c:	2104      	movs	r1, #4
 800602e:	4638      	mov	r0, r7
 8006030:	f7ff ff62 	bl	8005ef8 <__sfmoreglue>
 8006034:	4604      	mov	r4, r0
 8006036:	6030      	str	r0, [r6, #0]
 8006038:	2800      	cmp	r0, #0
 800603a:	d1d5      	bne.n	8005fe8 <__sfp+0x24>
 800603c:	f7ff ff78 	bl	8005f30 <__sfp_lock_release>
 8006040:	230c      	movs	r3, #12
 8006042:	603b      	str	r3, [r7, #0]
 8006044:	e7ee      	b.n	8006024 <__sfp+0x60>
 8006046:	bf00      	nop
 8006048:	0800676c 	.word	0x0800676c
 800604c:	ffff0001 	.word	0xffff0001

08006050 <_fwalk_reent>:
 8006050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006054:	4606      	mov	r6, r0
 8006056:	4688      	mov	r8, r1
 8006058:	2700      	movs	r7, #0
 800605a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800605e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006062:	f1b9 0901 	subs.w	r9, r9, #1
 8006066:	d505      	bpl.n	8006074 <_fwalk_reent+0x24>
 8006068:	6824      	ldr	r4, [r4, #0]
 800606a:	2c00      	cmp	r4, #0
 800606c:	d1f7      	bne.n	800605e <_fwalk_reent+0xe>
 800606e:	4638      	mov	r0, r7
 8006070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006074:	89ab      	ldrh	r3, [r5, #12]
 8006076:	2b01      	cmp	r3, #1
 8006078:	d907      	bls.n	800608a <_fwalk_reent+0x3a>
 800607a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800607e:	3301      	adds	r3, #1
 8006080:	d003      	beq.n	800608a <_fwalk_reent+0x3a>
 8006082:	4629      	mov	r1, r5
 8006084:	4630      	mov	r0, r6
 8006086:	47c0      	blx	r8
 8006088:	4307      	orrs	r7, r0
 800608a:	3568      	adds	r5, #104	; 0x68
 800608c:	e7e9      	b.n	8006062 <_fwalk_reent+0x12>

0800608e <__retarget_lock_init_recursive>:
 800608e:	4770      	bx	lr

08006090 <__retarget_lock_acquire_recursive>:
 8006090:	4770      	bx	lr

08006092 <__retarget_lock_release_recursive>:
 8006092:	4770      	bx	lr

08006094 <__swhatbuf_r>:
 8006094:	b570      	push	{r4, r5, r6, lr}
 8006096:	460e      	mov	r6, r1
 8006098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800609c:	4614      	mov	r4, r2
 800609e:	2900      	cmp	r1, #0
 80060a0:	461d      	mov	r5, r3
 80060a2:	b096      	sub	sp, #88	; 0x58
 80060a4:	da08      	bge.n	80060b8 <__swhatbuf_r+0x24>
 80060a6:	2200      	movs	r2, #0
 80060a8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80060ac:	602a      	str	r2, [r5, #0]
 80060ae:	061a      	lsls	r2, r3, #24
 80060b0:	d410      	bmi.n	80060d4 <__swhatbuf_r+0x40>
 80060b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80060b6:	e00e      	b.n	80060d6 <__swhatbuf_r+0x42>
 80060b8:	466a      	mov	r2, sp
 80060ba:	f000 f903 	bl	80062c4 <_fstat_r>
 80060be:	2800      	cmp	r0, #0
 80060c0:	dbf1      	blt.n	80060a6 <__swhatbuf_r+0x12>
 80060c2:	9a01      	ldr	r2, [sp, #4]
 80060c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80060c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80060cc:	425a      	negs	r2, r3
 80060ce:	415a      	adcs	r2, r3
 80060d0:	602a      	str	r2, [r5, #0]
 80060d2:	e7ee      	b.n	80060b2 <__swhatbuf_r+0x1e>
 80060d4:	2340      	movs	r3, #64	; 0x40
 80060d6:	2000      	movs	r0, #0
 80060d8:	6023      	str	r3, [r4, #0]
 80060da:	b016      	add	sp, #88	; 0x58
 80060dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080060e0 <__smakebuf_r>:
 80060e0:	898b      	ldrh	r3, [r1, #12]
 80060e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80060e4:	079d      	lsls	r5, r3, #30
 80060e6:	4606      	mov	r6, r0
 80060e8:	460c      	mov	r4, r1
 80060ea:	d507      	bpl.n	80060fc <__smakebuf_r+0x1c>
 80060ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80060f0:	6023      	str	r3, [r4, #0]
 80060f2:	6123      	str	r3, [r4, #16]
 80060f4:	2301      	movs	r3, #1
 80060f6:	6163      	str	r3, [r4, #20]
 80060f8:	b002      	add	sp, #8
 80060fa:	bd70      	pop	{r4, r5, r6, pc}
 80060fc:	466a      	mov	r2, sp
 80060fe:	ab01      	add	r3, sp, #4
 8006100:	f7ff ffc8 	bl	8006094 <__swhatbuf_r>
 8006104:	9900      	ldr	r1, [sp, #0]
 8006106:	4605      	mov	r5, r0
 8006108:	4630      	mov	r0, r6
 800610a:	f7ff f969 	bl	80053e0 <_malloc_r>
 800610e:	b948      	cbnz	r0, 8006124 <__smakebuf_r+0x44>
 8006110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006114:	059a      	lsls	r2, r3, #22
 8006116:	d4ef      	bmi.n	80060f8 <__smakebuf_r+0x18>
 8006118:	f023 0303 	bic.w	r3, r3, #3
 800611c:	f043 0302 	orr.w	r3, r3, #2
 8006120:	81a3      	strh	r3, [r4, #12]
 8006122:	e7e3      	b.n	80060ec <__smakebuf_r+0xc>
 8006124:	4b0d      	ldr	r3, [pc, #52]	; (800615c <__smakebuf_r+0x7c>)
 8006126:	62b3      	str	r3, [r6, #40]	; 0x28
 8006128:	89a3      	ldrh	r3, [r4, #12]
 800612a:	6020      	str	r0, [r4, #0]
 800612c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006130:	81a3      	strh	r3, [r4, #12]
 8006132:	9b00      	ldr	r3, [sp, #0]
 8006134:	6120      	str	r0, [r4, #16]
 8006136:	6163      	str	r3, [r4, #20]
 8006138:	9b01      	ldr	r3, [sp, #4]
 800613a:	b15b      	cbz	r3, 8006154 <__smakebuf_r+0x74>
 800613c:	4630      	mov	r0, r6
 800613e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006142:	f000 f8d1 	bl	80062e8 <_isatty_r>
 8006146:	b128      	cbz	r0, 8006154 <__smakebuf_r+0x74>
 8006148:	89a3      	ldrh	r3, [r4, #12]
 800614a:	f023 0303 	bic.w	r3, r3, #3
 800614e:	f043 0301 	orr.w	r3, r3, #1
 8006152:	81a3      	strh	r3, [r4, #12]
 8006154:	89a0      	ldrh	r0, [r4, #12]
 8006156:	4305      	orrs	r5, r0
 8006158:	81a5      	strh	r5, [r4, #12]
 800615a:	e7cd      	b.n	80060f8 <__smakebuf_r+0x18>
 800615c:	08005eed 	.word	0x08005eed

08006160 <_malloc_usable_size_r>:
 8006160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006164:	1f18      	subs	r0, r3, #4
 8006166:	2b00      	cmp	r3, #0
 8006168:	bfbc      	itt	lt
 800616a:	580b      	ldrlt	r3, [r1, r0]
 800616c:	18c0      	addlt	r0, r0, r3
 800616e:	4770      	bx	lr

08006170 <_raise_r>:
 8006170:	291f      	cmp	r1, #31
 8006172:	b538      	push	{r3, r4, r5, lr}
 8006174:	4604      	mov	r4, r0
 8006176:	460d      	mov	r5, r1
 8006178:	d904      	bls.n	8006184 <_raise_r+0x14>
 800617a:	2316      	movs	r3, #22
 800617c:	6003      	str	r3, [r0, #0]
 800617e:	f04f 30ff 	mov.w	r0, #4294967295
 8006182:	bd38      	pop	{r3, r4, r5, pc}
 8006184:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006186:	b112      	cbz	r2, 800618e <_raise_r+0x1e>
 8006188:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800618c:	b94b      	cbnz	r3, 80061a2 <_raise_r+0x32>
 800618e:	4620      	mov	r0, r4
 8006190:	f000 f830 	bl	80061f4 <_getpid_r>
 8006194:	462a      	mov	r2, r5
 8006196:	4601      	mov	r1, r0
 8006198:	4620      	mov	r0, r4
 800619a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800619e:	f000 b817 	b.w	80061d0 <_kill_r>
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d00a      	beq.n	80061bc <_raise_r+0x4c>
 80061a6:	1c59      	adds	r1, r3, #1
 80061a8:	d103      	bne.n	80061b2 <_raise_r+0x42>
 80061aa:	2316      	movs	r3, #22
 80061ac:	6003      	str	r3, [r0, #0]
 80061ae:	2001      	movs	r0, #1
 80061b0:	e7e7      	b.n	8006182 <_raise_r+0x12>
 80061b2:	2400      	movs	r4, #0
 80061b4:	4628      	mov	r0, r5
 80061b6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80061ba:	4798      	blx	r3
 80061bc:	2000      	movs	r0, #0
 80061be:	e7e0      	b.n	8006182 <_raise_r+0x12>

080061c0 <raise>:
 80061c0:	4b02      	ldr	r3, [pc, #8]	; (80061cc <raise+0xc>)
 80061c2:	4601      	mov	r1, r0
 80061c4:	6818      	ldr	r0, [r3, #0]
 80061c6:	f7ff bfd3 	b.w	8006170 <_raise_r>
 80061ca:	bf00      	nop
 80061cc:	2000000c 	.word	0x2000000c

080061d0 <_kill_r>:
 80061d0:	b538      	push	{r3, r4, r5, lr}
 80061d2:	2300      	movs	r3, #0
 80061d4:	4d06      	ldr	r5, [pc, #24]	; (80061f0 <_kill_r+0x20>)
 80061d6:	4604      	mov	r4, r0
 80061d8:	4608      	mov	r0, r1
 80061da:	4611      	mov	r1, r2
 80061dc:	602b      	str	r3, [r5, #0]
 80061de:	f7fa ff8a 	bl	80010f6 <_kill>
 80061e2:	1c43      	adds	r3, r0, #1
 80061e4:	d102      	bne.n	80061ec <_kill_r+0x1c>
 80061e6:	682b      	ldr	r3, [r5, #0]
 80061e8:	b103      	cbz	r3, 80061ec <_kill_r+0x1c>
 80061ea:	6023      	str	r3, [r4, #0]
 80061ec:	bd38      	pop	{r3, r4, r5, pc}
 80061ee:	bf00      	nop
 80061f0:	200002a0 	.word	0x200002a0

080061f4 <_getpid_r>:
 80061f4:	f7fa bf78 	b.w	80010e8 <_getpid>

080061f8 <__sread>:
 80061f8:	b510      	push	{r4, lr}
 80061fa:	460c      	mov	r4, r1
 80061fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006200:	f000 f894 	bl	800632c <_read_r>
 8006204:	2800      	cmp	r0, #0
 8006206:	bfab      	itete	ge
 8006208:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800620a:	89a3      	ldrhlt	r3, [r4, #12]
 800620c:	181b      	addge	r3, r3, r0
 800620e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006212:	bfac      	ite	ge
 8006214:	6563      	strge	r3, [r4, #84]	; 0x54
 8006216:	81a3      	strhlt	r3, [r4, #12]
 8006218:	bd10      	pop	{r4, pc}

0800621a <__swrite>:
 800621a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800621e:	461f      	mov	r7, r3
 8006220:	898b      	ldrh	r3, [r1, #12]
 8006222:	4605      	mov	r5, r0
 8006224:	05db      	lsls	r3, r3, #23
 8006226:	460c      	mov	r4, r1
 8006228:	4616      	mov	r6, r2
 800622a:	d505      	bpl.n	8006238 <__swrite+0x1e>
 800622c:	2302      	movs	r3, #2
 800622e:	2200      	movs	r2, #0
 8006230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006234:	f000 f868 	bl	8006308 <_lseek_r>
 8006238:	89a3      	ldrh	r3, [r4, #12]
 800623a:	4632      	mov	r2, r6
 800623c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006240:	81a3      	strh	r3, [r4, #12]
 8006242:	4628      	mov	r0, r5
 8006244:	463b      	mov	r3, r7
 8006246:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800624a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800624e:	f000 b817 	b.w	8006280 <_write_r>

08006252 <__sseek>:
 8006252:	b510      	push	{r4, lr}
 8006254:	460c      	mov	r4, r1
 8006256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800625a:	f000 f855 	bl	8006308 <_lseek_r>
 800625e:	1c43      	adds	r3, r0, #1
 8006260:	89a3      	ldrh	r3, [r4, #12]
 8006262:	bf15      	itete	ne
 8006264:	6560      	strne	r0, [r4, #84]	; 0x54
 8006266:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800626a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800626e:	81a3      	strheq	r3, [r4, #12]
 8006270:	bf18      	it	ne
 8006272:	81a3      	strhne	r3, [r4, #12]
 8006274:	bd10      	pop	{r4, pc}

08006276 <__sclose>:
 8006276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800627a:	f000 b813 	b.w	80062a4 <_close_r>
	...

08006280 <_write_r>:
 8006280:	b538      	push	{r3, r4, r5, lr}
 8006282:	4604      	mov	r4, r0
 8006284:	4608      	mov	r0, r1
 8006286:	4611      	mov	r1, r2
 8006288:	2200      	movs	r2, #0
 800628a:	4d05      	ldr	r5, [pc, #20]	; (80062a0 <_write_r+0x20>)
 800628c:	602a      	str	r2, [r5, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	f7fa ff68 	bl	8001164 <_write>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	d102      	bne.n	800629e <_write_r+0x1e>
 8006298:	682b      	ldr	r3, [r5, #0]
 800629a:	b103      	cbz	r3, 800629e <_write_r+0x1e>
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	bd38      	pop	{r3, r4, r5, pc}
 80062a0:	200002a0 	.word	0x200002a0

080062a4 <_close_r>:
 80062a4:	b538      	push	{r3, r4, r5, lr}
 80062a6:	2300      	movs	r3, #0
 80062a8:	4d05      	ldr	r5, [pc, #20]	; (80062c0 <_close_r+0x1c>)
 80062aa:	4604      	mov	r4, r0
 80062ac:	4608      	mov	r0, r1
 80062ae:	602b      	str	r3, [r5, #0]
 80062b0:	f7fa ff74 	bl	800119c <_close>
 80062b4:	1c43      	adds	r3, r0, #1
 80062b6:	d102      	bne.n	80062be <_close_r+0x1a>
 80062b8:	682b      	ldr	r3, [r5, #0]
 80062ba:	b103      	cbz	r3, 80062be <_close_r+0x1a>
 80062bc:	6023      	str	r3, [r4, #0]
 80062be:	bd38      	pop	{r3, r4, r5, pc}
 80062c0:	200002a0 	.word	0x200002a0

080062c4 <_fstat_r>:
 80062c4:	b538      	push	{r3, r4, r5, lr}
 80062c6:	2300      	movs	r3, #0
 80062c8:	4d06      	ldr	r5, [pc, #24]	; (80062e4 <_fstat_r+0x20>)
 80062ca:	4604      	mov	r4, r0
 80062cc:	4608      	mov	r0, r1
 80062ce:	4611      	mov	r1, r2
 80062d0:	602b      	str	r3, [r5, #0]
 80062d2:	f7fa ff6e 	bl	80011b2 <_fstat>
 80062d6:	1c43      	adds	r3, r0, #1
 80062d8:	d102      	bne.n	80062e0 <_fstat_r+0x1c>
 80062da:	682b      	ldr	r3, [r5, #0]
 80062dc:	b103      	cbz	r3, 80062e0 <_fstat_r+0x1c>
 80062de:	6023      	str	r3, [r4, #0]
 80062e0:	bd38      	pop	{r3, r4, r5, pc}
 80062e2:	bf00      	nop
 80062e4:	200002a0 	.word	0x200002a0

080062e8 <_isatty_r>:
 80062e8:	b538      	push	{r3, r4, r5, lr}
 80062ea:	2300      	movs	r3, #0
 80062ec:	4d05      	ldr	r5, [pc, #20]	; (8006304 <_isatty_r+0x1c>)
 80062ee:	4604      	mov	r4, r0
 80062f0:	4608      	mov	r0, r1
 80062f2:	602b      	str	r3, [r5, #0]
 80062f4:	f7fa ff6c 	bl	80011d0 <_isatty>
 80062f8:	1c43      	adds	r3, r0, #1
 80062fa:	d102      	bne.n	8006302 <_isatty_r+0x1a>
 80062fc:	682b      	ldr	r3, [r5, #0]
 80062fe:	b103      	cbz	r3, 8006302 <_isatty_r+0x1a>
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	bd38      	pop	{r3, r4, r5, pc}
 8006304:	200002a0 	.word	0x200002a0

08006308 <_lseek_r>:
 8006308:	b538      	push	{r3, r4, r5, lr}
 800630a:	4604      	mov	r4, r0
 800630c:	4608      	mov	r0, r1
 800630e:	4611      	mov	r1, r2
 8006310:	2200      	movs	r2, #0
 8006312:	4d05      	ldr	r5, [pc, #20]	; (8006328 <_lseek_r+0x20>)
 8006314:	602a      	str	r2, [r5, #0]
 8006316:	461a      	mov	r2, r3
 8006318:	f7fa ff64 	bl	80011e4 <_lseek>
 800631c:	1c43      	adds	r3, r0, #1
 800631e:	d102      	bne.n	8006326 <_lseek_r+0x1e>
 8006320:	682b      	ldr	r3, [r5, #0]
 8006322:	b103      	cbz	r3, 8006326 <_lseek_r+0x1e>
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	bd38      	pop	{r3, r4, r5, pc}
 8006328:	200002a0 	.word	0x200002a0

0800632c <_read_r>:
 800632c:	b538      	push	{r3, r4, r5, lr}
 800632e:	4604      	mov	r4, r0
 8006330:	4608      	mov	r0, r1
 8006332:	4611      	mov	r1, r2
 8006334:	2200      	movs	r2, #0
 8006336:	4d05      	ldr	r5, [pc, #20]	; (800634c <_read_r+0x20>)
 8006338:	602a      	str	r2, [r5, #0]
 800633a:	461a      	mov	r2, r3
 800633c:	f7fa fef5 	bl	800112a <_read>
 8006340:	1c43      	adds	r3, r0, #1
 8006342:	d102      	bne.n	800634a <_read_r+0x1e>
 8006344:	682b      	ldr	r3, [r5, #0]
 8006346:	b103      	cbz	r3, 800634a <_read_r+0x1e>
 8006348:	6023      	str	r3, [r4, #0]
 800634a:	bd38      	pop	{r3, r4, r5, pc}
 800634c:	200002a0 	.word	0x200002a0

08006350 <log>:
 8006350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006352:	4604      	mov	r4, r0
 8006354:	460d      	mov	r5, r1
 8006356:	f000 f82f 	bl	80063b8 <__ieee754_log>
 800635a:	4622      	mov	r2, r4
 800635c:	4606      	mov	r6, r0
 800635e:	460f      	mov	r7, r1
 8006360:	462b      	mov	r3, r5
 8006362:	4620      	mov	r0, r4
 8006364:	4629      	mov	r1, r5
 8006366:	f7fa fb51 	bl	8000a0c <__aeabi_dcmpun>
 800636a:	b998      	cbnz	r0, 8006394 <log+0x44>
 800636c:	2200      	movs	r2, #0
 800636e:	2300      	movs	r3, #0
 8006370:	4620      	mov	r0, r4
 8006372:	4629      	mov	r1, r5
 8006374:	f7fa fb40 	bl	80009f8 <__aeabi_dcmpgt>
 8006378:	b960      	cbnz	r0, 8006394 <log+0x44>
 800637a:	2200      	movs	r2, #0
 800637c:	2300      	movs	r3, #0
 800637e:	4620      	mov	r0, r4
 8006380:	4629      	mov	r1, r5
 8006382:	f7fa fb11 	bl	80009a8 <__aeabi_dcmpeq>
 8006386:	b140      	cbz	r0, 800639a <log+0x4a>
 8006388:	f7fd f8c4 	bl	8003514 <__errno>
 800638c:	2322      	movs	r3, #34	; 0x22
 800638e:	2600      	movs	r6, #0
 8006390:	4f06      	ldr	r7, [pc, #24]	; (80063ac <log+0x5c>)
 8006392:	6003      	str	r3, [r0, #0]
 8006394:	4630      	mov	r0, r6
 8006396:	4639      	mov	r1, r7
 8006398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800639a:	f7fd f8bb 	bl	8003514 <__errno>
 800639e:	2321      	movs	r3, #33	; 0x21
 80063a0:	6003      	str	r3, [r0, #0]
 80063a2:	4803      	ldr	r0, [pc, #12]	; (80063b0 <log+0x60>)
 80063a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80063a8:	f000 b9b8 	b.w	800671c <nan>
 80063ac:	fff00000 	.word	0xfff00000
 80063b0:	080069d8 	.word	0x080069d8
 80063b4:	00000000 	.word	0x00000000

080063b8 <__ieee754_log>:
 80063b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063bc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80063c0:	4602      	mov	r2, r0
 80063c2:	460b      	mov	r3, r1
 80063c4:	460d      	mov	r5, r1
 80063c6:	b087      	sub	sp, #28
 80063c8:	da24      	bge.n	8006414 <__ieee754_log+0x5c>
 80063ca:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 80063ce:	4304      	orrs	r4, r0
 80063d0:	d108      	bne.n	80063e4 <__ieee754_log+0x2c>
 80063d2:	2200      	movs	r2, #0
 80063d4:	2300      	movs	r3, #0
 80063d6:	2000      	movs	r0, #0
 80063d8:	49cb      	ldr	r1, [pc, #812]	; (8006708 <__ieee754_log+0x350>)
 80063da:	f7fa f9a7 	bl	800072c <__aeabi_ddiv>
 80063de:	b007      	add	sp, #28
 80063e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e4:	2900      	cmp	r1, #0
 80063e6:	da04      	bge.n	80063f2 <__ieee754_log+0x3a>
 80063e8:	f7f9 febe 	bl	8000168 <__aeabi_dsub>
 80063ec:	2200      	movs	r2, #0
 80063ee:	2300      	movs	r3, #0
 80063f0:	e7f3      	b.n	80063da <__ieee754_log+0x22>
 80063f2:	2200      	movs	r2, #0
 80063f4:	4bc5      	ldr	r3, [pc, #788]	; (800670c <__ieee754_log+0x354>)
 80063f6:	f7fa f86f 	bl	80004d8 <__aeabi_dmul>
 80063fa:	f06f 0635 	mvn.w	r6, #53	; 0x35
 80063fe:	4602      	mov	r2, r0
 8006400:	460b      	mov	r3, r1
 8006402:	460d      	mov	r5, r1
 8006404:	49c2      	ldr	r1, [pc, #776]	; (8006710 <__ieee754_log+0x358>)
 8006406:	428d      	cmp	r5, r1
 8006408:	dd06      	ble.n	8006418 <__ieee754_log+0x60>
 800640a:	4610      	mov	r0, r2
 800640c:	4619      	mov	r1, r3
 800640e:	f7f9 fead 	bl	800016c <__adddf3>
 8006412:	e7e4      	b.n	80063de <__ieee754_log+0x26>
 8006414:	2600      	movs	r6, #0
 8006416:	e7f5      	b.n	8006404 <__ieee754_log+0x4c>
 8006418:	152c      	asrs	r4, r5, #20
 800641a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800641e:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 8006422:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006426:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800642a:	4426      	add	r6, r4
 800642c:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 8006430:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8006434:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 8006438:	ea41 0305 	orr.w	r3, r1, r5
 800643c:	4610      	mov	r0, r2
 800643e:	4619      	mov	r1, r3
 8006440:	2200      	movs	r2, #0
 8006442:	4bb4      	ldr	r3, [pc, #720]	; (8006714 <__ieee754_log+0x35c>)
 8006444:	f7f9 fe90 	bl	8000168 <__aeabi_dsub>
 8006448:	1cab      	adds	r3, r5, #2
 800644a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800644e:	2b02      	cmp	r3, #2
 8006450:	4682      	mov	sl, r0
 8006452:	468b      	mov	fp, r1
 8006454:	f04f 0200 	mov.w	r2, #0
 8006458:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 800645c:	dc53      	bgt.n	8006506 <__ieee754_log+0x14e>
 800645e:	2300      	movs	r3, #0
 8006460:	f7fa faa2 	bl	80009a8 <__aeabi_dcmpeq>
 8006464:	b1d0      	cbz	r0, 800649c <__ieee754_log+0xe4>
 8006466:	2c00      	cmp	r4, #0
 8006468:	f000 8122 	beq.w	80066b0 <__ieee754_log+0x2f8>
 800646c:	4620      	mov	r0, r4
 800646e:	f7f9 ffc9 	bl	8000404 <__aeabi_i2d>
 8006472:	a391      	add	r3, pc, #580	; (adr r3, 80066b8 <__ieee754_log+0x300>)
 8006474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006478:	4606      	mov	r6, r0
 800647a:	460f      	mov	r7, r1
 800647c:	f7fa f82c 	bl	80004d8 <__aeabi_dmul>
 8006480:	a38f      	add	r3, pc, #572	; (adr r3, 80066c0 <__ieee754_log+0x308>)
 8006482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006486:	4604      	mov	r4, r0
 8006488:	460d      	mov	r5, r1
 800648a:	4630      	mov	r0, r6
 800648c:	4639      	mov	r1, r7
 800648e:	f7fa f823 	bl	80004d8 <__aeabi_dmul>
 8006492:	4602      	mov	r2, r0
 8006494:	460b      	mov	r3, r1
 8006496:	4620      	mov	r0, r4
 8006498:	4629      	mov	r1, r5
 800649a:	e7b8      	b.n	800640e <__ieee754_log+0x56>
 800649c:	a38a      	add	r3, pc, #552	; (adr r3, 80066c8 <__ieee754_log+0x310>)
 800649e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a2:	4650      	mov	r0, sl
 80064a4:	4659      	mov	r1, fp
 80064a6:	f7fa f817 	bl	80004d8 <__aeabi_dmul>
 80064aa:	4602      	mov	r2, r0
 80064ac:	460b      	mov	r3, r1
 80064ae:	2000      	movs	r0, #0
 80064b0:	4999      	ldr	r1, [pc, #612]	; (8006718 <__ieee754_log+0x360>)
 80064b2:	f7f9 fe59 	bl	8000168 <__aeabi_dsub>
 80064b6:	4652      	mov	r2, sl
 80064b8:	4606      	mov	r6, r0
 80064ba:	460f      	mov	r7, r1
 80064bc:	465b      	mov	r3, fp
 80064be:	4650      	mov	r0, sl
 80064c0:	4659      	mov	r1, fp
 80064c2:	f7fa f809 	bl	80004d8 <__aeabi_dmul>
 80064c6:	4602      	mov	r2, r0
 80064c8:	460b      	mov	r3, r1
 80064ca:	4630      	mov	r0, r6
 80064cc:	4639      	mov	r1, r7
 80064ce:	f7fa f803 	bl	80004d8 <__aeabi_dmul>
 80064d2:	4606      	mov	r6, r0
 80064d4:	460f      	mov	r7, r1
 80064d6:	b914      	cbnz	r4, 80064de <__ieee754_log+0x126>
 80064d8:	4632      	mov	r2, r6
 80064da:	463b      	mov	r3, r7
 80064dc:	e0a2      	b.n	8006624 <__ieee754_log+0x26c>
 80064de:	4620      	mov	r0, r4
 80064e0:	f7f9 ff90 	bl	8000404 <__aeabi_i2d>
 80064e4:	a374      	add	r3, pc, #464	; (adr r3, 80066b8 <__ieee754_log+0x300>)
 80064e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ea:	4680      	mov	r8, r0
 80064ec:	4689      	mov	r9, r1
 80064ee:	f7f9 fff3 	bl	80004d8 <__aeabi_dmul>
 80064f2:	a373      	add	r3, pc, #460	; (adr r3, 80066c0 <__ieee754_log+0x308>)
 80064f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f8:	4604      	mov	r4, r0
 80064fa:	460d      	mov	r5, r1
 80064fc:	4640      	mov	r0, r8
 80064fe:	4649      	mov	r1, r9
 8006500:	f7f9 ffea 	bl	80004d8 <__aeabi_dmul>
 8006504:	e0a7      	b.n	8006656 <__ieee754_log+0x29e>
 8006506:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800650a:	f7f9 fe2f 	bl	800016c <__adddf3>
 800650e:	4602      	mov	r2, r0
 8006510:	460b      	mov	r3, r1
 8006512:	4650      	mov	r0, sl
 8006514:	4659      	mov	r1, fp
 8006516:	f7fa f909 	bl	800072c <__aeabi_ddiv>
 800651a:	e9cd 0100 	strd	r0, r1, [sp]
 800651e:	4620      	mov	r0, r4
 8006520:	f7f9 ff70 	bl	8000404 <__aeabi_i2d>
 8006524:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006528:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800652c:	4610      	mov	r0, r2
 800652e:	4619      	mov	r1, r3
 8006530:	f7f9 ffd2 	bl	80004d8 <__aeabi_dmul>
 8006534:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8006538:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800653c:	4602      	mov	r2, r0
 800653e:	9305      	str	r3, [sp, #20]
 8006540:	460b      	mov	r3, r1
 8006542:	4606      	mov	r6, r0
 8006544:	460f      	mov	r7, r1
 8006546:	f7f9 ffc7 	bl	80004d8 <__aeabi_dmul>
 800654a:	a361      	add	r3, pc, #388	; (adr r3, 80066d0 <__ieee754_log+0x318>)
 800654c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006550:	4680      	mov	r8, r0
 8006552:	4689      	mov	r9, r1
 8006554:	f7f9 ffc0 	bl	80004d8 <__aeabi_dmul>
 8006558:	a35f      	add	r3, pc, #380	; (adr r3, 80066d8 <__ieee754_log+0x320>)
 800655a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655e:	f7f9 fe05 	bl	800016c <__adddf3>
 8006562:	4642      	mov	r2, r8
 8006564:	464b      	mov	r3, r9
 8006566:	f7f9 ffb7 	bl	80004d8 <__aeabi_dmul>
 800656a:	a35d      	add	r3, pc, #372	; (adr r3, 80066e0 <__ieee754_log+0x328>)
 800656c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006570:	f7f9 fdfc 	bl	800016c <__adddf3>
 8006574:	4642      	mov	r2, r8
 8006576:	464b      	mov	r3, r9
 8006578:	f7f9 ffae 	bl	80004d8 <__aeabi_dmul>
 800657c:	a35a      	add	r3, pc, #360	; (adr r3, 80066e8 <__ieee754_log+0x330>)
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	f7f9 fdf3 	bl	800016c <__adddf3>
 8006586:	4632      	mov	r2, r6
 8006588:	463b      	mov	r3, r7
 800658a:	f7f9 ffa5 	bl	80004d8 <__aeabi_dmul>
 800658e:	a358      	add	r3, pc, #352	; (adr r3, 80066f0 <__ieee754_log+0x338>)
 8006590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006594:	4606      	mov	r6, r0
 8006596:	460f      	mov	r7, r1
 8006598:	4640      	mov	r0, r8
 800659a:	4649      	mov	r1, r9
 800659c:	f7f9 ff9c 	bl	80004d8 <__aeabi_dmul>
 80065a0:	a355      	add	r3, pc, #340	; (adr r3, 80066f8 <__ieee754_log+0x340>)
 80065a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a6:	f7f9 fde1 	bl	800016c <__adddf3>
 80065aa:	4642      	mov	r2, r8
 80065ac:	464b      	mov	r3, r9
 80065ae:	f7f9 ff93 	bl	80004d8 <__aeabi_dmul>
 80065b2:	a353      	add	r3, pc, #332	; (adr r3, 8006700 <__ieee754_log+0x348>)
 80065b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b8:	f7f9 fdd8 	bl	800016c <__adddf3>
 80065bc:	4642      	mov	r2, r8
 80065be:	464b      	mov	r3, r9
 80065c0:	f7f9 ff8a 	bl	80004d8 <__aeabi_dmul>
 80065c4:	460b      	mov	r3, r1
 80065c6:	4602      	mov	r2, r0
 80065c8:	4639      	mov	r1, r7
 80065ca:	4630      	mov	r0, r6
 80065cc:	f7f9 fdce 	bl	800016c <__adddf3>
 80065d0:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80065d4:	9b05      	ldr	r3, [sp, #20]
 80065d6:	3551      	adds	r5, #81	; 0x51
 80065d8:	431d      	orrs	r5, r3
 80065da:	2d00      	cmp	r5, #0
 80065dc:	4680      	mov	r8, r0
 80065de:	4689      	mov	r9, r1
 80065e0:	dd48      	ble.n	8006674 <__ieee754_log+0x2bc>
 80065e2:	2200      	movs	r2, #0
 80065e4:	4b4c      	ldr	r3, [pc, #304]	; (8006718 <__ieee754_log+0x360>)
 80065e6:	4650      	mov	r0, sl
 80065e8:	4659      	mov	r1, fp
 80065ea:	f7f9 ff75 	bl	80004d8 <__aeabi_dmul>
 80065ee:	4652      	mov	r2, sl
 80065f0:	465b      	mov	r3, fp
 80065f2:	f7f9 ff71 	bl	80004d8 <__aeabi_dmul>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1
 80065fa:	4606      	mov	r6, r0
 80065fc:	460f      	mov	r7, r1
 80065fe:	4640      	mov	r0, r8
 8006600:	4649      	mov	r1, r9
 8006602:	f7f9 fdb3 	bl	800016c <__adddf3>
 8006606:	e9dd 2300 	ldrd	r2, r3, [sp]
 800660a:	f7f9 ff65 	bl	80004d8 <__aeabi_dmul>
 800660e:	4680      	mov	r8, r0
 8006610:	4689      	mov	r9, r1
 8006612:	b964      	cbnz	r4, 800662e <__ieee754_log+0x276>
 8006614:	4602      	mov	r2, r0
 8006616:	460b      	mov	r3, r1
 8006618:	4630      	mov	r0, r6
 800661a:	4639      	mov	r1, r7
 800661c:	f7f9 fda4 	bl	8000168 <__aeabi_dsub>
 8006620:	4602      	mov	r2, r0
 8006622:	460b      	mov	r3, r1
 8006624:	4650      	mov	r0, sl
 8006626:	4659      	mov	r1, fp
 8006628:	f7f9 fd9e 	bl	8000168 <__aeabi_dsub>
 800662c:	e6d7      	b.n	80063de <__ieee754_log+0x26>
 800662e:	a322      	add	r3, pc, #136	; (adr r3, 80066b8 <__ieee754_log+0x300>)
 8006630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006634:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006638:	f7f9 ff4e 	bl	80004d8 <__aeabi_dmul>
 800663c:	a320      	add	r3, pc, #128	; (adr r3, 80066c0 <__ieee754_log+0x308>)
 800663e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006642:	4604      	mov	r4, r0
 8006644:	460d      	mov	r5, r1
 8006646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800664a:	f7f9 ff45 	bl	80004d8 <__aeabi_dmul>
 800664e:	4642      	mov	r2, r8
 8006650:	464b      	mov	r3, r9
 8006652:	f7f9 fd8b 	bl	800016c <__adddf3>
 8006656:	4602      	mov	r2, r0
 8006658:	460b      	mov	r3, r1
 800665a:	4630      	mov	r0, r6
 800665c:	4639      	mov	r1, r7
 800665e:	f7f9 fd83 	bl	8000168 <__aeabi_dsub>
 8006662:	4652      	mov	r2, sl
 8006664:	465b      	mov	r3, fp
 8006666:	f7f9 fd7f 	bl	8000168 <__aeabi_dsub>
 800666a:	4602      	mov	r2, r0
 800666c:	460b      	mov	r3, r1
 800666e:	4620      	mov	r0, r4
 8006670:	4629      	mov	r1, r5
 8006672:	e7d9      	b.n	8006628 <__ieee754_log+0x270>
 8006674:	4602      	mov	r2, r0
 8006676:	460b      	mov	r3, r1
 8006678:	4650      	mov	r0, sl
 800667a:	4659      	mov	r1, fp
 800667c:	f7f9 fd74 	bl	8000168 <__aeabi_dsub>
 8006680:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006684:	f7f9 ff28 	bl	80004d8 <__aeabi_dmul>
 8006688:	4606      	mov	r6, r0
 800668a:	460f      	mov	r7, r1
 800668c:	2c00      	cmp	r4, #0
 800668e:	f43f af23 	beq.w	80064d8 <__ieee754_log+0x120>
 8006692:	a309      	add	r3, pc, #36	; (adr r3, 80066b8 <__ieee754_log+0x300>)
 8006694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006698:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800669c:	f7f9 ff1c 	bl	80004d8 <__aeabi_dmul>
 80066a0:	a307      	add	r3, pc, #28	; (adr r3, 80066c0 <__ieee754_log+0x308>)
 80066a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a6:	4604      	mov	r4, r0
 80066a8:	460d      	mov	r5, r1
 80066aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066ae:	e727      	b.n	8006500 <__ieee754_log+0x148>
 80066b0:	2000      	movs	r0, #0
 80066b2:	2100      	movs	r1, #0
 80066b4:	e693      	b.n	80063de <__ieee754_log+0x26>
 80066b6:	bf00      	nop
 80066b8:	fee00000 	.word	0xfee00000
 80066bc:	3fe62e42 	.word	0x3fe62e42
 80066c0:	35793c76 	.word	0x35793c76
 80066c4:	3dea39ef 	.word	0x3dea39ef
 80066c8:	55555555 	.word	0x55555555
 80066cc:	3fd55555 	.word	0x3fd55555
 80066d0:	df3e5244 	.word	0xdf3e5244
 80066d4:	3fc2f112 	.word	0x3fc2f112
 80066d8:	96cb03de 	.word	0x96cb03de
 80066dc:	3fc74664 	.word	0x3fc74664
 80066e0:	94229359 	.word	0x94229359
 80066e4:	3fd24924 	.word	0x3fd24924
 80066e8:	55555593 	.word	0x55555593
 80066ec:	3fe55555 	.word	0x3fe55555
 80066f0:	d078c69f 	.word	0xd078c69f
 80066f4:	3fc39a09 	.word	0x3fc39a09
 80066f8:	1d8e78af 	.word	0x1d8e78af
 80066fc:	3fcc71c5 	.word	0x3fcc71c5
 8006700:	9997fa04 	.word	0x9997fa04
 8006704:	3fd99999 	.word	0x3fd99999
 8006708:	c3500000 	.word	0xc3500000
 800670c:	43500000 	.word	0x43500000
 8006710:	7fefffff 	.word	0x7fefffff
 8006714:	3ff00000 	.word	0x3ff00000
 8006718:	3fe00000 	.word	0x3fe00000

0800671c <nan>:
 800671c:	2000      	movs	r0, #0
 800671e:	4901      	ldr	r1, [pc, #4]	; (8006724 <nan+0x8>)
 8006720:	4770      	bx	lr
 8006722:	bf00      	nop
 8006724:	7ff80000 	.word	0x7ff80000

08006728 <_init>:
 8006728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800672a:	bf00      	nop
 800672c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800672e:	bc08      	pop	{r3}
 8006730:	469e      	mov	lr, r3
 8006732:	4770      	bx	lr

08006734 <_fini>:
 8006734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006736:	bf00      	nop
 8006738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800673a:	bc08      	pop	{r3}
 800673c:	469e      	mov	lr, r3
 800673e:	4770      	bx	lr
