<!--   *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="Delay" block_type="delay">
  <icon width="60" height="56" wmark_color="white" bg_color="blue"/>
  <dll name="sysgen_blockset" entry_point="Delay_config"/>
  <handlers enablement="xlmagicenablement"/>
  <libraries>
    <library name="xbsIndex"/>
    <library name="xbsBasic"/>
    <library name="xbsMemory"/>
    <library name="xbsFloatingPoint"/>
  </libraries>
  <blockgui label="Xilinx Delay">
    <editbox name="infoedit" default="Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop." read_only="true" evaluate="false" multi_line="true"/>
    <tabpane>
      <tab name="basictab" label="Basic">
        <etch name="oportetch" label="Optional Ports">
          <checkbox name="rst" default="off" evaluate="true" label="Provide synchronous reset port" ctype="Int"/>
		  <editbox name="infoeditControl" read_only="true" multi_line="true" default="Selection of Reset will increase slice count due to use of real FFs and instead of SRLs" evaluate="false"/>
          <checkbox name="en" default="off" evaluate="true" label="Provide enable port" ctype="Int"/>
        </etch>
        <editbox name="latency" default="1" evaluate="true" label="Latency" ctype="Int"/>
      </tab>
      <tab name="advtab" label="Advanced">
        <etch label="Simulation">
          <checkbox name="dbl_ovrd" default="off" evaluate="true" label="Override with doubles" ctype="Int"/>
        </etch>
      </tab>
      <tab name="impltab" label="Implementation">
        <checkbox name="reg_retiming" default="off" evaluate="true" label="Implement using behavioral HDL." ctype="Int"/>
        <etch label="FPGA Area Estimation">
          <checkbox name="xl_use_area" default="off" label="Define FPGA area for resource estimation"/>
          <editbox name="xl_area" default="[0,0,0,0,0,0,0]" top_label="true" label="FPGA area [slices, FFs, BRAMs, LUTs, IOBs, emb. mults, TBUFs]"/>
        </etch>
      </tab>
    </tabpane>
  </blockgui>
</sysgenblock>
