// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4SGX230KF40C2 Package FBGA1517
// 

//
// This file contains Fast Corner delays for the design using part EP4SGX230KF40C2,
// with speed grade M, core voltage 0.9VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top")
  (DATE "01/29/2019 17:31:39")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE i_clk_to_dac\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3065:3065:3065) (2947:2947:2947))
        (IOPATH i o (1415:1415:1415) (1421:1421:1421))
        (IOPATH i obar (1419:1419:1419) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (913:913:913) (880:880:880))
        (IOPATH i o (1997:1997:1997) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (776:776:776) (774:774:774))
        (IOPATH i o (1986:1986:1986) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (584:584:584) (624:624:624))
        (IOPATH i o (1977:1977:1977) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (653:653:653) (655:655:655))
        (IOPATH i o (1951:1951:1951) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (447:447:447) (456:456:456))
        (IOPATH i o (1987:1987:1987) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (901:901:901) (893:893:893))
        (IOPATH i o (1996:1996:1996) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (744:744:744) (765:765:765))
        (IOPATH i o (1977:1977:1977) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (590:590:590))
        (IOPATH i o (1957:1957:1957) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (681:681:681) (663:663:663))
        (IOPATH i o (1986:1986:1986) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (770:770:770) (761:761:761))
        (IOPATH i o (1967:1967:1967) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (445:445:445) (457:457:457))
        (IOPATH i o (1986:1986:1986) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (786:786:786) (747:747:747))
        (IOPATH i o (2007:2007:2007) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (644:644:644) (613:613:613))
        (IOPATH i o (1997:1997:1997) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (819:819:819) (812:812:812))
        (IOPATH i o (1956:1956:1956) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (991:991:991) (996:996:996))
        (IOPATH i o (2006:2006:2006) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_in\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (714:714:714) (727:727:727))
        (IOPATH i o (1986:1986:1986) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (288:288:288) (292:292:292))
        (IOPATH i o (1810:1810:1810) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (275:275:275) (288:288:288))
        (IOPATH i o (1780:1780:1780) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (270:270:270) (276:276:276))
        (IOPATH i o (1794:1794:1794) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (184:184:184) (200:200:200))
        (IOPATH i o (1714:1714:1714) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (281:281:281) (291:291:291))
        (IOPATH i o (1774:1774:1774) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (381:381:381) (387:387:387))
        (IOPATH i o (1734:1734:1734) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (365:365:365) (369:369:369))
        (IOPATH i o (1781:1781:1781) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (389:389:389) (397:397:397))
        (IOPATH i o (1724:1724:1724) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (178:178:178) (192:192:192))
        (IOPATH i o (1714:1714:1714) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (271:271:271) (282:282:282))
        (IOPATH i o (1801:1801:1801) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (240:240:240) (246:246:246))
        (IOPATH i o (1764:1764:1764) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (257:257:257) (268:268:268))
        (IOPATH i o (1810:1810:1810) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (364:364:364) (364:364:364))
        (IOPATH i o (1751:1751:1751) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (274:274:274) (290:290:290))
        (IOPATH i o (1754:1754:1754) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (180:180:180) (194:194:194))
        (IOPATH i o (1771:1771:1771) (1753:1753:1753))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (376:376:376) (377:377:377))
        (IOPATH i o (1780:1780:1780) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (283:283:283) (293:293:293))
        (IOPATH i o (1774:1774:1774) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (276:276:276) (287:287:287))
        (IOPATH i o (1774:1774:1774) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (171:171:171) (180:180:180))
        (IOPATH i o (1770:1770:1770) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (362:362:362) (363:363:363))
        (IOPATH i o (1811:1811:1811) (1793:1793:1793))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (311:311:311) (317:317:317))
        (IOPATH i o (1794:1794:1794) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (283:283:283) (287:287:287))
        (IOPATH i o (1811:1811:1811) (1793:1793:1793))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (299:299:299) (312:312:312))
        (IOPATH i o (1811:1811:1811) (1793:1793:1793))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (237:237:237) (241:241:241))
        (IOPATH i o (1781:1781:1781) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (278:278:278) (289:289:289))
        (IOPATH i o (1754:1754:1754) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (220:220:220) (224:224:224))
        (IOPATH i o (1764:1764:1764) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (225:225:225) (229:229:229))
        (IOPATH i o (1800:1800:1800) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (247:247:247) (258:258:258))
        (IOPATH i o (1764:1764:1764) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (311:311:311) (322:322:322))
        (IOPATH i o (1810:1810:1810) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (342:342:342) (349:349:349))
        (IOPATH i o (1734:1734:1734) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2182:2182:2182) (2129:2129:2129))
        (IOPATH i o (1941:1941:1941) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1663:1663:1663) (1622:1622:1622))
        (IOPATH i o (1931:1931:1931) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[32\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2065:2065:2065) (2048:2048:2048))
        (IOPATH i o (1986:1986:1986) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[33\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1469:1469:1469) (1442:1442:1442))
        (IOPATH i o (1997:1997:1997) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[34\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1403:1403:1403) (1383:1383:1383))
        (IOPATH i o (1997:1997:1997) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[35\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1299:1299:1299) (1288:1288:1288))
        (IOPATH i o (1996:1996:1996) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[36\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1929:1929:1929) (1904:1904:1904))
        (IOPATH i o (1931:1931:1931) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[37\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1337:1337:1337) (1315:1315:1315))
        (IOPATH i o (1996:1996:1996) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[38\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5372:5372:5372) (5199:5199:5199))
        (IOPATH i o (1921:1921:1921) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[39\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5192:5192:5192) (5033:5033:5033))
        (IOPATH i o (1997:1997:1997) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[40\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1935:1935:1935) (1868:1868:1868))
        (IOPATH i o (2017:2017:2017) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[41\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1757:1757:1757) (1736:1736:1736))
        (IOPATH i o (2057:2057:2057) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[42\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4657:4657:4657) (4541:4541:4541))
        (IOPATH i o (1967:1967:1967) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE fir_out\[43\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5081:5081:5081) (4912:4912:4912))
        (IOPATH i o (1911:1911:1911) (1924:1924:1924))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3929:3929:3929) (3822:3822:3822))
        (IOPATH i o (1921:1921:1921) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3977:3977:3977) (3861:3861:3861))
        (IOPATH i o (1947:1947:1947) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3635:3635:3635) (3648:3648:3648))
        (IOPATH i o (1951:1951:1951) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3662:3662:3662) (3656:3656:3656))
        (IOPATH i o (1967:1967:1967) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2295:2295:2295) (2300:2300:2300))
        (IOPATH i o (1951:1951:1951) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3978:3978:3978) (4018:4018:4018))
        (IOPATH i o (1967:1967:1967) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3342:3342:3342) (3256:3256:3256))
        (IOPATH i o (1951:1951:1951) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2316:2316:2316) (2257:2257:2257))
        (IOPATH i o (1977:1977:1977) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5107:5107:5107) (4967:4967:4967))
        (IOPATH i o (1891:1891:1891) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4890:4890:4890) (4783:4783:4783))
        (IOPATH i o (1917:1917:1917) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4170:4170:4170) (4054:4054:4054))
        (IOPATH i o (1971:1971:1971) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3424:3424:3424) (3346:3346:3346))
        (IOPATH i o (1987:1987:1987) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4657:4657:4657) (4541:4541:4541))
        (IOPATH i o (1911:1911:1911) (1924:1924:1924))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_obuf")
    (INSTANCE dac_in\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4685:4685:4685) (4808:4808:4808))
        (IOPATH i o (1951:1951:1951) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE i_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (289:289:289) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_and2")
    (INSTANCE i_clk\~inputclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (375:375:375) (388:388:388))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (286:286:286) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (407:407:407) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (289:289:289) (579:579:579))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_io_ibuf")
    (INSTANCE sw\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (286:286:286) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2942:2942:2942) (2892:2892:2892))
        (IOPATH datab sumout (384:384:384) (381:381:381))
        (IOPATH datab cout (309:309:309) (309:309:309))
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2961:2961:2961) (2905:2905:2905))
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
        (IOPATH dataf sumout (256:256:256) (258:258:258))
        (IOPATH dataf cout (176:176:176) (176:176:176))
        (IOPATH cin sumout (158:158:158) (140:140:140))
        (IOPATH cin cout (5:5:5) (5:5:5))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (3388:3388:3388) (3322:3322:3322))
        (IOPATH datab sumout (384:384:384) (381:381:381))
        (IOPATH datab cout (309:309:309) (309:309:309))
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
        (IOPATH cin sumout (146:146:146) (122:122:122))
        (IOPATH cin cout (5:5:5) (5:5:5))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (2933:2933:2933) (2885:2885:2885))
        (IOPATH datac sumout (300:300:300) (300:300:300))
        (IOPATH datac cout (224:224:224) (224:224:224))
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
        (IOPATH cin sumout (158:158:158) (140:140:140))
        (IOPATH cin cout (5:5:5) (5:5:5))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
        (IOPATH cin sumout (146:146:146) (122:122:122))
        (IOPATH cin cout (5:5:5) (5:5:5))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
        (IOPATH cin sumout (158:158:158) (140:140:140))
        (IOPATH cin cout (5:5:5) (5:5:5))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
        (IOPATH cin sumout (146:146:146) (122:122:122))
        (IOPATH cin cout (5:5:5) (5:5:5))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
        (IOPATH cin sumout (158:158:158) (140:140:140))
        (IOPATH cin cout (5:5:5) (5:5:5))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH datad cout (255:255:255) (254:254:254))
        (IOPATH cin sumout (146:146:146) (122:122:122))
        (IOPATH cin cout (5:5:5) (5:5:5))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (448:448:448) (442:442:442))
        (IOPATH cin sumout (158:158:158) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1224:1224:1224))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (252:252:252))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (256:256:256))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode270w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (105:105:105) (111:111:111))
        (PORT dataf (106:106:106) (112:112:112))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (711:711:711))
        (PORT d[1] (663:663:663) (711:711:711))
        (PORT d[2] (663:663:663) (711:711:711))
        (PORT d[3] (663:663:663) (711:711:711))
        (PORT d[4] (663:663:663) (711:711:711))
        (PORT d[5] (663:663:663) (711:711:711))
        (PORT d[6] (790:790:790) (819:819:819))
        (PORT d[7] (795:795:795) (822:822:822))
        (PORT d[8] (860:860:860) (853:853:853))
        (PORT d[9] (792:792:792) (821:821:821))
        (PORT d[10] (842:842:842) (826:826:826))
        (PORT d[11] (798:798:798) (824:824:824))
        (PORT d[12] (861:861:861) (850:850:850))
        (PORT d[13] (791:791:791) (816:816:816))
        (PORT clk (1400:1400:1400) (1438:1438:1438))
        (PORT ena (413:413:413) (469:469:469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (8:8:8))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1438:1438:1438))
        (PORT d[0] (448:448:448) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (963:963:963) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (957:957:957))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (964:964:964) (957:957:957))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode284w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (276:276:276) (283:283:283))
        (PORT dataf (270:270:270) (280:280:280))
        (IOPATH datae combout (86:86:86) (82:82:82))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1006:1006:1006))
        (PORT d[1] (959:959:959) (1006:1006:1006))
        (PORT d[2] (959:959:959) (1006:1006:1006))
        (PORT d[3] (959:959:959) (1006:1006:1006))
        (PORT d[4] (959:959:959) (1006:1006:1006))
        (PORT d[5] (959:959:959) (1006:1006:1006))
        (PORT d[6] (785:785:785) (811:811:811))
        (PORT d[7] (952:952:952) (947:947:947))
        (PORT d[8] (846:846:846) (840:840:840))
        (PORT d[9] (778:778:778) (806:806:806))
        (PORT d[10] (843:843:843) (834:834:834))
        (PORT d[11] (780:780:780) (806:806:806))
        (PORT d[12] (785:785:785) (808:808:808))
        (PORT d[13] (1089:1089:1089) (1095:1095:1095))
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT ena (413:413:413) (469:469:469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (8:8:8))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT d[0] (448:448:448) (443:443:443))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (951:951:951) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (945:945:945))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode293w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (381:381:381) (398:398:398))
        (PORT dataf (356:356:356) (375:375:375))
        (IOPATH datae combout (94:94:94) (90:90:90))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1474:1474:1474))
        (PORT d[1] (1467:1467:1467) (1474:1474:1474))
        (PORT d[2] (1467:1467:1467) (1474:1474:1474))
        (PORT d[3] (1467:1467:1467) (1474:1474:1474))
        (PORT d[4] (1467:1467:1467) (1474:1474:1474))
        (PORT d[5] (1467:1467:1467) (1474:1474:1474))
        (PORT d[6] (1251:1251:1251) (1238:1238:1238))
        (PORT d[7] (1620:1620:1620) (1635:1635:1635))
        (PORT d[8] (1290:1290:1290) (1281:1281:1281))
        (PORT d[9] (1376:1376:1376) (1419:1419:1419))
        (PORT d[10] (1398:1398:1398) (1368:1368:1368))
        (PORT d[11] (1186:1186:1186) (1179:1179:1179))
        (PORT d[12] (1426:1426:1426) (1454:1454:1454))
        (PORT d[13] (1494:1494:1494) (1481:1481:1481))
        (PORT clk (1396:1396:1396) (1434:1434:1434))
        (PORT ena (413:413:413) (469:469:469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (8:8:8))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1434:1434:1434))
        (PORT d[0] (674:674:674) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (959:959:959) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (960:960:960) (953:953:953))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|rden_decode\|w_anode302w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datae (242:242:242) (250:250:250))
        (PORT dataf (243:243:243) (252:252:252))
        (IOPATH datae combout (86:86:86) (82:82:82))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1910:1910:1910))
        (PORT d[1] (1890:1890:1890) (1910:1910:1910))
        (PORT d[2] (1890:1890:1890) (1910:1910:1910))
        (PORT d[3] (1890:1890:1890) (1910:1910:1910))
        (PORT d[4] (1890:1890:1890) (1910:1910:1910))
        (PORT d[5] (1890:1890:1890) (1910:1910:1910))
        (PORT d[6] (1267:1267:1267) (1267:1267:1267))
        (PORT d[7] (1610:1610:1610) (1640:1640:1640))
        (PORT d[8] (1322:1322:1322) (1344:1344:1344))
        (PORT d[9] (1428:1428:1428) (1477:1477:1477))
        (PORT d[10] (1468:1468:1468) (1447:1447:1447))
        (PORT d[11] (1198:1198:1198) (1208:1208:1208))
        (PORT d[12] (1473:1473:1473) (1521:1521:1521))
        (PORT d[13] (1607:1607:1607) (1606:1606:1606))
        (PORT clk (1410:1410:1410) (1449:1449:1449))
        (PORT ena (413:413:413) (469:469:469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (8:8:8))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1449:1449:1449))
        (PORT d[0] (951:951:951) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (967:967:967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (968:968:968))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (968:968:968))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (968:968:968))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w0_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (399:399:399))
        (PORT datab (268:268:268) (272:272:272))
        (PORT datac (470:470:470) (467:467:467))
        (PORT datad (292:292:292) (303:303:303))
        (PORT datae (750:750:750) (764:764:764))
        (PORT dataf (931:931:931) (899:899:899))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (126:126:126) (121:121:121))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w1_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (336:336:336))
        (PORT datab (238:238:238) (244:244:244))
        (PORT datac (245:245:245) (257:257:257))
        (PORT datad (473:473:473) (488:488:488))
        (PORT datae (762:762:762) (774:774:774))
        (PORT dataf (908:908:908) (882:882:882))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (126:126:126) (121:121:121))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w2_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (715:715:715))
        (PORT datab (221:221:221) (228:228:228))
        (PORT datac (250:250:250) (263:263:263))
        (PORT datad (420:420:420) (439:439:439))
        (PORT datae (786:786:786) (797:797:797))
        (PORT dataf (903:903:903) (876:876:876))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (126:126:126) (121:121:121))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w3_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (243:243:243))
        (PORT datab (503:503:503) (498:498:498))
        (PORT datac (608:608:608) (624:624:624))
        (PORT datad (231:231:231) (239:239:239))
        (PORT datae (795:795:795) (776:776:776))
        (PORT dataf (906:906:906) (879:879:879))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (149:149:149) (151:151:151))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w4_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (236:236:236))
        (PORT datab (257:257:257) (265:265:265))
        (PORT datac (527:527:527) (541:541:541))
        (PORT datad (508:508:508) (509:509:509))
        (PORT datae (742:742:742) (751:751:751))
        (PORT dataf (827:827:827) (808:808:808))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (149:149:149) (151:151:151))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w5_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (398:398:398))
        (PORT datab (266:266:266) (270:270:270))
        (PORT datac (507:507:507) (516:516:516))
        (PORT datad (504:504:504) (513:513:513))
        (PORT datae (822:822:822) (798:798:798))
        (PORT dataf (790:790:790) (792:792:792))
        (IOPATH dataa combout (187:187:187) (193:193:193))
        (IOPATH datab combout (180:180:180) (190:190:190))
        (IOPATH datac combout (119:119:119) (115:115:115))
        (IOPATH datad combout (126:126:126) (121:121:121))
        (IOPATH datae combout (86:86:86) (82:82:82))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w6_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (397:397:397))
        (PORT datab (263:263:263) (268:268:268))
        (PORT datac (422:422:422) (437:437:437))
        (PORT datad (512:512:512) (516:516:516))
        (PORT datae (738:738:738) (727:727:727))
        (PORT dataf (777:777:777) (793:793:793))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (126:126:126) (121:121:121))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w7_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (464:464:464))
        (PORT datab (220:220:220) (228:228:228))
        (PORT datac (663:663:663) (658:658:658))
        (PORT datad (248:248:248) (261:261:261))
        (PORT datae (661:661:661) (648:648:648))
        (PORT dataf (784:784:784) (809:809:809))
        (IOPATH dataa combout (187:187:187) (193:193:193))
        (IOPATH datab combout (180:180:180) (190:190:190))
        (IOPATH datac combout (119:119:119) (115:115:115))
        (IOPATH datad combout (126:126:126) (121:121:121))
        (IOPATH datae combout (86:86:86) (82:82:82))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w8_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (138:138:138))
        (PORT datab (191:191:191) (203:203:203))
        (PORT datac (562:562:562) (575:575:575))
        (PORT datad (357:357:357) (364:364:364))
        (PORT datae (637:637:637) (647:647:647))
        (PORT dataf (585:585:585) (600:600:600))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (149:149:149) (151:151:151))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1451:1451:1451))
        (PORT d[1] (1418:1418:1418) (1451:1451:1451))
        (PORT d[2] (1418:1418:1418) (1451:1451:1451))
        (PORT d[3] (1418:1418:1418) (1451:1451:1451))
        (PORT d[4] (1418:1418:1418) (1451:1451:1451))
        (PORT d[5] (1418:1418:1418) (1451:1451:1451))
        (PORT d[6] (891:891:891) (896:896:896))
        (PORT d[7] (1226:1226:1226) (1228:1228:1228))
        (PORT d[8] (1147:1147:1147) (1188:1188:1188))
        (PORT d[9] (1045:1045:1045) (1079:1079:1079))
        (PORT d[10] (1153:1153:1153) (1154:1154:1154))
        (PORT d[11] (915:915:915) (927:927:927))
        (PORT d[12] (948:948:948) (945:945:945))
        (PORT d[13] (1007:1007:1007) (1046:1046:1046))
        (PORT clk (1404:1404:1404) (1443:1443:1443))
        (PORT ena (413:413:413) (469:469:469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (8:8:8))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1443:1443:1443))
        (PORT d[0] (759:759:759) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (967:967:967) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (962:962:962))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (962:962:962))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2364:2364:2364))
        (PORT d[1] (2285:2285:2285) (2364:2364:2364))
        (PORT d[2] (2285:2285:2285) (2364:2364:2364))
        (PORT d[3] (2285:2285:2285) (2364:2364:2364))
        (PORT d[4] (2285:2285:2285) (2364:2364:2364))
        (PORT d[5] (2285:2285:2285) (2364:2364:2364))
        (PORT d[6] (1292:1292:1292) (1290:1290:1290))
        (PORT d[7] (1485:1485:1485) (1500:1500:1500))
        (PORT d[8] (1272:1272:1272) (1307:1307:1307))
        (PORT d[9] (1451:1451:1451) (1508:1508:1508))
        (PORT d[10] (1563:1563:1563) (1580:1580:1580))
        (PORT d[11] (1144:1144:1144) (1163:1163:1163))
        (PORT d[12] (1230:1230:1230) (1228:1228:1228))
        (PORT d[13] (1387:1387:1387) (1440:1440:1440))
        (PORT clk (1391:1391:1391) (1430:1430:1430))
        (PORT ena (413:413:413) (469:469:469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (8:8:8))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1430:1430:1430))
        (PORT d[0] (799:799:799) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (949:949:949))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1916:1916:1916))
        (PORT d[1] (1847:1847:1847) (1916:1916:1916))
        (PORT d[2] (1847:1847:1847) (1916:1916:1916))
        (PORT d[3] (1847:1847:1847) (1916:1916:1916))
        (PORT d[4] (1847:1847:1847) (1916:1916:1916))
        (PORT d[5] (1847:1847:1847) (1916:1916:1916))
        (PORT d[6] (1077:1077:1077) (1072:1072:1072))
        (PORT d[7] (1423:1423:1423) (1437:1437:1437))
        (PORT d[8] (1125:1125:1125) (1132:1132:1132))
        (PORT d[9] (1242:1242:1242) (1258:1258:1258))
        (PORT d[10] (1249:1249:1249) (1226:1226:1226))
        (PORT d[11] (1014:1014:1014) (1016:1016:1016))
        (PORT d[12] (1084:1084:1084) (1072:1072:1072))
        (PORT d[13] (1181:1181:1181) (1217:1217:1217))
        (PORT clk (1405:1405:1405) (1445:1445:1445))
        (PORT ena (413:413:413) (469:469:469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (8:8:8))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1445:1445:1445))
        (PORT d[0] (736:736:736) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (963:963:963))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (964:964:964))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (969:969:969) (964:964:964))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2810:2810:2810))
        (PORT d[1] (2726:2726:2726) (2810:2810:2810))
        (PORT d[2] (2726:2726:2726) (2810:2810:2810))
        (PORT d[3] (2726:2726:2726) (2810:2810:2810))
        (PORT d[4] (2726:2726:2726) (2810:2810:2810))
        (PORT d[5] (2726:2726:2726) (2810:2810:2810))
        (PORT d[6] (1228:1228:1228) (1234:1234:1234))
        (PORT d[7] (1554:1554:1554) (1569:1569:1569))
        (PORT d[8] (1596:1596:1596) (1635:1635:1635))
        (PORT d[9] (1373:1373:1373) (1430:1430:1430))
        (PORT d[10] (1416:1416:1416) (1402:1402:1402))
        (PORT d[11] (1225:1225:1225) (1258:1258:1258))
        (PORT d[12] (1392:1392:1392) (1389:1389:1389))
        (PORT d[13] (1339:1339:1339) (1378:1378:1378))
        (PORT clk (1391:1391:1391) (1428:1428:1428))
        (PORT ena (413:413:413) (469:469:469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (8:8:8))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1428:1428:1428))
        (PORT d[0] (849:849:849) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_register")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_ram_pulse_generator")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (955:955:955) (947:947:947))
        (IOPATH (posedge clk) pulse (0:0:0) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w9_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (230:230:230))
        (PORT datab (262:262:262) (269:269:269))
        (PORT datac (507:507:507) (517:517:517))
        (PORT datad (668:668:668) (666:666:666))
        (PORT datae (722:722:722) (721:721:721))
        (PORT dataf (831:831:831) (828:828:828))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (149:149:149) (151:151:151))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w10_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (223:223:223))
        (PORT datab (259:259:259) (264:264:264))
        (PORT datac (512:512:512) (522:522:522))
        (PORT datad (740:740:740) (745:745:745))
        (PORT datae (730:730:730) (717:717:717))
        (PORT dataf (843:843:843) (832:832:832))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (149:149:149) (151:151:151))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w11_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (406:406:406))
        (PORT datab (246:246:246) (251:251:251))
        (PORT datac (636:636:636) (657:657:657))
        (PORT datad (693:693:693) (704:704:704))
        (PORT datae (782:782:782) (791:791:791))
        (PORT dataf (922:922:922) (892:892:892))
        (IOPATH dataa combout (187:187:187) (193:193:193))
        (IOPATH datab combout (180:180:180) (190:190:190))
        (IOPATH datac combout (119:119:119) (115:115:115))
        (IOPATH datad combout (126:126:126) (121:121:121))
        (IOPATH datae combout (86:86:86) (82:82:82))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w12_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (397:397:397))
        (PORT datab (259:259:259) (264:264:264))
        (PORT datac (788:788:788) (773:773:773))
        (PORT datad (632:632:632) (657:657:657))
        (PORT datae (773:773:773) (772:772:772))
        (PORT dataf (924:924:924) (905:905:905))
        (IOPATH dataa combout (187:187:187) (193:193:193))
        (IOPATH datab combout (180:180:180) (190:190:190))
        (IOPATH datac combout (119:119:119) (115:115:115))
        (IOPATH datad combout (126:126:126) (121:121:121))
        (IOPATH datae combout (86:86:86) (82:82:82))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w13_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (410:410:410))
        (PORT datab (228:228:228) (235:235:235))
        (PORT datac (751:751:751) (737:737:737))
        (PORT datad (717:717:717) (715:715:715))
        (PORT datae (896:896:896) (876:876:876))
        (PORT dataf (870:870:870) (851:851:851))
        (IOPATH dataa combout (187:187:187) (193:193:193))
        (IOPATH datab combout (180:180:180) (190:190:190))
        (IOPATH datac combout (119:119:119) (115:115:115))
        (IOPATH datad combout (126:126:126) (121:121:121))
        (IOPATH datae combout (86:86:86) (82:82:82))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w14_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (225:225:225))
        (PORT datab (257:257:257) (262:262:262))
        (PORT datac (537:537:537) (544:544:544))
        (PORT datad (682:682:682) (695:695:695))
        (PORT datae (862:862:862) (831:831:831))
        (PORT dataf (911:911:911) (883:883:883))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (184:184:184) (194:194:194))
        (IOPATH datac combout (149:149:149) (151:151:151))
        (IOPATH datad combout (119:119:119) (115:115:115))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w15_n0_mux_dataout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (734:734:734))
        (PORT datab (270:270:270) (274:274:274))
        (PORT datac (747:747:747) (735:735:735))
        (PORT datad (221:221:221) (234:234:234))
        (PORT datae (632:632:632) (628:628:628))
        (PORT dataf (902:902:902) (884:884:884))
        (IOPATH dataa combout (190:190:190) (198:198:198))
        (IOPATH datab combout (187:187:187) (196:196:196))
        (IOPATH datac combout (118:118:118) (121:121:121))
        (IOPATH datad combout (135:135:135) (130:130:130))
        (IOPATH datae combout (86:86:86) (82:82:82))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE sine_rom_rtl_0\|auto_generated\|mux2\|l2_w15_n0_mux_dataout\~0DUPLICATE)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (735:735:735))
        (PORT datab (272:272:272) (276:276:276))
        (PORT datac (223:223:223) (236:236:236))
        (PORT datad (748:748:748) (736:736:736))
        (PORT datae (632:632:632) (628:628:628))
        (PORT dataf (902:902:902) (884:884:884))
        (IOPATH dataa combout (194:194:194) (200:200:200))
        (IOPATH datab combout (189:189:189) (197:197:197))
        (IOPATH datac combout (132:132:132) (115:115:115))
        (IOPATH datad combout (124:124:124) (128:128:128))
        (IOPATH datae combout (88:88:88) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (344:344:344) (355:355:355))
        (PORT datain[1] (343:343:343) (354:354:354))
        (PORT datain[2] (339:339:339) (349:349:349))
        (PORT datain[3] (349:349:349) (361:361:361))
        (PORT datain[4] (345:345:345) (356:356:356))
        (PORT datain[5] (346:346:346) (358:358:358))
        (PORT datain[6] (345:345:345) (357:357:357))
        (PORT datain[7] (341:341:341) (351:351:351))
        (PORT datain[8] (437:437:437) (467:467:467))
        (PORT datain[9] (350:350:350) (362:362:362))
        (PORT datain[10] (349:349:349) (361:361:361))
        (PORT datain[11] (340:340:340) (349:349:349))
        (PORT datain[12] (345:345:345) (356:356:356))
        (PORT datain[13] (343:343:343) (354:354:354))
        (PORT datain[14] (348:348:348) (360:360:360))
        (PORT datain[15] (344:344:344) (357:357:357))
        (PORT datain[16] (340:340:340) (349:349:349))
        (PORT datain[17] (344:344:344) (357:357:357))
        (PORT clk (1271:1271:1271) (1265:1265:1265))
        (PORT sload (1271:1271:1271) (1265:1265:1265))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1270:1270:1270) (1265:1265:1265))
        (PORT sload (1270:1270:1270) (1265:1265:1265))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1271:1271:1271) (1265:1265:1265))
        (PORT sload (1271:1271:1271) (1265:1265:1265))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1270:1270:1270) (1265:1265:1265))
        (PORT sload (1270:1270:1270) (1265:1265:1265))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1271:1271:1271) (1265:1265:1265))
        (PORT sload (1271:1271:1271) (1265:1265:1265))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1270:1270:1270) (1265:1265:1265))
        (PORT sload (1270:1270:1270) (1265:1265:1265))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1271:1271:1271) (1265:1265:1265))
        (PORT sload (1271:1271:1271) (1265:1265:1265))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1270:1270:1270) (1265:1265:1265))
        (PORT sload (1270:1270:1270) (1265:1265:1265))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT asdata (401:401:401) (371:371:371))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (257:257:257) (282:282:282))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (302:302:302))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (258:258:258) (284:284:284))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT asdata (479:479:479) (450:450:450))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT asdata (409:409:409) (378:378:378))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (286:286:286))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT asdata (410:410:410) (379:379:379))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (267:267:267) (291:291:291))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (298:298:298))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT asdata (507:507:507) (489:489:489))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (370:370:370) (381:381:381))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (366:366:366) (377:377:377))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (365:365:365) (375:375:375))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT asdata (487:487:487) (471:471:471))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1237:1237:1237))
        (PORT asdata (512:512:512) (496:496:496))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (399:399:399) (403:403:403))
        (PORT datain[1] (471:471:471) (494:494:494))
        (PORT datain[2] (403:403:403) (407:407:407))
        (PORT datain[3] (409:409:409) (414:414:414))
        (PORT datain[4] (473:473:473) (492:492:492))
        (PORT datain[5] (404:404:404) (408:408:408))
        (PORT datain[6] (399:399:399) (402:402:402))
        (PORT datain[7] (400:400:400) (403:403:403))
        (PORT datain[8] (401:401:401) (405:405:405))
        (PORT datain[9] (402:402:402) (406:406:406))
        (PORT datain[10] (399:399:399) (402:402:402))
        (PORT datain[11] (408:408:408) (413:413:413))
        (PORT datain[12] (402:402:402) (406:406:406))
        (PORT datain[13] (409:409:409) (414:414:414))
        (PORT datain[14] (402:402:402) (406:406:406))
        (PORT datain[15] (410:410:410) (416:416:416))
        (PORT datain[16] (470:470:470) (490:490:490))
        (PORT datain[17] (410:410:410) (416:416:416))
        (PORT clk (1271:1271:1271) (1265:1265:1265))
        (PORT sload (1271:1271:1271) (1265:1265:1265))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1270:1270:1270) (1265:1265:1265))
        (PORT sload (1270:1270:1270) (1265:1265:1265))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1271:1271:1271) (1265:1265:1265))
        (PORT sload (1271:1271:1271) (1265:1265:1265))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1270:1270:1270) (1265:1265:1265))
        (PORT sload (1270:1270:1270) (1265:1265:1265))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1271:1271:1271) (1265:1265:1265))
        (PORT sload (1271:1271:1271) (1265:1265:1265))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1270:1270:1270) (1265:1265:1265))
        (PORT sload (1270:1270:1270) (1265:1265:1265))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1271:1271:1271) (1265:1265:1265))
        (PORT sload (1271:1271:1271) (1265:1265:1265))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1270:1270:1270) (1265:1265:1265))
        (PORT sload (1270:1270:1270) (1265:1265:1265))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (374:374:374) (371:371:371))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (266:266:266))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (294:294:294) (293:293:293))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (376:376:376) (375:375:375))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (326:326:326) (324:324:324))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (376:376:376) (373:373:373))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (279:279:279))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (380:380:380) (378:378:378))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (262:262:262) (263:263:263))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (280:280:280))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (373:373:373) (369:369:369))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (375:375:375) (367:367:367))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (359:359:359) (355:355:355))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (468:468:468) (476:476:476))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (453:453:453) (455:455:455))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (485:485:485) (490:490:490))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (393:393:393) (401:401:401))
        (PORT datain[1] (395:395:395) (403:403:403))
        (PORT datain[2] (390:390:390) (397:397:397))
        (PORT datain[3] (475:475:475) (495:495:495))
        (PORT datain[4] (391:391:391) (398:398:398))
        (PORT datain[5] (389:389:389) (396:396:396))
        (PORT datain[6] (391:391:391) (399:399:399))
        (PORT datain[7] (392:392:392) (400:400:400))
        (PORT datain[8] (467:467:467) (487:487:487))
        (PORT datain[9] (389:389:389) (396:396:396))
        (PORT datain[10] (391:391:391) (399:399:399))
        (PORT datain[11] (450:450:450) (466:466:466))
        (PORT datain[12] (391:391:391) (398:398:398))
        (PORT datain[13] (393:393:393) (401:401:401))
        (PORT datain[14] (388:388:388) (395:395:395))
        (PORT datain[15] (483:483:483) (506:506:506))
        (PORT datain[16] (478:478:478) (499:499:499))
        (PORT datain[17] (483:483:483) (506:506:506))
        (PORT clk (1278:1278:1278) (1271:1271:1271))
        (PORT sload (1278:1278:1278) (1271:1271:1271))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1271:1271:1271))
        (PORT sload (1277:1277:1277) (1271:1271:1271))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1271:1271:1271))
        (PORT sload (1278:1278:1278) (1271:1271:1271))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1271:1271:1271))
        (PORT sload (1277:1277:1277) (1271:1271:1271))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1271:1271:1271))
        (PORT sload (1278:1278:1278) (1271:1271:1271))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1271:1271:1271))
        (PORT sload (1277:1277:1277) (1271:1271:1271))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1271:1271:1271))
        (PORT sload (1278:1278:1278) (1271:1271:1271))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1271:1271:1271))
        (PORT sload (1277:1277:1277) (1271:1271:1271))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (163:163:163) (167:167:167))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (79:79:79) (85:85:85))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (168:168:168) (172:172:172))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (93:93:93))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (189:189:189) (191:191:191))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (154:154:154) (157:157:157))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (270:270:270) (264:264:264))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT asdata (280:280:280) (277:277:277))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (176:176:176) (178:178:178))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT asdata (265:265:265) (259:259:259))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT asdata (195:195:195) (190:190:190))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (101:101:101) (102:102:102))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (103:103:103) (105:105:105))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT asdata (211:211:211) (209:209:209))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (95:95:95) (98:98:98))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1223:1223:1223))
        (PORT asdata (194:194:194) (190:190:190))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (584:584:584) (611:611:611))
        (PORT datain[1] (586:586:586) (615:615:615))
        (PORT datain[2] (581:581:581) (610:610:610))
        (PORT datain[3] (681:681:681) (676:676:676))
        (PORT datain[4] (665:665:665) (698:698:698))
        (PORT datain[5] (588:588:588) (616:616:616))
        (PORT datain[6] (592:592:592) (619:619:619))
        (PORT datain[7] (749:749:749) (750:750:750))
        (PORT datain[8] (586:586:586) (615:615:615))
        (PORT datain[9] (587:587:587) (615:615:615))
        (PORT datain[10] (643:643:643) (633:633:633))
        (PORT datain[11] (580:580:580) (608:608:608))
        (PORT datain[12] (578:578:578) (605:605:605))
        (PORT datain[13] (579:579:579) (607:607:607))
        (PORT datain[14] (635:635:635) (626:626:626))
        (PORT datain[15] (598:598:598) (627:627:627))
        (PORT datain[16] (649:649:649) (639:639:639))
        (PORT datain[17] (598:598:598) (627:627:627))
        (PORT clk (1278:1278:1278) (1271:1271:1271))
        (PORT sload (1278:1278:1278) (1271:1271:1271))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1271:1271:1271))
        (PORT sload (1277:1277:1277) (1271:1271:1271))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1271:1271:1271))
        (PORT sload (1278:1278:1278) (1271:1271:1271))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1271:1271:1271))
        (PORT sload (1277:1277:1277) (1271:1271:1271))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1271:1271:1271))
        (PORT sload (1278:1278:1278) (1271:1271:1271))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1271:1271:1271))
        (PORT sload (1277:1277:1277) (1271:1271:1271))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1271:1271:1271))
        (PORT sload (1278:1278:1278) (1271:1271:1271))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1271:1271:1271))
        (PORT sload (1277:1277:1277) (1271:1271:1271))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (352:352:352) (379:379:379))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (345:345:345) (374:374:374))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (309:309:309))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (404:404:404) (372:372:372))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (362:362:362) (391:391:391))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (362:362:362) (389:389:389))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT asdata (509:509:509) (478:478:478))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT asdata (511:511:511) (481:481:481))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (259:259:259) (284:284:284))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (420:420:420) (390:390:390))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT asdata (417:417:417) (385:385:385))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (311:311:311))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (276:276:276) (303:303:303))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT asdata (432:432:432) (399:399:399))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (319:319:319) (346:346:346))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (321:321:321) (349:349:349))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1257:1257:1257))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (467:467:467) (471:471:471))
        (PORT datain[1] (394:394:394) (398:398:398))
        (PORT datain[2] (400:400:400) (404:404:404))
        (PORT datain[3] (403:403:403) (407:407:407))
        (PORT datain[4] (396:396:396) (399:399:399))
        (PORT datain[5] (397:397:397) (401:401:401))
        (PORT datain[6] (467:467:467) (471:471:471))
        (PORT datain[7] (396:396:396) (400:400:400))
        (PORT datain[8] (483:483:483) (494:494:494))
        (PORT datain[9] (401:401:401) (406:406:406))
        (PORT datain[10] (394:394:394) (397:397:397))
        (PORT datain[11] (400:400:400) (404:404:404))
        (PORT datain[12] (391:391:391) (394:394:394))
        (PORT datain[13] (395:395:395) (399:399:399))
        (PORT datain[14] (393:393:393) (395:395:395))
        (PORT datain[15] (405:405:405) (411:411:411))
        (PORT datain[16] (399:399:399) (403:403:403))
        (PORT datain[17] (405:405:405) (411:411:411))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (212:212:212) (196:196:196))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (80:80:80) (91:91:91))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (101:101:101) (112:112:112))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (98:98:98))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (84:84:84) (94:94:94))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (214:214:214) (197:197:197))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (82:82:82) (92:92:92))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (207:207:207) (191:191:191))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (217:217:217) (202:202:202))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (95:95:95) (106:106:106))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (201:201:201) (220:220:220))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (353:353:353) (325:325:325))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (201:201:201) (219:219:219))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (183:183:183) (202:202:202))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (330:330:330) (308:308:308))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1254:1254:1254))
        (PORT asdata (348:348:348) (322:322:322))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (590:590:590) (620:620:620))
        (PORT datain[1] (601:601:601) (631:631:631))
        (PORT datain[2] (685:685:685) (683:683:683))
        (PORT datain[3] (680:680:680) (676:676:676))
        (PORT datain[4] (598:598:598) (627:627:627))
        (PORT datain[5] (595:595:595) (624:624:624))
        (PORT datain[6] (593:593:593) (622:622:622))
        (PORT datain[7] (679:679:679) (677:677:677))
        (PORT datain[8] (677:677:677) (675:675:675))
        (PORT datain[9] (682:682:682) (680:680:680))
        (PORT datain[10] (682:682:682) (680:680:680))
        (PORT datain[11] (669:669:669) (667:667:667))
        (PORT datain[12] (587:587:587) (618:618:618))
        (PORT datain[13] (675:675:675) (671:671:671))
        (PORT datain[14] (592:592:592) (622:622:622))
        (PORT datain[15] (603:603:603) (635:635:635))
        (PORT datain[16] (596:596:596) (627:627:627))
        (PORT datain[17] (603:603:603) (635:635:635))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (404:404:404) (371:371:371))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (289:289:289))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (317:317:317))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (263:263:263) (290:290:290))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (461:461:461) (428:428:428))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (417:417:417) (386:386:386))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (292:292:292))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (409:409:409) (377:377:377))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (268:268:268) (293:293:293))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (262:262:262) (289:289:289))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (376:376:376) (389:389:389))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (360:360:360) (370:370:370))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (366:366:366) (378:378:378))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (360:360:360) (372:372:372))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (494:494:494) (477:477:477))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (516:516:516) (498:498:498))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (481:481:481) (501:501:501))
        (PORT datain[1] (404:404:404) (408:408:408))
        (PORT datain[2] (402:402:402) (406:406:406))
        (PORT datain[3] (402:402:402) (406:406:406))
        (PORT datain[4] (406:406:406) (410:410:410))
        (PORT datain[5] (402:402:402) (406:406:406))
        (PORT datain[6] (407:407:407) (411:411:411))
        (PORT datain[7] (482:482:482) (502:502:502))
        (PORT datain[8] (480:480:480) (500:500:500))
        (PORT datain[9] (469:469:469) (491:491:491))
        (PORT datain[10] (398:398:398) (402:402:402))
        (PORT datain[11] (404:404:404) (408:408:408))
        (PORT datain[12] (399:399:399) (403:403:403))
        (PORT datain[13] (407:407:407) (412:412:412))
        (PORT datain[14] (401:401:401) (405:405:405))
        (PORT datain[15] (412:412:412) (419:419:419))
        (PORT datain[16] (459:459:459) (463:463:463))
        (PORT datain[17] (412:412:412) (419:419:419))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1287:1287:1287) (1283:1283:1283))
        (PORT sload (1287:1287:1287) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1287:1287:1287) (1283:1283:1283))
        (PORT sload (1287:1287:1287) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1287:1287:1287) (1283:1283:1283))
        (PORT sload (1287:1287:1287) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1287:1287:1287) (1283:1283:1283))
        (PORT sload (1287:1287:1287) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (166:166:166) (170:170:170))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (80:80:80) (91:91:91))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (195:195:195) (198:198:198))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (180:180:180) (185:185:185))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (174:174:174) (181:181:181))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (164:164:164) (169:169:169))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (172:172:172) (179:179:179))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT asdata (277:277:277) (273:273:273))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (176:176:176) (180:180:180))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT asdata (285:285:285) (283:283:283))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (188:188:188) (207:207:207))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (177:177:177) (197:197:197))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (101:101:101) (103:103:103))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT asdata (207:207:207) (204:204:204))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (328:328:328) (305:305:305))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1237:1237:1237))
        (PORT asdata (205:205:205) (200:200:200))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (562:562:562) (615:615:615))
        (PORT datain[1] (597:597:597) (629:629:629))
        (PORT datain[2] (618:618:618) (640:640:640))
        (PORT datain[3] (566:566:566) (621:621:621))
        (PORT datain[4] (558:558:558) (615:615:615))
        (PORT datain[5] (565:565:565) (624:624:624))
        (PORT datain[6] (559:559:559) (611:611:611))
        (PORT datain[7] (567:567:567) (626:626:626))
        (PORT datain[8] (562:562:562) (620:620:620))
        (PORT datain[9] (563:563:563) (617:617:617))
        (PORT datain[10] (599:599:599) (630:630:630))
        (PORT datain[11] (599:599:599) (631:631:631))
        (PORT datain[12] (560:560:560) (617:617:617))
        (PORT datain[13] (614:614:614) (629:629:629))
        (PORT datain[14] (596:596:596) (630:630:630))
        (PORT datain[15] (580:580:580) (643:643:643))
        (PORT datain[16] (572:572:572) (631:631:631))
        (PORT datain[17] (580:580:580) (643:643:643))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1287:1287:1287) (1283:1283:1283))
        (PORT sload (1287:1287:1287) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1287:1287:1287) (1283:1283:1283))
        (PORT sload (1287:1287:1287) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1287:1287:1287) (1283:1283:1283))
        (PORT sload (1287:1287:1287) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1287:1287:1287) (1283:1283:1283))
        (PORT sload (1287:1287:1287) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (441:441:441) (406:406:406))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (296:296:296) (325:325:325))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (316:316:316) (344:344:344))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (293:293:293) (322:322:322))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (526:526:526) (497:497:497))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (436:436:436) (401:401:401))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (297:297:297) (325:325:325))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (449:449:449) (415:415:415))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (300:300:300) (327:327:327))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (448:448:448) (414:414:414))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (525:525:525) (510:510:510))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (389:389:389) (398:398:398))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (401:401:401) (410:410:410))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (401:401:401) (409:409:409))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (518:518:518) (505:505:505))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (542:542:542) (528:528:528))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (409:409:409))
        (PORT datain[1] (479:479:479) (499:499:499))
        (PORT datain[2] (402:402:402) (406:406:406))
        (PORT datain[3] (479:479:479) (499:499:499))
        (PORT datain[4] (403:403:403) (407:407:407))
        (PORT datain[5] (479:479:479) (499:499:499))
        (PORT datain[6] (482:482:482) (502:502:502))
        (PORT datain[7] (400:400:400) (403:403:403))
        (PORT datain[8] (400:400:400) (404:404:404))
        (PORT datain[9] (402:402:402) (406:406:406))
        (PORT datain[10] (399:399:399) (403:403:403))
        (PORT datain[11] (404:404:404) (408:408:408))
        (PORT datain[12] (402:402:402) (406:406:406))
        (PORT datain[13] (401:401:401) (405:405:405))
        (PORT datain[14] (399:399:399) (403:403:403))
        (PORT datain[15] (410:410:410) (416:416:416))
        (PORT datain[16] (479:479:479) (498:498:498))
        (PORT datain[17] (410:410:410) (416:416:416))
        (PORT clk (1289:1289:1289) (1283:1283:1283))
        (PORT sload (1289:1289:1289) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1289:1289:1289) (1283:1283:1283))
        (PORT sload (1289:1289:1289) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1289:1289:1289) (1283:1283:1283))
        (PORT sload (1289:1289:1289) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1289:1289:1289) (1283:1283:1283))
        (PORT sload (1289:1289:1289) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (167:167:167) (171:171:171))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (164:164:164) (169:169:169))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (103:103:103) (115:115:115))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (185:185:185) (190:190:190))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (185:185:185) (191:191:191))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (166:166:166))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT asdata (297:297:297) (278:278:278))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT asdata (276:276:276) (272:272:272))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (182:182:182) (186:186:186))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (94:94:94) (105:105:105))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT asdata (193:193:193) (190:190:190))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (91:91:91))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (91:91:91) (94:94:94))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT asdata (208:208:208) (206:206:206))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (86:86:86) (90:90:90))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1238:1238:1238))
        (PORT asdata (206:206:206) (201:201:201))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (639:639:639) (629:629:629))
        (PORT datain[1] (583:583:583) (612:612:612))
        (PORT datain[2] (591:591:591) (621:621:621))
        (PORT datain[3] (580:580:580) (608:608:608))
        (PORT datain[4] (579:579:579) (607:607:607))
        (PORT datain[5] (668:668:668) (667:667:667))
        (PORT datain[6] (587:587:587) (617:617:617))
        (PORT datain[7] (581:581:581) (610:610:610))
        (PORT datain[8] (580:580:580) (610:610:610))
        (PORT datain[9] (593:593:593) (624:624:624))
        (PORT datain[10] (640:640:640) (630:630:630))
        (PORT datain[11] (585:585:585) (612:612:612))
        (PORT datain[12] (584:584:584) (614:614:614))
        (PORT datain[13] (580:580:580) (608:608:608))
        (PORT datain[14] (574:574:574) (603:603:603))
        (PORT datain[15] (648:648:648) (645:645:645))
        (PORT datain[16] (677:677:677) (675:675:675))
        (PORT datain[17] (648:648:648) (645:645:645))
        (PORT clk (1289:1289:1289) (1283:1283:1283))
        (PORT sload (1289:1289:1289) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1289:1289:1289) (1283:1283:1283))
        (PORT sload (1289:1289:1289) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1289:1289:1289) (1283:1283:1283))
        (PORT sload (1289:1289:1289) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1289:1289:1289) (1283:1283:1283))
        (PORT sload (1289:1289:1289) (1283:1283:1283))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1288:1288:1288) (1283:1283:1283))
        (PORT sload (1288:1288:1288) (1283:1283:1283))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (404:404:404) (370:370:370))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (291:291:291))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (294:294:294) (320:320:320))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (299:299:299))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (319:319:319) (347:347:347))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (405:405:405) (374:374:374))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (299:299:299))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (420:420:420) (390:390:390))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (268:268:268) (293:293:293))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (300:300:300))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (511:511:511) (475:475:475))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (373:373:373) (403:403:403))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (361:361:361) (392:392:392))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (372:372:372) (401:401:401))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (505:505:505) (469:469:469))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (532:532:532) (495:495:495))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (402:402:402) (406:406:406))
        (PORT datain[1] (400:400:400) (403:403:403))
        (PORT datain[2] (397:397:397) (401:401:401))
        (PORT datain[3] (409:409:409) (414:414:414))
        (PORT datain[4] (483:483:483) (494:494:494))
        (PORT datain[5] (404:404:404) (409:409:409))
        (PORT datain[6] (405:405:405) (410:410:410))
        (PORT datain[7] (494:494:494) (501:501:501))
        (PORT datain[8] (407:407:407) (411:411:411))
        (PORT datain[9] (400:400:400) (403:403:403))
        (PORT datain[10] (400:400:400) (405:405:405))
        (PORT datain[11] (491:491:491) (498:498:498))
        (PORT datain[12] (403:403:403) (408:408:408))
        (PORT datain[13] (405:405:405) (410:410:410))
        (PORT datain[14] (406:406:406) (410:410:410))
        (PORT datain[15] (413:413:413) (419:419:419))
        (PORT datain[16] (482:482:482) (491:491:491))
        (PORT datain[17] (413:413:413) (419:419:419))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (166:166:166) (183:183:183))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (164:164:164) (181:181:181))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (175:175:175) (194:194:194))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (183:183:183) (200:200:200))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (189:189:189) (209:209:209))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (167:167:167))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (176:176:176) (195:195:195))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT asdata (217:217:217) (200:200:200))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (186:186:186) (202:202:202))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT asdata (299:299:299) (278:278:278))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT asdata (220:220:220) (203:203:203))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (100:100:100) (111:111:111))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (190:190:190) (208:208:208))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT asdata (234:234:234) (216:216:216))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (98:98:98) (109:109:109))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1261:1261:1261))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (185:185:185) (204:204:204))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (584:584:584) (613:613:613))
        (PORT datain[1] (588:588:588) (619:619:619))
        (PORT datain[2] (642:642:642) (635:635:635))
        (PORT datain[3] (588:588:588) (617:617:617))
        (PORT datain[4] (589:589:589) (618:618:618))
        (PORT datain[5] (594:594:594) (625:625:625))
        (PORT datain[6] (588:588:588) (617:617:617))
        (PORT datain[7] (598:598:598) (627:627:627))
        (PORT datain[8] (648:648:648) (644:644:644))
        (PORT datain[9] (584:584:584) (614:614:614))
        (PORT datain[10] (642:642:642) (634:634:634))
        (PORT datain[11] (587:587:587) (616:616:616))
        (PORT datain[12] (591:591:591) (619:619:619))
        (PORT datain[13] (650:650:650) (647:647:647))
        (PORT datain[14] (639:639:639) (631:631:631))
        (PORT datain[15] (689:689:689) (688:688:688))
        (PORT datain[16] (595:595:595) (626:626:626))
        (PORT datain[17] (689:689:689) (688:688:688))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1285:1285:1285) (1280:1280:1280))
        (PORT sload (1285:1285:1285) (1280:1280:1280))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (406:406:406) (373:373:373))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (267:267:267) (294:294:294))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (308:308:308))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (407:407:407) (375:375:375))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (492:492:492) (462:462:462))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (404:404:404) (372:372:372))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (488:488:488) (458:458:458))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (418:418:418) (386:386:386))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (263:263:263) (288:288:288))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (287:287:287))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (510:510:510) (493:493:493))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (365:365:365) (377:377:377))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (367:367:367) (379:379:379))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (358:358:358) (370:370:370))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (487:487:487) (470:470:470))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (517:517:517) (500:500:500))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (403:403:403) (407:407:407))
        (PORT datain[1] (404:404:404) (409:409:409))
        (PORT datain[2] (399:399:399) (402:402:402))
        (PORT datain[3] (403:403:403) (407:407:407))
        (PORT datain[4] (402:402:402) (406:406:406))
        (PORT datain[5] (479:479:479) (499:499:499))
        (PORT datain[6] (465:465:465) (485:485:485))
        (PORT datain[7] (400:400:400) (404:404:404))
        (PORT datain[8] (408:408:408) (412:412:412))
        (PORT datain[9] (404:404:404) (409:409:409))
        (PORT datain[10] (406:406:406) (411:411:411))
        (PORT datain[11] (407:407:407) (411:411:411))
        (PORT datain[12] (403:403:403) (407:407:407))
        (PORT datain[13] (404:404:404) (408:408:408))
        (PORT datain[14] (402:402:402) (406:406:406))
        (PORT datain[15] (413:413:413) (420:420:420))
        (PORT datain[16] (411:411:411) (417:417:417))
        (PORT datain[17] (413:413:413) (420:420:420))
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (PORT sload (1279:1279:1279) (1273:1273:1273))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1278:1278:1278) (1273:1273:1273))
        (PORT sload (1278:1278:1278) (1273:1273:1273))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (PORT sload (1279:1279:1279) (1273:1273:1273))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1278:1278:1278) (1273:1273:1273))
        (PORT sload (1278:1278:1278) (1273:1273:1273))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (PORT sload (1279:1279:1279) (1273:1273:1273))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1278:1278:1278) (1273:1273:1273))
        (PORT sload (1278:1278:1278) (1273:1273:1273))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (PORT sload (1279:1279:1279) (1273:1273:1273))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1278:1278:1278) (1273:1273:1273))
        (PORT sload (1278:1278:1278) (1273:1273:1273))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT asdata (210:210:210) (194:194:194))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (162:162:162) (167:167:167))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (171:171:171) (177:177:177))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (82:82:82) (92:92:92))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (99:99:99) (110:110:110))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (166:166:166) (171:171:171))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (94:94:94) (105:105:105))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1251:1251:1251))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT asdata (277:277:277) (273:273:273))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (179:179:179) (183:183:183))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT asdata (288:288:288) (286:286:286))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT asdata (193:193:193) (190:190:190))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (87:87:87) (90:90:90))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (102:102:102) (104:104:104))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT asdata (209:209:209) (204:204:204))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (92:92:92))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1230:1230:1230))
        (PORT asdata (199:199:199) (193:193:193))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (642:642:642) (635:635:635))
        (PORT datain[1] (562:562:562) (613:613:613))
        (PORT datain[2] (555:555:555) (608:608:608))
        (PORT datain[3] (670:670:670) (680:680:680))
        (PORT datain[4] (598:598:598) (628:628:628))
        (PORT datain[5] (553:553:553) (606:606:606))
        (PORT datain[6] (590:590:590) (619:619:619))
        (PORT datain[7] (617:617:617) (638:638:638))
        (PORT datain[8] (560:560:560) (613:613:613))
        (PORT datain[9] (617:617:617) (639:639:639))
        (PORT datain[10] (611:611:611) (627:627:627))
        (PORT datain[11] (566:566:566) (617:617:617))
        (PORT datain[12] (553:553:553) (603:603:603))
        (PORT datain[13] (564:564:564) (614:614:614))
        (PORT datain[14] (612:612:612) (627:627:627))
        (PORT datain[15] (567:567:567) (624:624:624))
        (PORT datain[16] (559:559:559) (613:613:613))
        (PORT datain[17] (567:567:567) (624:624:624))
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (PORT sload (1279:1279:1279) (1273:1273:1273))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1278:1278:1278) (1273:1273:1273))
        (PORT sload (1278:1278:1278) (1273:1273:1273))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (PORT sload (1279:1279:1279) (1273:1273:1273))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1278:1278:1278) (1273:1273:1273))
        (PORT sload (1278:1278:1278) (1273:1273:1273))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (PORT sload (1279:1279:1279) (1273:1273:1273))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1278:1278:1278) (1273:1273:1273))
        (PORT sload (1278:1278:1278) (1273:1273:1273))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (PORT sload (1279:1279:1279) (1273:1273:1273))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1278:1278:1278) (1273:1273:1273))
        (PORT sload (1278:1278:1278) (1273:1273:1273))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (406:406:406) (373:373:373))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (287:287:287))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (285:285:285) (311:311:311))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (351:351:351) (350:350:350))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (496:496:496) (468:468:468))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (352:352:352) (365:365:365))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (289:289:289))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (418:418:418) (387:387:387))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (353:353:353) (367:367:367))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (297:297:297))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (359:359:359) (371:371:371))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (355:355:355) (364:364:364))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (281:281:281))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (351:351:351) (361:361:361))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (486:486:486) (470:470:470))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (522:522:522) (506:506:506))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (413:413:413) (416:416:416))
        (PORT datain[1] (479:479:479) (499:499:499))
        (PORT datain[2] (399:399:399) (402:402:402))
        (PORT datain[3] (386:386:386) (392:392:392))
        (PORT datain[4] (403:403:403) (407:407:407))
        (PORT datain[5] (383:383:383) (389:389:389))
        (PORT datain[6] (403:403:403) (407:407:407))
        (PORT datain[7] (404:404:404) (409:409:409))
        (PORT datain[8] (382:382:382) (387:387:387))
        (PORT datain[9] (404:404:404) (408:408:408))
        (PORT datain[10] (402:402:402) (406:406:406))
        (PORT datain[11] (400:400:400) (404:404:404))
        (PORT datain[12] (383:383:383) (388:388:388))
        (PORT datain[13] (403:403:403) (407:407:407))
        (PORT datain[14] (400:400:400) (404:404:404))
        (PORT datain[15] (411:411:411) (417:417:417))
        (PORT datain[16] (404:404:404) (410:410:410))
        (PORT datain[17] (411:411:411) (417:417:417))
        (PORT clk (1269:1269:1269) (1262:1262:1262))
        (PORT sload (1269:1269:1269) (1262:1262:1262))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1268:1268:1268) (1262:1262:1262))
        (PORT sload (1268:1268:1268) (1262:1262:1262))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1269:1269:1269) (1262:1262:1262))
        (PORT sload (1269:1269:1269) (1262:1262:1262))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1268:1268:1268) (1262:1262:1262))
        (PORT sload (1268:1268:1268) (1262:1262:1262))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1269:1269:1269) (1262:1262:1262))
        (PORT sload (1269:1269:1269) (1262:1262:1262))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1268:1268:1268) (1262:1262:1262))
        (PORT sload (1268:1268:1268) (1262:1262:1262))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1269:1269:1269) (1262:1262:1262))
        (PORT sload (1269:1269:1269) (1262:1262:1262))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1268:1268:1268) (1262:1262:1262))
        (PORT sload (1268:1268:1268) (1262:1262:1262))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (167:167:167) (171:171:171))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (162:162:162) (167:167:167))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (197:197:197) (200:200:200))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (182:182:182) (186:186:186))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (175:175:175) (181:181:181))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (175:175:175) (178:178:178))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (181:181:181) (186:186:186))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (286:286:286) (281:281:281))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (286:286:286) (279:279:279))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (271:271:271) (265:265:265))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (211:211:211) (209:209:209))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (101:101:101) (102:102:102))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (90:90:90) (93:93:93))
        (IOPATH dataf combout (40:40:40) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (213:213:213) (208:208:208))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (91:91:91))
        (IOPATH dataf combout (39:39:39) (36:36:36))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT d (37:37:37) (41:41:41))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (27:27:27))
      (HOLD d (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1220:1220:1220))
        (PORT asdata (208:208:208) (205:205:205))
        (IOPATH (posedge clk) q (19:19:19) (19:19:19))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (27:27:27))
      (HOLD asdata (posedge clk) (17:17:17))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (674:674:674) (670:670:670))
        (PORT datain[1] (677:677:677) (677:677:677))
        (PORT datain[2] (582:582:582) (612:612:612))
        (PORT datain[3] (638:638:638) (628:628:628))
        (PORT datain[4] (640:640:640) (630:630:630))
        (PORT datain[5] (588:588:588) (616:616:616))
        (PORT datain[6] (588:588:588) (616:616:616))
        (PORT datain[7] (644:644:644) (635:635:635))
        (PORT datain[8] (590:590:590) (618:618:618))
        (PORT datain[9] (589:589:589) (617:617:617))
        (PORT datain[10] (684:684:684) (685:685:685))
        (PORT datain[11] (588:588:588) (616:616:616))
        (PORT datain[12] (579:579:579) (607:607:607))
        (PORT datain[13] (592:592:592) (621:621:621))
        (PORT datain[14] (581:581:581) (607:607:607))
        (PORT datain[15] (685:685:685) (687:687:687))
        (PORT datain[16] (635:635:635) (625:625:625))
        (PORT datain[17] (685:685:685) (687:687:687))
        (PORT clk (1269:1269:1269) (1262:1262:1262))
        (PORT sload (1269:1269:1269) (1262:1262:1262))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1268:1268:1268) (1262:1262:1262))
        (PORT sload (1268:1268:1268) (1262:1262:1262))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1269:1269:1269) (1262:1262:1262))
        (PORT sload (1269:1269:1269) (1262:1262:1262))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1268:1268:1268) (1262:1262:1262))
        (PORT sload (1268:1268:1268) (1262:1262:1262))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1269:1269:1269) (1262:1262:1262))
        (PORT sload (1269:1269:1269) (1262:1262:1262))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1268:1268:1268) (1262:1262:1262))
        (PORT sload (1268:1268:1268) (1262:1262:1262))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1269:1269:1269) (1262:1262:1262))
        (PORT sload (1269:1269:1269) (1262:1262:1262))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1268:1268:1268) (1262:1262:1262))
        (PORT sload (1268:1268:1268) (1262:1262:1262))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT asdata (415:415:415) (381:381:381))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (299:299:299))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (292:292:292) (319:319:319))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (307:307:307))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT asdata (477:477:477) (444:444:444))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT asdata (415:415:415) (384:384:384))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (306:306:306))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT asdata (427:427:427) (395:395:395))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (266:266:266) (292:292:292))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (309:309:309))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (364:364:364) (395:395:395))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (368:368:368) (400:400:400))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (368:368:368) (399:399:399))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (370:370:370) (400:400:400))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT asdata (510:510:510) (474:474:474))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1239:1239:1239))
        (PORT asdata (537:537:537) (500:500:500))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (403:403:403) (408:408:408))
        (PORT datain[1] (404:404:404) (409:409:409))
        (PORT datain[2] (397:397:397) (401:401:401))
        (PORT datain[3] (409:409:409) (414:414:414))
        (PORT datain[4] (402:402:402) (406:406:406))
        (PORT datain[5] (405:405:405) (410:410:410))
        (PORT datain[6] (402:402:402) (406:406:406))
        (PORT datain[7] (404:404:404) (409:409:409))
        (PORT datain[8] (399:399:399) (403:403:403))
        (PORT datain[9] (405:405:405) (410:410:410))
        (PORT datain[10] (496:496:496) (503:503:503))
        (PORT datain[11] (400:400:400) (404:404:404))
        (PORT datain[12] (487:487:487) (495:495:495))
        (PORT datain[13] (493:493:493) (500:500:500))
        (PORT datain[14] (402:402:402) (406:406:406))
        (PORT datain[15] (412:412:412) (418:418:418))
        (PORT datain[16] (481:481:481) (490:490:490))
        (PORT datain[17] (412:412:412) (418:418:418))
        (PORT clk (1272:1272:1272) (1264:1264:1264))
        (PORT sload (1272:1272:1272) (1264:1264:1264))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1271:1271:1271) (1264:1264:1264))
        (PORT sload (1271:1271:1271) (1264:1264:1264))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1272:1272:1272) (1264:1264:1264))
        (PORT sload (1272:1272:1272) (1264:1264:1264))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1271:1271:1271) (1264:1264:1264))
        (PORT sload (1271:1271:1271) (1264:1264:1264))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1272:1272:1272) (1264:1264:1264))
        (PORT sload (1272:1272:1272) (1264:1264:1264))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1271:1271:1271) (1264:1264:1264))
        (PORT sload (1271:1271:1271) (1264:1264:1264))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1272:1272:1272) (1264:1264:1264))
        (PORT sload (1272:1272:1272) (1264:1264:1264))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1271:1271:1271) (1264:1264:1264))
        (PORT sload (1271:1271:1271) (1264:1264:1264))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (356:356:356) (384:384:384))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (350:350:350) (379:379:379))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (308:308:308))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (360:360:360) (385:385:385))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (351:351:351) (380:380:380))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (413:413:413) (381:381:381))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT asdata (496:496:496) (466:466:466))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT asdata (510:510:510) (480:480:480))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (286:286:286))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (349:349:349) (376:376:376))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT asdata (439:439:439) (406:406:406))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (376:376:376) (407:407:407))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (305:305:305))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT asdata (433:433:433) (401:401:401))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (316:316:316) (342:342:342))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (315:315:315))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1245:1245:1245))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (399:399:399) (403:403:403))
        (PORT datain[1] (396:396:396) (400:400:400))
        (PORT datain[2] (399:399:399) (402:402:402))
        (PORT datain[3] (393:393:393) (396:396:396))
        (PORT datain[4] (395:395:395) (399:399:399))
        (PORT datain[5] (400:400:400) (403:403:403))
        (PORT datain[6] (394:394:394) (397:397:397))
        (PORT datain[7] (396:396:396) (400:400:400))
        (PORT datain[8] (400:400:400) (404:404:404))
        (PORT datain[9] (399:399:399) (403:403:403))
        (PORT datain[10] (399:399:399) (403:403:403))
        (PORT datain[11] (402:402:402) (406:406:406))
        (PORT datain[12] (396:396:396) (400:400:400))
        (PORT datain[13] (394:394:394) (398:398:398))
        (PORT datain[14] (399:399:399) (403:403:403))
        (PORT datain[15] (405:405:405) (411:411:411))
        (PORT datain[16] (454:454:454) (457:457:457))
        (PORT datain[17] (405:405:405) (411:411:411))
        (PORT clk (1272:1272:1272) (1264:1264:1264))
        (PORT sload (1272:1272:1272) (1264:1264:1264))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1271:1271:1271) (1264:1264:1264))
        (PORT sload (1271:1271:1271) (1264:1264:1264))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1272:1272:1272) (1264:1264:1264))
        (PORT sload (1272:1272:1272) (1264:1264:1264))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1271:1271:1271) (1264:1264:1264))
        (PORT sload (1271:1271:1271) (1264:1264:1264))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1272:1272:1272) (1264:1264:1264))
        (PORT sload (1272:1272:1272) (1264:1264:1264))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1271:1271:1271) (1264:1264:1264))
        (PORT sload (1271:1271:1271) (1264:1264:1264))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1272:1272:1272) (1264:1264:1264))
        (PORT sload (1272:1272:1272) (1264:1264:1264))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1271:1271:1271) (1264:1264:1264))
        (PORT sload (1271:1271:1271) (1264:1264:1264))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (213:213:213) (196:196:196))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (78:78:78) (89:89:89))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (99:99:99))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (89:89:89) (100:100:100))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (94:94:94) (105:105:105))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (165:165:165))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (90:90:90) (100:100:100))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (220:220:220) (203:203:203))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (211:211:211) (194:194:194))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (94:94:94) (105:105:105))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (189:189:189) (207:207:207))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (353:353:353) (328:328:328))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (200:200:200) (219:219:219))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (177:177:177) (196:196:196))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (323:323:323) (300:300:300))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
        (PORT asdata (341:341:341) (317:317:317))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (590:590:590) (619:619:619))
        (PORT datain[1] (586:586:586) (617:617:617))
        (PORT datain[2] (669:669:669) (680:680:680))
        (PORT datain[3] (669:669:669) (678:678:678))
        (PORT datain[4] (670:670:670) (680:680:680))
        (PORT datain[5] (652:652:652) (663:663:663))
        (PORT datain[6] (659:659:659) (667:667:667))
        (PORT datain[7] (595:595:595) (625:625:625))
        (PORT datain[8] (655:655:655) (664:664:664))
        (PORT datain[9] (594:594:594) (622:622:622))
        (PORT datain[10] (592:592:592) (621:621:621))
        (PORT datain[11] (667:667:667) (678:678:678))
        (PORT datain[12] (589:589:589) (618:618:618))
        (PORT datain[13] (662:662:662) (671:671:671))
        (PORT datain[14] (590:590:590) (620:620:620))
        (PORT datain[15] (673:673:673) (685:685:685))
        (PORT datain[16] (598:598:598) (629:629:629))
        (PORT datain[17] (673:673:673) (685:685:685))
        (PORT clk (1275:1275:1275) (1267:1267:1267))
        (PORT sload (1275:1275:1275) (1267:1267:1267))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1274:1274:1274) (1267:1267:1267))
        (PORT sload (1274:1274:1274) (1267:1267:1267))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1275:1275:1275) (1267:1267:1267))
        (PORT sload (1275:1275:1275) (1267:1267:1267))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1274:1274:1274) (1267:1267:1267))
        (PORT sload (1274:1274:1274) (1267:1267:1267))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1275:1275:1275) (1267:1267:1267))
        (PORT sload (1275:1275:1275) (1267:1267:1267))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1274:1274:1274) (1267:1267:1267))
        (PORT sload (1274:1274:1274) (1267:1267:1267))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1275:1275:1275) (1267:1267:1267))
        (PORT sload (1275:1275:1275) (1267:1267:1267))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1274:1274:1274) (1267:1267:1267))
        (PORT sload (1274:1274:1274) (1267:1267:1267))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (349:349:349) (376:376:376))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (347:347:347) (375:375:375))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (349:349:349) (377:377:377))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (355:355:355) (381:381:381))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (358:358:358) (387:387:387))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (344:344:344) (370:370:370))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT asdata (494:494:494) (465:465:465))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT asdata (504:504:504) (471:471:471))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (343:343:343) (370:370:370))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (362:362:362) (388:388:388))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT asdata (425:425:425) (397:397:397))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT asdata (421:421:421) (393:393:393))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (297:297:297))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT asdata (409:409:409) (382:382:382))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (314:314:314) (339:339:339))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT asdata (473:473:473) (442:442:442))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (396:396:396) (400:400:400))
        (PORT datain[1] (397:397:397) (401:401:401))
        (PORT datain[2] (394:394:394) (397:397:397))
        (PORT datain[3] (396:396:396) (400:400:400))
        (PORT datain[4] (466:466:466) (470:470:470))
        (PORT datain[5] (397:397:397) (401:401:401))
        (PORT datain[6] (396:396:396) (400:400:400))
        (PORT datain[7] (393:393:393) (396:396:396))
        (PORT datain[8] (392:392:392) (395:395:395))
        (PORT datain[9] (397:397:397) (401:401:401))
        (PORT datain[10] (469:469:469) (473:473:473))
        (PORT datain[11] (393:393:393) (395:395:395))
        (PORT datain[12] (395:395:395) (399:399:399))
        (PORT datain[13] (465:465:465) (469:469:469))
        (PORT datain[14] (464:464:464) (468:468:468))
        (PORT datain[15] (401:401:401) (406:406:406))
        (PORT datain[16] (446:446:446) (450:450:450))
        (PORT datain[17] (401:401:401) (406:406:406))
        (PORT clk (1275:1275:1275) (1267:1267:1267))
        (PORT sload (1275:1275:1275) (1267:1267:1267))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1274:1274:1274) (1267:1267:1267))
        (PORT sload (1274:1274:1274) (1267:1267:1267))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1275:1275:1275) (1267:1267:1267))
        (PORT sload (1275:1275:1275) (1267:1267:1267))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1274:1274:1274) (1267:1267:1267))
        (PORT sload (1274:1274:1274) (1267:1267:1267))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1275:1275:1275) (1267:1267:1267))
        (PORT sload (1275:1275:1275) (1267:1267:1267))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1274:1274:1274) (1267:1267:1267))
        (PORT sload (1274:1274:1274) (1267:1267:1267))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1275:1275:1275) (1267:1267:1267))
        (PORT sload (1275:1275:1275) (1267:1267:1267))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1274:1274:1274) (1267:1267:1267))
        (PORT sload (1274:1274:1274) (1267:1267:1267))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (210:210:210) (192:192:192))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (79:79:79) (90:90:90))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (96:96:96) (107:107:107))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (80:80:80) (91:91:91))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (182:182:182) (202:202:202))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (217:217:217) (201:201:201))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (174:174:174) (193:193:193))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (220:220:220) (203:203:203))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT asdata (315:315:315) (289:289:289))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (96:96:96) (108:108:108))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (202:202:202) (221:221:221))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (192:192:192) (213:213:213))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (198:198:198) (215:215:215))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1246:1246:1246))
        (PORT asdata (221:221:221) (206:206:206))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (324:324:324) (300:300:300))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (177:177:177) (197:197:197))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (832:832:832) (834:834:834))
        (PORT datain[1] (829:829:829) (827:827:827))
        (PORT datain[2] (816:816:816) (817:817:817))
        (PORT datain[3] (825:825:825) (823:823:823))
        (PORT datain[4] (843:843:843) (844:844:844))
        (PORT datain[5] (833:833:833) (854:854:854))
        (PORT datain[6] (840:840:840) (861:861:861))
        (PORT datain[7] (830:830:830) (832:832:832))
        (PORT datain[8] (846:846:846) (849:849:849))
        (PORT datain[9] (823:823:823) (827:827:827))
        (PORT datain[10] (834:834:834) (835:835:835))
        (PORT datain[11] (844:844:844) (847:847:847))
        (PORT datain[12] (775:775:775) (768:768:768))
        (PORT datain[13] (835:835:835) (825:825:825))
        (PORT datain[14] (826:826:826) (827:827:827))
        (PORT datain[15] (815:815:815) (837:837:837))
        (PORT datain[16] (897:897:897) (886:886:886))
        (PORT datain[17] (815:815:815) (837:837:837))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1272:1272:1272))
        (PORT sload (1277:1277:1277) (1272:1272:1272))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1272:1272:1272))
        (PORT sload (1277:1277:1277) (1272:1272:1272))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1272:1272:1272))
        (PORT sload (1277:1277:1277) (1272:1272:1272))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1272:1272:1272))
        (PORT sload (1277:1277:1277) (1272:1272:1272))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT asdata (210:210:210) (193:193:193))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (83:83:83) (94:94:94))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (99:99:99))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (87:87:87) (98:98:98))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (96:96:96) (107:107:107))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT asdata (204:204:204) (186:186:186))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (92:92:92) (102:102:102))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT asdata (220:220:220) (204:204:204))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT asdata (214:214:214) (198:198:198))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (85:85:85) (96:96:96))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (190:190:190) (210:210:210))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (191:191:191) (212:212:212))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (203:203:203) (221:221:221))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (175:175:175) (194:194:194))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT asdata (335:335:335) (313:313:313))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1248:1248:1248))
        (PORT asdata (332:332:332) (306:306:306))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (595:595:595) (623:623:623))
        (PORT datain[1] (598:598:598) (627:627:627))
        (PORT datain[2] (681:681:681) (679:679:679))
        (PORT datain[3] (598:598:598) (627:627:627))
        (PORT datain[4] (592:592:592) (621:621:621))
        (PORT datain[5] (587:587:587) (618:618:618))
        (PORT datain[6] (685:685:685) (682:682:682))
        (PORT datain[7] (674:674:674) (672:672:672))
        (PORT datain[8] (678:678:678) (676:676:676))
        (PORT datain[9] (681:681:681) (678:678:678))
        (PORT datain[10] (592:592:592) (622:622:622))
        (PORT datain[11] (679:679:679) (676:676:676))
        (PORT datain[12] (589:589:589) (619:619:619))
        (PORT datain[13] (593:593:593) (624:624:624))
        (PORT datain[14] (683:683:683) (681:681:681))
        (PORT datain[15] (685:685:685) (683:683:683))
        (PORT datain[16] (646:646:646) (638:638:638))
        (PORT datain[17] (685:685:685) (683:683:683))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1272:1272:1272))
        (PORT sload (1277:1277:1277) (1272:1272:1272))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1272:1272:1272))
        (PORT sload (1277:1277:1277) (1272:1272:1272))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1272:1272:1272))
        (PORT sload (1277:1277:1277) (1272:1272:1272))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1277:1277:1277) (1272:1272:1272))
        (PORT sload (1277:1277:1277) (1272:1272:1272))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT asdata (406:406:406) (374:374:374))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (267:267:267) (294:294:294))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (362:362:362) (391:391:391))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (266:266:266) (292:292:292))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT asdata (463:463:463) (431:431:431))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (360:360:360) (386:386:386))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (299:299:299))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT asdata (509:509:509) (477:477:477))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (295:295:295))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (298:298:298))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (369:369:369) (400:400:400))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT asdata (435:435:435) (403:403:403))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (360:360:360) (391:391:391))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (354:354:354) (383:383:383))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT asdata (499:499:499) (463:463:463))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1247:1247:1247))
        (PORT asdata (532:532:532) (495:495:495))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (404:404:404) (409:409:409))
        (PORT datain[1] (404:404:404) (409:409:409))
        (PORT datain[2] (392:392:392) (395:395:395))
        (PORT datain[3] (405:405:405) (410:410:410))
        (PORT datain[4] (399:399:399) (403:403:403))
        (PORT datain[5] (393:393:393) (396:396:396))
        (PORT datain[6] (400:400:400) (404:404:404))
        (PORT datain[7] (463:463:463) (467:467:467))
        (PORT datain[8] (399:399:399) (402:402:402))
        (PORT datain[9] (400:400:400) (404:404:404))
        (PORT datain[10] (403:403:403) (407:407:407))
        (PORT datain[11] (393:393:393) (396:396:396))
        (PORT datain[12] (399:399:399) (403:403:403))
        (PORT datain[13] (401:401:401) (405:405:405))
        (PORT datain[14] (495:495:495) (503:503:503))
        (PORT datain[15] (409:409:409) (415:415:415))
        (PORT datain[16] (482:482:482) (491:491:491))
        (PORT datain[17] (409:409:409) (415:415:415))
        (PORT clk (1277:1277:1277) (1270:1270:1270))
        (PORT sload (1277:1277:1277) (1270:1270:1270))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1276:1276:1276) (1270:1270:1270))
        (PORT sload (1276:1276:1276) (1270:1270:1270))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1277:1277:1277) (1270:1270:1270))
        (PORT sload (1277:1277:1277) (1270:1270:1270))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1276:1276:1276) (1270:1270:1270))
        (PORT sload (1276:1276:1276) (1270:1270:1270))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1277:1277:1277) (1270:1270:1270))
        (PORT sload (1277:1277:1277) (1270:1270:1270))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1276:1276:1276) (1270:1270:1270))
        (PORT sload (1276:1276:1276) (1270:1270:1270))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1277:1277:1277) (1270:1270:1270))
        (PORT sload (1277:1277:1277) (1270:1270:1270))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1276:1276:1276) (1270:1270:1270))
        (PORT sload (1276:1276:1276) (1270:1270:1270))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (182:182:182) (200:200:200))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (164:164:164) (180:180:180))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (183:183:183) (202:202:202))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (184:184:184) (201:201:201))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (191:191:191) (210:210:210))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (167:167:167) (183:183:183))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (180:180:180) (199:199:199))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT asdata (299:299:299) (275:275:275))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (183:183:183) (199:199:199))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT asdata (294:294:294) (271:271:271))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT asdata (217:217:217) (201:201:201))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (99:99:99))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (92:92:92) (103:103:103))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT asdata (236:236:236) (219:219:219))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (97:97:97) (108:108:108))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1250:1250:1250))
        (PORT asdata (212:212:212) (195:195:195))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (646:646:646) (641:641:641))
        (PORT datain[1] (679:679:679) (681:681:681))
        (PORT datain[2] (586:586:586) (615:615:615))
        (PORT datain[3] (589:589:589) (618:618:618))
        (PORT datain[4] (688:688:688) (684:684:684))
        (PORT datain[5] (589:589:589) (617:617:617))
        (PORT datain[6] (691:691:691) (695:695:695))
        (PORT datain[7] (593:593:593) (623:623:623))
        (PORT datain[8] (639:639:639) (631:631:631))
        (PORT datain[9] (598:598:598) (629:629:629))
        (PORT datain[10] (640:640:640) (632:632:632))
        (PORT datain[11] (638:638:638) (631:631:631))
        (PORT datain[12] (585:585:585) (613:613:613))
        (PORT datain[13] (589:589:589) (620:620:620))
        (PORT datain[14] (593:593:593) (622:622:622))
        (PORT datain[15] (654:654:654) (647:647:647))
        (PORT datain[16] (651:651:651) (643:643:643))
        (PORT datain[17] (654:654:654) (647:647:647))
        (PORT clk (1277:1277:1277) (1270:1270:1270))
        (PORT sload (1277:1277:1277) (1270:1270:1270))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1276:1276:1276) (1270:1270:1270))
        (PORT sload (1276:1276:1276) (1270:1270:1270))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1277:1277:1277) (1270:1270:1270))
        (PORT sload (1277:1277:1277) (1270:1270:1270))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1276:1276:1276) (1270:1270:1270))
        (PORT sload (1276:1276:1276) (1270:1270:1270))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1277:1277:1277) (1270:1270:1270))
        (PORT sload (1277:1277:1277) (1270:1270:1270))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1276:1276:1276) (1270:1270:1270))
        (PORT sload (1276:1276:1276) (1270:1270:1270))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1277:1277:1277) (1270:1270:1270))
        (PORT sload (1277:1277:1277) (1270:1270:1270))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1276:1276:1276) (1270:1270:1270))
        (PORT sload (1276:1276:1276) (1270:1270:1270))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (500:500:500) (465:465:465))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (297:297:297))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (314:314:314))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (367:367:367) (392:392:392))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (356:356:356) (386:386:386))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT asdata (413:413:413) (382:382:382))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (297:297:297))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT asdata (423:423:423) (390:390:390))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (296:296:296))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (310:310:310))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (438:438:438) (406:406:406))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (379:379:379) (410:410:410))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (376:376:376) (407:407:407))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (364:364:364) (394:394:394))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT asdata (511:511:511) (477:477:477))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1242:1242:1242))
        (PORT asdata (538:538:538) (499:499:499))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (392:392:392) (395:395:395))
        (PORT datain[1] (404:404:404) (409:409:409))
        (PORT datain[2] (403:403:403) (407:407:407))
        (PORT datain[3] (461:461:461) (467:467:467))
        (PORT datain[4] (393:393:393) (395:395:395))
        (PORT datain[5] (401:401:401) (405:405:405))
        (PORT datain[6] (399:399:399) (403:403:403))
        (PORT datain[7] (403:403:403) (407:407:407))
        (PORT datain[8] (403:403:403) (407:407:407))
        (PORT datain[9] (409:409:409) (414:414:414))
        (PORT datain[10] (391:391:391) (394:394:394))
        (PORT datain[11] (498:498:498) (507:507:507))
        (PORT datain[12] (400:400:400) (405:405:405))
        (PORT datain[13] (400:400:400) (404:404:404))
        (PORT datain[14] (400:400:400) (404:404:404))
        (PORT datain[15] (413:413:413) (419:419:419))
        (PORT datain[16] (482:482:482) (491:491:491))
        (PORT datain[17] (413:413:413) (419:419:419))
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (PORT sload (1270:1270:1270) (1263:1263:1263))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1269:1269:1269) (1263:1263:1263))
        (PORT sload (1269:1269:1269) (1263:1263:1263))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (PORT sload (1270:1270:1270) (1263:1263:1263))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1269:1269:1269) (1263:1263:1263))
        (PORT sload (1269:1269:1269) (1263:1263:1263))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (PORT sload (1270:1270:1270) (1263:1263:1263))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1269:1269:1269) (1263:1263:1263))
        (PORT sload (1269:1269:1269) (1263:1263:1263))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (PORT sload (1270:1270:1270) (1263:1263:1263))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1269:1269:1269) (1263:1263:1263))
        (PORT sload (1269:1269:1269) (1263:1263:1263))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (181:181:181) (199:199:199))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (169:169:169) (186:186:186))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (178:178:178) (198:198:198))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (177:177:177) (198:198:198))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (185:185:185) (205:205:205))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (167:167:167) (185:185:185))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (179:179:179) (198:198:198))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (315:315:315) (293:293:293))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (180:180:180) (197:197:197))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (305:305:305) (283:283:283))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (222:222:222) (205:205:205))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (106:106:106) (116:116:116))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (93:93:93) (104:104:104))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (235:235:235) (219:219:219))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (94:94:94) (105:105:105))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1244:1244:1244))
        (PORT asdata (216:216:216) (200:200:200))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (586:586:586) (614:614:614))
        (PORT datain[1] (587:587:587) (616:616:616))
        (PORT datain[2] (643:643:643) (635:635:635))
        (PORT datain[3] (590:590:590) (619:619:619))
        (PORT datain[4] (685:685:685) (689:689:689))
        (PORT datain[5] (594:594:594) (624:624:624))
        (PORT datain[6] (637:637:637) (630:630:630))
        (PORT datain[7] (651:651:651) (647:647:647))
        (PORT datain[8] (641:641:641) (633:633:633))
        (PORT datain[9] (639:639:639) (631:631:631))
        (PORT datain[10] (655:655:655) (650:650:650))
        (PORT datain[11] (641:641:641) (634:634:634))
        (PORT datain[12] (586:586:586) (616:616:616))
        (PORT datain[13] (590:590:590) (619:619:619))
        (PORT datain[14] (591:591:591) (622:622:622))
        (PORT datain[15] (654:654:654) (647:647:647))
        (PORT datain[16] (650:650:650) (643:643:643))
        (PORT datain[17] (654:654:654) (647:647:647))
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (PORT sload (1270:1270:1270) (1263:1263:1263))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1269:1269:1269) (1263:1263:1263))
        (PORT sload (1269:1269:1269) (1263:1263:1263))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (PORT sload (1270:1270:1270) (1263:1263:1263))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1269:1269:1269) (1263:1263:1263))
        (PORT sload (1269:1269:1269) (1263:1263:1263))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (PORT sload (1270:1270:1270) (1263:1263:1263))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1269:1269:1269) (1263:1263:1263))
        (PORT sload (1269:1269:1269) (1263:1263:1263))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (PORT sload (1270:1270:1270) (1263:1263:1263))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1269:1269:1269) (1263:1263:1263))
        (PORT sload (1269:1269:1269) (1263:1263:1263))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT asdata (408:408:408) (375:375:375))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (296:296:296))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (315:315:315))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (356:356:356) (382:382:382))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (325:325:325) (354:354:354))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (350:350:350) (376:376:376))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT asdata (498:498:498) (468:468:468))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT asdata (416:416:416) (385:385:385))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (263:263:263) (289:289:289))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (298:298:298))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (371:371:371) (402:402:402))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (356:356:356) (386:386:386))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (365:365:365) (395:395:395))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT asdata (544:544:544) (509:509:509))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (322:322:322) (349:349:349))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (355:355:355) (385:385:385))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1250:1250:1250))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (403:403:403) (408:408:408))
        (PORT datain[1] (405:405:405) (410:410:410))
        (PORT datain[2] (397:397:397) (401:401:401))
        (PORT datain[3] (465:465:465) (470:470:470))
        (PORT datain[4] (402:402:402) (406:406:406))
        (PORT datain[5] (393:393:393) (396:396:396))
        (PORT datain[6] (392:392:392) (394:394:394))
        (PORT datain[7] (404:404:404) (408:408:408))
        (PORT datain[8] (413:413:413) (416:416:416))
        (PORT datain[9] (403:403:403) (407:407:407))
        (PORT datain[10] (403:403:403) (407:407:407))
        (PORT datain[11] (404:404:404) (408:408:408))
        (PORT datain[12] (399:399:399) (403:403:403))
        (PORT datain[13] (402:402:402) (406:406:406))
        (PORT datain[14] (392:392:392) (395:395:395))
        (PORT datain[15] (410:410:410) (416:416:416))
        (PORT datain[16] (452:452:452) (455:455:455))
        (PORT datain[17] (410:410:410) (416:416:416))
        (PORT clk (1281:1281:1281) (1275:1275:1275))
        (PORT sload (1281:1281:1281) (1275:1275:1275))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (PORT sload (1280:1280:1280) (1275:1275:1275))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1281:1281:1281) (1275:1275:1275))
        (PORT sload (1281:1281:1281) (1275:1275:1275))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (PORT sload (1280:1280:1280) (1275:1275:1275))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1281:1281:1281) (1275:1275:1275))
        (PORT sload (1281:1281:1281) (1275:1275:1275))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (PORT sload (1280:1280:1280) (1275:1275:1275))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1281:1281:1281) (1275:1275:1275))
        (PORT sload (1281:1281:1281) (1275:1275:1275))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (PORT sload (1280:1280:1280) (1275:1275:1275))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (177:177:177) (195:195:195))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (168:168:168) (185:185:185))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (182:182:182) (202:202:202))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (184:184:184) (206:206:206))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (173:173:173) (193:193:193))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (171:171:171) (188:188:188))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (180:180:180) (199:199:199))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT asdata (301:301:301) (277:277:277))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (178:178:178) (194:194:194))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT asdata (305:305:305) (283:283:283))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT asdata (275:275:275) (252:252:252))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (99:99:99))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (99:99:99) (110:110:110))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT asdata (215:215:215) (199:199:199))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (98:98:98) (110:110:110))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1253:1253:1253))
        (PORT asdata (230:230:230) (212:212:212))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (635:635:635) (627:627:627))
        (PORT datain[1] (644:644:644) (637:637:637))
        (PORT datain[2] (587:587:587) (616:616:616))
        (PORT datain[3] (643:643:643) (636:636:636))
        (PORT datain[4] (582:582:582) (612:612:612))
        (PORT datain[5] (584:584:584) (614:614:614))
        (PORT datain[6] (677:677:677) (675:675:675))
        (PORT datain[7] (650:650:650) (646:646:646))
        (PORT datain[8] (642:642:642) (634:634:634))
        (PORT datain[9] (639:639:639) (631:631:631))
        (PORT datain[10] (638:638:638) (630:630:630))
        (PORT datain[11] (590:590:590) (619:619:619))
        (PORT datain[12] (678:678:678) (676:676:676))
        (PORT datain[13] (642:642:642) (636:636:636))
        (PORT datain[14] (588:588:588) (617:617:617))
        (PORT datain[15] (603:603:603) (634:634:634))
        (PORT datain[16] (651:651:651) (643:643:643))
        (PORT datain[17] (603:603:603) (634:634:634))
        (PORT clk (1281:1281:1281) (1275:1275:1275))
        (PORT sload (1281:1281:1281) (1275:1275:1275))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (PORT sload (1280:1280:1280) (1275:1275:1275))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1281:1281:1281) (1275:1275:1275))
        (PORT sload (1281:1281:1281) (1275:1275:1275))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (PORT sload (1280:1280:1280) (1275:1275:1275))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1281:1281:1281) (1275:1275:1275))
        (PORT sload (1281:1281:1281) (1275:1275:1275))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (PORT sload (1280:1280:1280) (1275:1275:1275))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1281:1281:1281) (1275:1275:1275))
        (PORT sload (1281:1281:1281) (1275:1275:1275))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (PORT sload (1280:1280:1280) (1275:1275:1275))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (353:353:353) (380:380:380))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (349:349:349) (378:378:378))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (360:360:360) (389:389:389))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (361:361:361) (385:385:385))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (364:364:364) (393:393:393))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (365:365:365) (392:392:392))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT asdata (499:499:499) (468:468:468))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT asdata (497:497:497) (465:465:465))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (346:346:346) (374:374:374))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (347:347:347) (372:372:372))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT asdata (421:421:421) (391:391:391))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT asdata (417:417:417) (385:385:385))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (306:306:306))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT asdata (429:429:429) (400:400:400))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (320:320:320) (347:347:347))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT asdata (472:472:472) (439:439:439))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (396:396:396) (400:400:400))
        (PORT datain[1] (396:396:396) (400:400:400))
        (PORT datain[2] (395:395:395) (398:398:398))
        (PORT datain[3] (400:400:400) (404:404:404))
        (PORT datain[4] (491:491:491) (499:499:499))
        (PORT datain[5] (463:463:463) (468:468:468))
        (PORT datain[6] (455:455:455) (462:462:462))
        (PORT datain[7] (396:396:396) (400:400:400))
        (PORT datain[8] (467:467:467) (471:471:471))
        (PORT datain[9] (393:393:393) (396:396:396))
        (PORT datain[10] (396:396:396) (400:400:400))
        (PORT datain[11] (396:396:396) (400:400:400))
        (PORT datain[12] (396:396:396) (400:400:400))
        (PORT datain[13] (396:396:396) (399:399:399))
        (PORT datain[14] (396:396:396) (399:399:399))
        (PORT datain[15] (405:405:405) (411:411:411))
        (PORT datain[16] (454:454:454) (457:457:457))
        (PORT datain[17] (405:405:405) (411:411:411))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT sload (1292:1292:1292) (1286:1286:1286))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (PORT sload (1291:1291:1291) (1286:1286:1286))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT sload (1292:1292:1292) (1286:1286:1286))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (PORT sload (1291:1291:1291) (1286:1286:1286))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT sload (1292:1292:1292) (1286:1286:1286))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (PORT sload (1291:1291:1291) (1286:1286:1286))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT sload (1292:1292:1292) (1286:1286:1286))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (PORT sload (1291:1291:1291) (1286:1286:1286))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT asdata (211:211:211) (194:194:194))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT asdata (315:315:315) (292:292:292))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (82:82:82) (93:93:93))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (86:86:86) (97:97:97))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (172:172:172) (192:192:192))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT asdata (215:215:215) (199:199:199))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (88:88:88) (98:98:98))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT asdata (221:221:221) (205:205:205))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT asdata (213:213:213) (197:197:197))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (90:90:90) (102:102:102))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (146:146:146))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (187:187:187) (208:208:208))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (199:199:199) (217:217:217))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (148:148:148) (165:165:165))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1262:1262:1262))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT asdata (323:323:323) (299:299:299))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (180:180:180) (199:199:199))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1260:1260:1260))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (587:587:587) (617:617:617))
        (PORT datain[1] (583:583:583) (613:613:613))
        (PORT datain[2] (686:686:686) (683:683:683))
        (PORT datain[3] (680:680:680) (676:676:676))
        (PORT datain[4] (638:638:638) (630:630:630))
        (PORT datain[5] (646:646:646) (642:642:642))
        (PORT datain[6] (588:588:588) (618:618:618))
        (PORT datain[7] (591:591:591) (622:622:622))
        (PORT datain[8] (590:590:590) (620:620:620))
        (PORT datain[9] (596:596:596) (627:627:627))
        (PORT datain[10] (588:588:588) (618:618:618))
        (PORT datain[11] (586:586:586) (616:616:616))
        (PORT datain[12] (675:675:675) (672:672:672))
        (PORT datain[13] (582:582:582) (613:613:613))
        (PORT datain[14] (594:594:594) (623:623:623))
        (PORT datain[15] (685:685:685) (682:682:682))
        (PORT datain[16] (682:682:682) (679:679:679))
        (PORT datain[17] (685:685:685) (682:682:682))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT sload (1292:1292:1292) (1286:1286:1286))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (PORT sload (1291:1291:1291) (1286:1286:1286))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT sload (1292:1292:1292) (1286:1286:1286))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (PORT sload (1291:1291:1291) (1286:1286:1286))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT sload (1292:1292:1292) (1286:1286:1286))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (PORT sload (1291:1291:1291) (1286:1286:1286))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT sload (1292:1292:1292) (1286:1286:1286))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (PORT sload (1291:1291:1291) (1286:1286:1286))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT asdata (402:402:402) (367:367:367))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (290:290:290))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (316:316:316))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (292:292:292))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (361:361:361) (389:389:389))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT asdata (415:415:415) (384:384:384))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (305:305:305))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT asdata (499:499:499) (468:468:468))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (290:290:290))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (300:300:300))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (373:373:373) (404:404:404))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (354:354:354) (383:383:383))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (352:352:352) (382:382:382))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT asdata (417:417:417) (386:386:386))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (316:316:316) (342:342:342))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1267:1267:1267))
        (PORT asdata (529:529:529) (492:492:492))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (398:398:398) (402:402:402))
        (PORT datain[1] (401:401:401) (405:405:405))
        (PORT datain[2] (404:404:404) (409:409:409))
        (PORT datain[3] (400:400:400) (403:403:403))
        (PORT datain[4] (392:392:392) (395:395:395))
        (PORT datain[5] (404:404:404) (409:409:409))
        (PORT datain[6] (401:401:401) (405:405:405))
        (PORT datain[7] (393:393:393) (396:396:396))
        (PORT datain[8] (400:400:400) (404:404:404))
        (PORT datain[9] (403:403:403) (407:407:407))
        (PORT datain[10] (400:400:400) (404:404:404))
        (PORT datain[11] (400:400:400) (404:404:404))
        (PORT datain[12] (402:402:402) (406:406:406))
        (PORT datain[13] (393:393:393) (396:396:396))
        (PORT datain[14] (496:496:496) (502:502:502))
        (PORT datain[15] (504:504:504) (514:514:514))
        (PORT datain[16] (498:498:498) (506:506:506))
        (PORT datain[17] (504:504:504) (514:514:514))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT sload (1297:1297:1297) (1291:1291:1291))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT sload (1296:1296:1296) (1291:1291:1291))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT sload (1297:1297:1297) (1291:1291:1291))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT sload (1296:1296:1296) (1291:1291:1291))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT sload (1297:1297:1297) (1291:1291:1291))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT sload (1296:1296:1296) (1291:1291:1291))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT sload (1297:1297:1297) (1291:1291:1291))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT sload (1296:1296:1296) (1291:1291:1291))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (176:176:176) (194:194:194))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (167:167:167) (183:183:183))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (197:197:197) (216:216:216))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (187:187:187) (205:205:205))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT asdata (312:312:312) (291:291:291))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (166:166:166) (183:183:183))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (172:172:172) (192:192:192))
        (IOPATH dataf combout (44:44:44) (39:39:39))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT asdata (301:301:301) (277:277:277))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (186:186:186) (201:201:201))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT asdata (314:314:314) (292:292:292))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT asdata (224:224:224) (209:209:209))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (105:105:105) (115:115:115))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (91:91:91) (102:102:102))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT asdata (224:224:224) (207:207:207))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_lcell_comb")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (95:95:95) (106:106:106))
        (IOPATH dataf combout (44:44:44) (40:40:40))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT d (41:41:41) (42:42:42))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (34:34:34))
      (HOLD d (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|addit_reg0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1269:1269:1269))
        (PORT asdata (218:218:218) (203:203:203))
        (IOPATH (posedge clk) q (20:20:20) (20:20:20))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (34:34:34))
      (HOLD asdata (posedge clk) (20:20:20))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (658:658:658) (653:653:653))
        (PORT datain[1] (599:599:599) (630:630:630))
        (PORT datain[2] (659:659:659) (653:653:653))
        (PORT datain[3] (648:648:648) (640:640:640))
        (PORT datain[4] (676:676:676) (700:700:700))
        (PORT datain[5] (594:594:594) (626:626:626))
        (PORT datain[6] (591:591:591) (620:620:620))
        (PORT datain[7] (593:593:593) (623:623:623))
        (PORT datain[8] (597:597:597) (627:627:627))
        (PORT datain[9] (635:635:635) (627:627:627))
        (PORT datain[10] (592:592:592) (621:621:621))
        (PORT datain[11] (605:605:605) (636:636:636))
        (PORT datain[12] (581:581:581) (611:611:611))
        (PORT datain[13] (647:647:647) (639:639:639))
        (PORT datain[14] (573:573:573) (602:602:602))
        (PORT datain[15] (604:604:604) (636:636:636))
        (PORT datain[16] (652:652:652) (643:643:643))
        (PORT datain[17] (604:604:604) (636:636:636))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT sload (1297:1297:1297) (1291:1291:1291))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT sload (1296:1296:1296) (1291:1291:1291))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult1.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT sload (1297:1297:1297) (1291:1291:1291))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT sload (1296:1296:1296) (1291:1291:1291))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult2.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT sload (1297:1297:1297) (1291:1291:1291))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT sload (1296:1296:1296) (1291:1291:1291))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult3.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.dataa_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (251:251:251) (248:248:248))
        (PORT datain[1] (251:251:251) (248:248:248))
        (PORT datain[2] (251:251:251) (248:248:248))
        (PORT datain[3] (251:251:251) (248:248:248))
        (PORT datain[4] (251:251:251) (248:248:248))
        (PORT datain[5] (251:251:251) (248:248:248))
        (PORT datain[6] (251:251:251) (248:248:248))
        (PORT datain[7] (251:251:251) (248:248:248))
        (PORT datain[8] (251:251:251) (248:248:248))
        (PORT datain[9] (251:251:251) (248:248:248))
        (PORT datain[10] (251:251:251) (248:248:248))
        (PORT datain[11] (251:251:251) (248:248:248))
        (PORT datain[12] (251:251:251) (248:248:248))
        (PORT datain[13] (251:251:251) (248:248:248))
        (PORT datain[14] (251:251:251) (248:248:248))
        (PORT datain[15] (251:251:251) (248:248:248))
        (PORT datain[16] (251:251:251) (248:248:248))
        (PORT datain[17] (251:251:251) (248:248:248))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT sload (1297:1297:1297) (1291:1291:1291))
        (PORT aclr (360:360:360) (356:356:356))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.datab_input_register)
    (DELAY
      (ABSOLUTE
        (PORT datain[0] (242:242:242) (240:240:240))
        (PORT datain[1] (242:242:242) (240:240:240))
        (PORT datain[2] (242:242:242) (240:240:240))
        (PORT datain[3] (242:242:242) (240:240:240))
        (PORT datain[4] (242:242:242) (240:240:240))
        (PORT datain[5] (242:242:242) (240:240:240))
        (PORT datain[6] (242:242:242) (240:240:240))
        (PORT datain[7] (242:242:242) (240:240:240))
        (PORT datain[8] (242:242:242) (240:240:240))
        (PORT datain[9] (242:242:242) (240:240:240))
        (PORT datain[10] (242:242:242) (240:240:240))
        (PORT datain[11] (242:242:242) (240:240:240))
        (PORT datain[12] (242:242:242) (240:240:240))
        (PORT datain[13] (242:242:242) (240:240:240))
        (PORT datain[14] (242:242:242) (240:240:240))
        (PORT datain[15] (242:242:242) (240:240:240))
        (PORT datain[16] (242:242:242) (240:240:240))
        (PORT datain[17] (242:242:242) (240:240:240))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT sload (1296:1296:1296) (1291:1291:1291))
        (PORT aclr (343:343:343) (339:339:339))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_multiplier")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_mult4.mac_multiplier)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (667:667:667) (667:667:667))
        (IOPATH datab dataout (680:680:680) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (PORT sload (1305:1305:1305) (1300:1300:1300))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (PORT sload (1305:1305:1305) (1300:1300:1300))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1276:1276:1276))
        (PORT sload (1281:1281:1281) (1276:1276:1276))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[1\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1276:1276:1276))
        (PORT sload (1281:1281:1281) (1276:1276:1276))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (PORT sload (1305:1305:1305) (1300:1300:1300))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (PORT sload (1305:1305:1305) (1300:1300:1300))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1276:1276:1276))
        (PORT sload (1281:1281:1281) (1276:1276:1276))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[2\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1276:1276:1276))
        (PORT sload (1281:1281:1281) (1276:1276:1276))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1301:1301:1301))
        (PORT sload (1307:1307:1307) (1301:1301:1301))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1301:1301:1301))
        (PORT sload (1307:1307:1307) (1301:1301:1301))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1277:1277:1277))
        (PORT sload (1283:1283:1283) (1277:1277:1277))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[3\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1277:1277:1277))
        (PORT sload (1283:1283:1283) (1277:1277:1277))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1301:1301:1301))
        (PORT sload (1307:1307:1307) (1301:1301:1301))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1301:1301:1301))
        (PORT sload (1307:1307:1307) (1301:1301:1301))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1277:1277:1277))
        (PORT sload (1283:1283:1283) (1277:1277:1277))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[4\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1277:1277:1277))
        (PORT sload (1283:1283:1283) (1277:1277:1277))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1311:1311:1311))
        (PORT sload (1317:1317:1317) (1311:1311:1311))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1311:1311:1311))
        (PORT sload (1317:1317:1317) (1311:1311:1311))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1287:1287:1287))
        (PORT sload (1293:1293:1293) (1287:1287:1287))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[5\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1287:1287:1287))
        (PORT sload (1293:1293:1293) (1287:1287:1287))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1311:1311:1311))
        (PORT sload (1317:1317:1317) (1311:1311:1311))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1311:1311:1311))
        (PORT sload (1317:1317:1317) (1311:1311:1311))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1287:1287:1287))
        (PORT sload (1293:1293:1293) (1287:1287:1287))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[6\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1287:1287:1287))
        (PORT sload (1293:1293:1293) (1287:1287:1287))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
        (PORT sload (1319:1319:1319) (1315:1315:1315))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
        (PORT sload (1319:1319:1319) (1315:1315:1315))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1291:1291:1291))
        (PORT sload (1295:1295:1295) (1291:1291:1291))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[7\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1291:1291:1291))
        (PORT sload (1295:1295:1295) (1291:1291:1291))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
        (PORT sload (1319:1319:1319) (1315:1315:1315))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
        (PORT sload (1319:1319:1319) (1315:1315:1315))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1291:1291:1291))
        (PORT sload (1295:1295:1295) (1291:1291:1291))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[8\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1291:1291:1291))
        (PORT sload (1295:1295:1295) (1291:1291:1291))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (PORT sload (1321:1321:1321) (1316:1316:1316))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (PORT sload (1321:1321:1321) (1316:1316:1316))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (PORT sload (1297:1297:1297) (1292:1292:1292))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[9\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (PORT sload (1297:1297:1297) (1292:1292:1292))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (PORT sload (1321:1321:1321) (1316:1316:1316))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (PORT sload (1321:1321:1321) (1316:1316:1316))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (PORT sload (1297:1297:1297) (1292:1292:1292))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[10\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (PORT sload (1297:1297:1297) (1292:1292:1292))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
        (PORT sload (1319:1319:1319) (1314:1314:1314))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
        (PORT sload (1319:1319:1319) (1314:1314:1314))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1290:1290:1290))
        (PORT sload (1295:1295:1295) (1290:1290:1290))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[11\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1290:1290:1290))
        (PORT sload (1295:1295:1295) (1290:1290:1290))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
        (PORT sload (1319:1319:1319) (1314:1314:1314))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
        (PORT sload (1319:1319:1319) (1314:1314:1314))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1290:1290:1290))
        (PORT sload (1295:1295:1295) (1290:1290:1290))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[12\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1290:1290:1290))
        (PORT sload (1295:1295:1295) (1290:1290:1290))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (PORT sload (1313:1313:1313) (1308:1308:1308))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (PORT sload (1313:1313:1313) (1308:1308:1308))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1284:1284:1284))
        (PORT sload (1289:1289:1289) (1284:1284:1284))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[13\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1284:1284:1284))
        (PORT sload (1289:1289:1289) (1284:1284:1284))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (PORT sload (1313:1313:1313) (1308:1308:1308))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (PORT sload (1313:1313:1313) (1308:1308:1308))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1284:1284:1284))
        (PORT sload (1289:1289:1289) (1284:1284:1284))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[14\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1284:1284:1284))
        (PORT sload (1289:1289:1289) (1284:1284:1284))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1298:1298:1298))
        (PORT sload (1305:1305:1305) (1298:1298:1298))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1298:1298:1298))
        (PORT sload (1305:1305:1305) (1298:1298:1298))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1274:1274:1274))
        (PORT sload (1281:1281:1281) (1274:1274:1274))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[15\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1274:1274:1274))
        (PORT sload (1281:1281:1281) (1274:1274:1274))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1298:1298:1298))
        (PORT sload (1305:1305:1305) (1298:1298:1298))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1298:1298:1298))
        (PORT sload (1305:1305:1305) (1298:1298:1298))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1274:1274:1274))
        (PORT sload (1281:1281:1281) (1274:1274:1274))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[16\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1274:1274:1274))
        (PORT sload (1281:1281:1281) (1274:1274:1274))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1296:1296:1296))
        (PORT sload (1302:1302:1302) (1296:1296:1296))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1296:1296:1296))
        (PORT sload (1302:1302:1302) (1296:1296:1296))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[17\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1296:1296:1296))
        (PORT sload (1302:1302:1302) (1296:1296:1296))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1296:1296:1296))
        (PORT sload (1302:1302:1302) (1296:1296:1296))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[18\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT sload (1278:1278:1278) (1272:1272:1272))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1300:1300:1300))
        (PORT sload (1306:1306:1306) (1300:1300:1300))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1300:1300:1300))
        (PORT sload (1306:1306:1306) (1300:1300:1300))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1276:1276:1276))
        (PORT sload (1282:1282:1282) (1276:1276:1276))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[19\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1276:1276:1276))
        (PORT sload (1282:1282:1282) (1276:1276:1276))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1300:1300:1300))
        (PORT sload (1306:1306:1306) (1300:1300:1300))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1300:1300:1300))
        (PORT sload (1306:1306:1306) (1300:1300:1300))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1276:1276:1276))
        (PORT sload (1282:1282:1282) (1276:1276:1276))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[20\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1276:1276:1276))
        (PORT sload (1282:1282:1282) (1276:1276:1276))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1305:1305:1305))
        (PORT sload (1310:1310:1310) (1305:1305:1305))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1305:1305:1305))
        (PORT sload (1310:1310:1310) (1305:1305:1305))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1281:1281:1281))
        (PORT sload (1286:1286:1286) (1281:1281:1281))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[21\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1281:1281:1281))
        (PORT sload (1286:1286:1286) (1281:1281:1281))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1305:1305:1305))
        (PORT sload (1310:1310:1310) (1305:1305:1305))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1305:1305:1305))
        (PORT sload (1310:1310:1310) (1305:1305:1305))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1281:1281:1281))
        (PORT sload (1286:1286:1286) (1281:1281:1281))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[22\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1281:1281:1281))
        (PORT sload (1286:1286:1286) (1281:1281:1281))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1304:1304:1304))
        (PORT sload (1310:1310:1310) (1304:1304:1304))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1304:1304:1304))
        (PORT sload (1310:1310:1310) (1304:1304:1304))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[23\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1304:1304:1304))
        (PORT sload (1310:1310:1310) (1304:1304:1304))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1304:1304:1304))
        (PORT sload (1310:1310:1310) (1304:1304:1304))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[24\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1280:1280:1280))
        (PORT sload (1286:1286:1286) (1280:1280:1280))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (PORT sload (1304:1304:1304) (1298:1298:1298))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (PORT sload (1304:1304:1304) (1298:1298:1298))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1274:1274:1274))
        (PORT sload (1280:1280:1280) (1274:1274:1274))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[25\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1274:1274:1274))
        (PORT sload (1280:1280:1280) (1274:1274:1274))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (PORT sload (1304:1304:1304) (1298:1298:1298))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (PORT sload (1304:1304:1304) (1298:1298:1298))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1274:1274:1274))
        (PORT sload (1280:1280:1280) (1274:1274:1274))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[26\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1274:1274:1274))
        (PORT sload (1280:1280:1280) (1274:1274:1274))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (PORT sload (1312:1312:1312) (1306:1306:1306))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (PORT sload (1312:1312:1312) (1306:1306:1306))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1282:1282:1282))
        (PORT sload (1288:1288:1288) (1282:1282:1282))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[27\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1282:1282:1282))
        (PORT sload (1288:1288:1288) (1282:1282:1282))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (PORT sload (1312:1312:1312) (1306:1306:1306))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (PORT sload (1312:1312:1312) (1306:1306:1306))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1282:1282:1282))
        (PORT sload (1288:1288:1288) (1282:1282:1282))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[28\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1282:1282:1282))
        (PORT sload (1288:1288:1288) (1282:1282:1282))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (PORT sload (1320:1320:1320) (1316:1316:1316))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (PORT sload (1320:1320:1320) (1316:1316:1316))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1292:1292:1292))
        (PORT sload (1296:1296:1296) (1292:1292:1292))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[29\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1292:1292:1292))
        (PORT sload (1296:1296:1296) (1292:1292:1292))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (PORT sload (1320:1320:1320) (1316:1316:1316))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (PORT sload (1320:1320:1320) (1316:1316:1316))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1292:1292:1292))
        (PORT sload (1296:1296:1296) (1292:1292:1292))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[30\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1292:1292:1292))
        (PORT sload (1296:1296:1296) (1292:1292:1292))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (PORT sload (1328:1328:1328) (1323:1323:1323))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (PORT sload (1328:1328:1328) (1323:1323:1323))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1299:1299:1299))
        (PORT sload (1304:1304:1304) (1299:1299:1299))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[31\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1299:1299:1299))
        (PORT sload (1304:1304:1304) (1299:1299:1299))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa0_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (PORT sload (1328:1328:1328) (1323:1323:1323))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsa1_pipeline_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (PORT sload (1328:1328:1328) (1323:1323:1323))
        (PORT aclr (348:348:348) (344:344:344))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit0)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (117:117:117) (117:117:117))
        (IOPATH datab dataout (117:117:117) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_first_stage_add_sub")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.fsaunit1)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (128:128:128) (128:128:128))
        (IOPATH datab dataout (128:128:128) (128:128:128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_second_stage_add_accum")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.ssa_unit)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_carry_chain_adder")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.chainout_adder)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (333:333:333) (333:333:333))
        (IOPATH datab dataout (447:447:447) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.rs_dataout_output_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1299:1299:1299))
        (PORT sload (1304:1304:1304) (1299:1299:1299))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (55:55:55) (55:55:55))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "stratixiv_mac_register")
    (INSTANCE fir_inst\|MULT_ADD_DEL\[32\]\.mawd_inst\|alt_mult0\|ALTMULT_ADD_component\|auto_generated\|mac_out5.coa_rs_dataout_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1299:1299:1299))
        (PORT sload (1304:1304:1304) (1299:1299:1299))
        (PORT aclr (373:373:373) (369:369:369))
        (IOPATH (posedge clk) dataout (242:242:242) (247:247:247))
        (IOPATH (posedge aclr) dataout (45:45:45) (45:45:45))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (56:56:56))
      (SETUP sload (posedge clk) (56:56:56))
      (HOLD datain (posedge clk) (27:27:27))
      (HOLD sload (posedge clk) (27:27:27))
    )
  )
)
