;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	DJN @300, 90
	SUB @0, @2
	SUB @0, @2
	SUB 270, 60
	SUB 270, 60
	ADD 270, 60
	MOV @0, @2
	SPL -700, -600
	SUB 210, 50
	SUB 210, 50
	SPL -207, @-120
	SUB 0, 230
	SPL -207, @-120
	SUB -204, <-140
	SUB <-7, <-20
	JMP @300, 90
	SPL 0, <402
	SUB @121, 106
	SUB @121, 106
	ADD 3, @520
	DJN -1, @-20
	SUB 0, 230
	ADD 30, 9
	CMP 50, -3
	SUB @121, 106
	SUB @121, 106
	ADD #130, 9
	MOV -1, <-20
	MOV 0, @-554
	SPL 0, <-452
	ADD 300, 90
	SUB <0, 0
	SUB <0, 0
	ADD 300, 90
	MOV -1, <-20
	SUB #0, -45
	SUB #0, -45
	MOV -1, <-20
	MOV -7, <-20
	ADD <0, @2
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
