// Seed: 584361130
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output wor id_7
);
  parameter id_9 = 1'b0 ? -1'd0 - 1 : 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd63
) (
    input supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 _id_3,
    input tri id_4,
    input wire id_5,
    output wire id_6,
    input tri1 id_7,
    output wire id_8,
    input wire id_9,
    output wor id_10,
    input supply1 id_11,
    input tri id_12
    , id_15,
    input wand id_13
);
  logic [id_3 : 1] id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_8,
      id_8,
      id_6,
      id_8,
      id_10,
      id_10
  );
endmodule
