#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun 21 00:29:57 2018
# Process ID: 10808
# Current directory: D:/HUST_study/FPGA_based_DSP/stream_average_prj/solution2/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: D:/HUST_study/FPGA_based_DSP/stream_average_prj/solution2/impl/ip/vivado.log
# Journal file: D:/HUST_study/FPGA_based_DSP/stream_average_prj/solution2/impl/ip\vivado.jou
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'stream_average_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'stream_average_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'stream_average_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'stream_average_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'stream_average_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'stream_average_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 00:30:08 2018...
