
---------- Begin Simulation Statistics ----------
final_tick                               1043666603000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701936                       # Number of bytes of host memory used
host_op_rate                                    58631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18920.33                       # Real time elapsed on the host
host_tick_rate                               55161130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105691899                       # Number of instructions simulated
sim_ops                                    1109317265                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.043667                       # Number of seconds simulated
sim_ticks                                1043666603000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.594364                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143702940                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           162203252                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         20697819                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        219206823                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17852563                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18083288                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          230725                       # Number of indirect misses.
system.cpu0.branchPred.lookups              278919716                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1861517                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811466                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12460842                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260654726                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27292417                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50132742                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050628134                       # Number of instructions committed
system.cpu0.commit.committedOps            1052442123                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1941597409                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542050                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.285148                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1426962741     73.49%     73.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    298928054     15.40%     88.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84831137      4.37%     93.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     72188586      3.72%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19118226      0.98%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5058509      0.26%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3342921      0.17%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3874818      0.20%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27292417      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1941597409                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20855942                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015828932                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326202892                       # Number of loads committed
system.cpu0.commit.membars                    3625347                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625353      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583820598     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328014350     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127140376     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052442123                       # Class of committed instruction
system.cpu0.commit.refs                     455154754                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050628134                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052442123                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.983122                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.983122                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            327651470                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8246197                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142947647                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1129519586                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               833226682                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                778011870                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              12472790                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16900215                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5396955                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  278919716                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                210249827                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1129425929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              7048896                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1155232764                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          402                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               41419656                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133869                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         806623460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161555503                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.554461                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1956759767                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.591316                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.894067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1144207477     58.47%     58.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               604992151     30.92%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               107577272      5.50%     94.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                78305481      4.00%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14256739      0.73%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3491246      0.18%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   93062      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3731896      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104443      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1956759767                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       46                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      126764354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12554346                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267184275                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.521988                       # Inst execution rate
system.cpu0.iew.exec_refs                   475757132                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132036733                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              274340261                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            347572150                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1824159                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6584111                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           133365210                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1102559310                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            343720399                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7468678                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1087573704                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1664459                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3607252                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              12472790                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7284570                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80441                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15730551                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38167                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12061                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3945477                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21369258                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4413348                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12061                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1170135                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11384211                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                464069797                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1078896560                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.871811                       # average fanout of values written-back
system.cpu0.iew.wb_producers                404581116                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517823                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1078968056                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1329353799                       # number of integer regfile reads
system.cpu0.int_regfile_writes              687574244                       # number of integer regfile writes
system.cpu0.ipc                              0.504255                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504255                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626892      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            601123288     54.89%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036317      0.73%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811539      0.17%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349655929     31.93%     88.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          130788364     11.94%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1095042383                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2380357                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002174                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 378711     15.91%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1801652     75.69%     91.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               199992      8.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1093795792                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4149342811                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1078896507                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1152687667                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1097093635                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1095042383                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5465675                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50117183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           118032                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         24301                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26319689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1956759767                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.559620                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.796574                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1152874733     58.92%     58.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          577609715     29.52%     88.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          177554169      9.07%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37174680      1.90%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9015863      0.46%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1109444      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             892418      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             394850      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             133895      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1956759767                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.525572                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20157660                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3048905                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           347572150                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          133365210                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2083524121                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3811028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              295378497                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670535940                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12299419                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               849665887                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10383256                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                34160                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1366992267                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1118764034                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          718846383                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                766006138                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10153676                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              12472790                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             33109178                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48310438                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               46                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1366992221                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        127277                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4709                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24983806                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4660                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3016860773                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2220330683                       # The number of ROB writes
system.cpu0.timesIdled                       24546081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.102737                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9680034                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10397153                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1974951                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18996772                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            332105                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         671014                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          338909                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20867583                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4803                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1155056                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12199874                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1254310                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434266                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22244341                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55063765                       # Number of instructions committed
system.cpu1.commit.committedOps              56875142                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    325877933                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174529                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302112647     92.71%     92.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11868334      3.64%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3977188      1.22%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3660221      1.12%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       902347      0.28%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       317889      0.10%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1656523      0.51%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       128474      0.04%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1254310      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    325877933                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502060                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52961236                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16123833                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32002543     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935031     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3314905      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56875142                       # Class of committed instruction
system.cpu1.commit.refs                      21249948                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55063765                       # Number of Instructions Simulated
system.cpu1.committedOps                     56875142                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.988377                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.988377                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            281655032                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               826157                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8685569                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87030749                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13564176                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28697631                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1155505                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1182578                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4356259                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20867583                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13179555                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    312870909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94806                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101853975                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3950804                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063284                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14582262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10012139                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.308889                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329428603                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.321220                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.832163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               269802085     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32798973      9.96%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15744320      4.78%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6494062      1.97%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1501882      0.46%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2492060      0.76%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  588294      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3837      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3090      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329428603                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         313979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1214562                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14693931                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195231                       # Inst execution rate
system.cpu1.iew.exec_refs                    22468619                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5215360                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              245235363                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22542899                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712398                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1720224                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7088835                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79109939                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17253259                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           900914                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64375977                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1694816                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1725217                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1155505                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5425146                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          305282                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7402                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2051                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6419066                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1962720                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           503                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202896                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1011666                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36381955                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63991077                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859640                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31275377                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194064                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64008691                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80418170                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42567209                       # number of integer regfile writes
system.cpu1.ipc                              0.166990                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166990                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622625      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39025320     59.78%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19213113     29.43%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3415690      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65276891                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1906101                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029200                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 316261     16.59%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1430135     75.03%     91.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               159703      8.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63560353                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         462001448                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63991065                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101345115                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70973742                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65276891                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136197                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22234796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           112988                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701931                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14881888                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329428603                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198152                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649961                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288648109     87.62%     87.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27507633      8.35%     95.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7037468      2.14%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2904745      0.88%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2469120      0.75%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             274098      0.08%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             421234      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123855      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42341      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329428603                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197963                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16057109                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1943609                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22542899                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7088835                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       329742582                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1757582755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              263009189                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37986979                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10849983                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16018142                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1181289                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15529                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102266161                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83151423                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56075403                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28815140                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7146583                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1155505                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20401690                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18088424                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102266149                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28937                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22335443                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           593                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403742911                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161794769                       # The number of ROB writes
system.cpu1.timesIdled                           9475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7203035                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2297                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7237704                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                159428                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9631219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19204125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       162944                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        84262                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59683069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4120388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    119347866                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4204650                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7325545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2805467                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6767324                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2304817                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2304813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7325545                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           356                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28834483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28834483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    795892800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               795892800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9631334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9631334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9631334                       # Request fanout histogram
system.membus.respLayer1.occupancy        49844880823                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32932122527                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       476379000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   410799570.302437                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      6479000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    969775000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1041761087000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1905516000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    177493624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       177493624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    177493624                       # number of overall hits
system.cpu0.icache.overall_hits::total      177493624                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32756203                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32756203                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32756203                       # number of overall misses
system.cpu0.icache.overall_misses::total     32756203                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 433970562497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 433970562497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 433970562497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 433970562497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    210249827                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    210249827                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    210249827                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    210249827                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.155797                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.155797                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.155797                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.155797                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13248.500215                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13248.500215                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13248.500215                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13248.500215                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1455                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.693878                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30933313                       # number of writebacks
system.cpu0.icache.writebacks::total         30933313                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1822856                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1822856                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1822856                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1822856                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30933347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30933347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30933347                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30933347                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 385678606998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 385678606998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 385678606998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 385678606998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147127                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12468.052907                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12468.052907                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12468.052907                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12468.052907                       # average overall mshr miss latency
system.cpu0.icache.replacements              30933313                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    177493624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      177493624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32756203                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32756203                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 433970562497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 433970562497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    210249827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    210249827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.155797                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.155797                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13248.500215                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13248.500215                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1822856                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1822856                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30933347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30933347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 385678606998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 385678606998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12468.052907                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12468.052907                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208426684                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30933313                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.737936                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        451432999                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       451432999                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411570365                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411570365                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411570365                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411570365                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39316150                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39316150                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39316150                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39316150                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 914613893145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 914613893145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 914613893145                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 914613893145                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    450886515                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    450886515                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    450886515                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    450886515                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087197                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087197                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23263.058391                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23263.058391                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23263.058391                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23263.058391                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4513108                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       168250                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            94343                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2269                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.837232                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.151609                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26939113                       # number of writebacks
system.cpu0.dcache.writebacks::total         26939113                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13124991                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13124991                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13124991                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13124991                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26191159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26191159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26191159                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26191159                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 454212796286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 454212796286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 454212796286                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 454212796286                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058088                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17342.218276                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17342.218276                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17342.218276                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17342.218276                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26939113                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    291502021                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      291502021                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32247182                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32247182                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 631203111500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 631203111500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    323749203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    323749203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19573.899868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19573.899868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8989846                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8989846                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23257336                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23257336                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 355029227000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 355029227000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071838                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071838                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15265.257680                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15265.257680                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120068344                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120068344                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7068968                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7068968                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 283410781645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 283410781645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127137312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127137312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055601                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055601                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40092.242834                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40092.242834                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4135145                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4135145                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2933823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2933823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  99183569286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  99183569286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33806.936985                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33806.936985                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1789                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1789                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1371                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1371                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9327000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9327000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.433861                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.433861                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6803.063457                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6803.063457                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1356                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1356                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1146000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1146000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004747                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004747                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        76400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        76400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       654500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       654500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048314                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048314                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4392.617450                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4392.617450                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.048314                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048314                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3392.617450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3392.617450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757382                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757382                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65391069500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65391069500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811466                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811466                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418104                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418104                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86338.293622                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86338.293622                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757382                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757382                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64633687500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64633687500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418104                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418104                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85338.293622                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85338.293622                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987868                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439576789                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26948284                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.311866                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987868                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932356766                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932356766                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30794376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24792052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              367932                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55964532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30794376                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24792052                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10172                       # number of overall hits
system.l2.overall_hits::.cpu1.data             367932                       # number of overall hits
system.l2.overall_hits::total                55964532                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            138970                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2145484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1411992                       # number of demand (read+write) misses
system.l2.demand_misses::total                3698566                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           138970                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2145484                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2120                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1411992                       # number of overall misses
system.l2.overall_misses::total               3698566                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12614576500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 202613480000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    198684000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 143394368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     358821108500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12614576500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 202613480000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    198684000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 143394368000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    358821108500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30933346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26937536                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1779924                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59663098                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30933346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26937536                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1779924                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59663098                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.172470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.793288                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.172470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.793288                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90771.939987                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94437.189930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93718.867925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101554.660366                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97016.278336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90771.939987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94437.189930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93718.867925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101554.660366                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97016.278336                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 31                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5551023                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2805467                       # number of writebacks
system.l2.writebacks::total                   2805467                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         204322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96800                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              301293                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        204322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96800                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             301293                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       138878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1941162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1315192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3397273                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       138878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1941162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1315192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6439161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9836434                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11219689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 168892295001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    174023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 122453504501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 302739512502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11219689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 168892295001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    174023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 122453504501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 497291625352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 800031137854                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.072062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.166043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.738903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056941                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.072062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.166043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.738903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164866                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80788.098187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87005.770256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85263.841254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93106.941421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89112.506561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80788.098187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87005.770256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85263.841254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93106.941421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77229.257873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81333.452535                       # average overall mshr miss latency
system.l2.replacements                       13545860                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6516331                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6516331                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6516331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6516331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     52986809                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         52986809                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     52986809                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     52986809                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6439161                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6439161                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 497291625352                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 497291625352                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77229.257873                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77229.257873                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       152500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1794.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2103.448276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1018000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       573500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1591500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19960.784314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19775.862069                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19893.750000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2319970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138478                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2458448                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1364173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1092819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2456992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 133197685000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111586678500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  244784363500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3684143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1231297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4915440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.370282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97639.877787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102109.021256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99627.659960                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       113393                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57921                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           171314                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1250780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1034898                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2285678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111911510500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96216115000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 208127625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.339504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.840494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.465000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89473.377013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92971.592369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91057.281691                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30794376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30804548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       138970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           141090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12614576500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    198684000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12813260500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30933346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30945638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.172470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90771.939987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93718.867925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90816.220143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           171                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       138878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       140919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11219689500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    174023500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11393713000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.166043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80788.098187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85263.841254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80852.922601                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22472082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       229454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22701536                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       781311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       319173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1100484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69415795000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31807689500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101223484500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23253393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23802020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.581767                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88845.280560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99656.579661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91980.877959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        90929                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38879                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       129808                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       690382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       280294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       970676                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  56980784501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26237389501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  83218174002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.510901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.040781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82535.153728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93606.675494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85732.184583                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          163                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               172                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          618                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             649                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20040000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       827500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20867500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          781                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.791293                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.775000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.790499                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32427.184466                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26693.548387                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32153.312789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          303                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          321                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          315                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          328                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6517472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       254000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6771472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.403329                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.325000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.399513                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20690.387302                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19538.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20644.731707                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999934                       # Cycle average of tags in use
system.l2.tags.total_refs                   125098052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13546325                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.234833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.647135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.605087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.447850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.839962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.454007                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.400736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.350844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 966883645                       # Number of tag accesses
system.l2.tags.data_accesses                966883645                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8888384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     124894912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84764288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    397664704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          616342912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8888384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9019008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179549888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179549888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         138881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1951483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1324442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6213511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9630358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2805467                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2805467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8516497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        119669358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           125159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81217783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    381026568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590555365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8516497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       125159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8641656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172037591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172037591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172037591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8516497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       119669358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          125159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81217783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    381026568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            762592956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2750677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    138881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1881175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1299449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6196006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006630204752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18728418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2589000                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9630358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2805467                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9630358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2805467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 112806                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            455603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            476401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            447889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            506884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            727967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            857828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            703370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            641989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            597657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            831453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           650486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           588690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           491585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           505283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           562913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           471554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            157585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            219019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            215966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            196846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            245466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           187015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           153229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           156658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           179873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           140101                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 284531887513                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47587760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            462985987513                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29895.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48645.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7369375                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1635708                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9630358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2805467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2039132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2027959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2151559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1204636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  956743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  669556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  182927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  130074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   89723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 181180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 182763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 183722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 185983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 183252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 175643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 172283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3263100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.617935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.023468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.404211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       933427     28.61%     28.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1457381     44.66%     73.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       303131      9.29%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       213026      6.53%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        89376      2.74%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        48031      1.47%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42598      1.31%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27761      0.85%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148369      4.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3263100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.191565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    301.853868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169368    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.224463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           151336     89.35%     89.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2008      1.19%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11441      6.75%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3118      1.84%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1081      0.64%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              270      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               88      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              609123328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7219584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176041280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               616342912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179549888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       583.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1043666498500                       # Total gap between requests
system.mem_ctrls.avgGap                      83924.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8888384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    120395200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83164736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    396544384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176041280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8516497.485356442630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115357911.859904572368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 125158.742863404637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79685155.930969282985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 379953121.868746817112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168675781.608774930239                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       138881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1951483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1324442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6213511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2805467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5469982170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  88618897265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     88198721                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  67623098868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 301185810489                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24942470613009                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39386.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45411.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43213.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51057.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48472.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8890666.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11538625560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6132902160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33555293940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7678452960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82385730960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     181531284660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     247899525600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       570721815840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.843038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 642475430063                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34850140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 366341032937                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11760008400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6250562340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34400027340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6679913940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82385730960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     304580731200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     144278939040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       590335913220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.636489                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 371200080189                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34850140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 637616382811                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10214809569.767443                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47308132216.863388                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        71000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 351616554000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165192980000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 878473623000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13166152                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13166152                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13166152                       # number of overall hits
system.cpu1.icache.overall_hits::total       13166152                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13403                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13403                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13403                       # number of overall misses
system.cpu1.icache.overall_misses::total        13403                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    370150500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    370150500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    370150500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    370150500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13179555                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13179555                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13179555                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13179555                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27616.988734                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27616.988734                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27616.988734                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27616.988734                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12259                       # number of writebacks
system.cpu1.icache.writebacks::total            12259                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1111                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1111                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1111                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1111                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12292                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12292                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12292                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12292                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    332555000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    332555000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    332555000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    332555000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000933                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000933                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000933                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000933                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27054.588350                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27054.588350                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27054.588350                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27054.588350                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12259                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13166152                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13166152                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13403                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13403                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    370150500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    370150500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13179555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13179555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27616.988734                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27616.988734                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1111                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1111                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12292                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12292                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    332555000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    332555000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27054.588350                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27054.588350                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.533344                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13025333                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12260                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1062.425204                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321827500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.533344                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.985417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.985417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26371402                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26371402                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16357291                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16357291                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16357291                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16357291                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3839864                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3839864                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3839864                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3839864                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 313588928130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 313588928130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 313588928130                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 313588928130                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20197155                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20197155                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20197155                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20197155                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190119                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190119                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190119                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190119                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81666.675729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81666.675729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81666.675729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81666.675729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1134265                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        96681                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20562                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1072                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.163165                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.187500                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1779291                       # number of writebacks
system.cpu1.dcache.writebacks::total          1779291                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2757978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2757978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2757978                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2757978                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1081886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1081886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1081886                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1081886                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  88410245627                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  88410245627                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  88410245627                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  88410245627                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053566                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053566                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053566                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053566                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81718.633596                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81718.633596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81718.633596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81718.633596                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1779291                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14530260                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14530260                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2352423                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2352423                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158819862000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158819862000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16882683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16882683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139339                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139339                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67513.309469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67513.309469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1803414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1803414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       549009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       549009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35503618000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35503618000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032519                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032519                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64668.553703                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64668.553703                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1827031                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1827031                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1487441                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1487441                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 154769066130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 154769066130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314472                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314472                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.448772                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.448772                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 104050.558059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104050.558059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       954564                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       954564                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532877                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532877                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52906627627                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52906627627                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160773                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160773                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99284.877424                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99284.877424                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          291                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7386500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7386500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.372845                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.372845                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42696.531792                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42696.531792                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3430000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3430000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101293                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101293                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72978.723404                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72978.723404                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       609500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       609500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242081                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242081                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5696.261682                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5696.261682                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       502500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       502500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.242081                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.242081                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4696.261682                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4696.261682                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103686                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103686                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707512                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707512                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63285989000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63285989000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89448.643981                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89448.643981                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707512                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707512                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62578477000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62578477000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390632                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390632                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88448.643981                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88448.643981                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.282838                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19249408                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1789294                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.758102                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321839000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.282838                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.946339                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946339                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45807838                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45807838                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1043666603000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54748525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9321798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     53147638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10740393                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9839067                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             366                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4933927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4933927                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30945638                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23802888                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          821                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          821                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     92800004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80826191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5348855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             179011893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3959466112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3448105344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1571264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227790336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7636933056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23404820                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180789440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         83068824                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053821                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230116                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78682209     94.72%     94.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4302353      5.18%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84262      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83068824                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       119337902499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40429412915                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       46405029456                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2684907294                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18490395                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            19508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1158105592500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 447062                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714400                       # Number of bytes of host memory used
host_op_rate                                   449226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2820.90                       # Real time elapsed on the host
host_tick_rate                               40568325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261114678                       # Number of instructions simulated
sim_ops                                    1267219787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114439                       # Number of seconds simulated
sim_ticks                                114438989500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.466314                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12668891                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14320582                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           580897                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18105611                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1478151                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1494085                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15934                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25024601                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6352                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4434                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           522871                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20711380                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3952424                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2603719                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11895633                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82043019                       # Number of instructions committed
system.cpu0.commit.committedOps              83340573                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    220970895                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.377156                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.278143                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    190080853     86.02%     86.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13272561      6.01%     92.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7236251      3.27%     95.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3880036      1.76%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1375801      0.62%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       376949      0.17%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       624079      0.28%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       171941      0.08%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3952424      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    220970895                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2458671                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78217469                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18899922                       # Number of loads committed
system.cpu0.commit.membars                    1947214                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1947697      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60529229     72.63%     74.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18904044     22.68%     97.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1873785      2.25%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83340573                       # Class of committed instruction
system.cpu0.commit.refs                      20778207                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82043019                       # Number of Instructions Simulated
system.cpu0.committedOps                     83340573                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.769746                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.769746                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            166939792                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                58348                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12090399                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97116563                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                14147289                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 39425458                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                523610                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               114733                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1765793                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25024601                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16081550                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    201526865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               138653                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          265                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100229267                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          357                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1163346                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110125                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20692715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14147042                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.441076                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         222801942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.456099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.864059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               157319075     70.61%     70.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39307788     17.64%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20714664      9.30%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3774975      1.69%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  286262      0.13%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  681530      0.31%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   22657      0.01%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690825      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4166      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           222801942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1427                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     951                       # number of floating regfile writes
system.cpu0.idleCycles                        4436400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              551068                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22690037                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.407916                       # Inst execution rate
system.cpu0.iew.exec_refs                    23896265                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2072630                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6016156                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21899719                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701241                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           139953                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2191974                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95122416                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21823635                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           413830                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92694207                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 78797                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             27323850                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                523610                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27456123                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       271896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           47331                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2821                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2999797                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       313689                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           475                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       327050                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        224018                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 69943307                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91492133                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755004                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52807505                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.402626                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91601394                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119681952                       # number of integer regfile reads
system.cpu0.int_regfile_writes               67027017                       # number of integer regfile writes
system.cpu0.ipc                              0.361044                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.361044                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948112      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             67009921     71.97%     74.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28698      0.03%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57340      0.06%     74.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 55      0.00%     74.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                556      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                52      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21988892     23.62%     97.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2073492      2.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            430      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93108036                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1665                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3246                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1518                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1769                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     265851                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002855                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 202789     76.28%     76.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    108      0.04%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     76.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 55857     21.01%     97.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6981      2.63%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               68      0.03%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91424110                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         409310457                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91490615                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106902944                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92411983                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93108036                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2710433                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11781846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            29837                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        106714                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4690430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    222801942                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.417896                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.935400                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          169213398     75.95%     75.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30392300     13.64%     89.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15517678      6.96%     96.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2714525      1.22%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2967370      1.33%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             717714      0.32%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             990549      0.44%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             171803      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116605      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      222801942                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.409737                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           861522                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          135738                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21899719                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2191974                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2080                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       227238342                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1640710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               35051034                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60690693                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                465871                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15009829                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18938337                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                87861                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124772622                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96072429                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70375591                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40084901                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                994155                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                523610                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             21398461                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9684903                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1528                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124771094                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     110734107                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            696116                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5613457                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        696007                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   312250569                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192369038                       # The number of ROB writes
system.cpu0.timesIdled                         174096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  360                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.482516                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13074457                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14291755                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           617006                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17883669                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1061139                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1062564                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1425                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24223331                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1042                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           615813                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18849270                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3344477                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2366235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15323184                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73379760                       # Number of instructions committed
system.cpu1.commit.committedOps              74561949                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    175346909                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.425225                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.325440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    146707081     83.67%     83.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12602557      7.19%     90.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6733616      3.84%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3871398      2.21%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1145982      0.65%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       275168      0.16%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       504028      0.29%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       162602      0.09%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3344477      1.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    175346909                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1681146                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69650249                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16390810                       # Number of loads committed
system.cpu1.commit.membars                    1773401                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773401      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55036892     73.81%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16391852     21.98%     98.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1359628      1.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74561949                       # Class of committed instruction
system.cpu1.commit.refs                      17751480                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73379760                       # Number of Instructions Simulated
system.cpu1.committedOps                     74561949                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.427316                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.427316                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            125035260                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1349                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12366801                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92117417                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10506185                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39952597                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                616103                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1754                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1506579                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24223331                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14916112                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    161760188                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                74963                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      95814867                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1234592                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.135998                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15239240                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14135596                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.537936                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         177616724                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.546880                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.917825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               115228116     64.87%     64.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36881814     20.76%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20435807     11.51%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3572856      2.01%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  147502      0.08%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  690750      0.39%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     296      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  659171      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     412      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           177616724                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         499130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              659912                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21310079                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.480678                       # Inst execution rate
system.cpu1.iew.exec_refs                    20826253                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1390019                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                7132628                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20194167                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652727                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           137610                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1513675                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           89779369                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19436234                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           511839                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85616443                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                126831                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15457086                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                616103                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15642933                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        66424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             671                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3803357                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       153005                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            41                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       375746                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        284166                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65237235                       # num instructions consuming a value
system.cpu1.iew.wb_count                     84810291                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.749392                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48888237                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.476152                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      84965424                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111138929                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62167788                       # number of integer regfile writes
system.cpu1.ipc                              0.411978                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.411978                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773676      2.06%      2.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63373210     73.58%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  92      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19591417     22.75%     98.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1389791      1.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86128282                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     298257                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003463                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 272372     91.32%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25825      8.66%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   60      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84652863                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         350234102                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     84810291                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        104996812                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87233716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86128282                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2545653                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15217420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62557                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        179418                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6484543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    177616724                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.484911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.998115                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          128950715     72.60%     72.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26259127     14.78%     87.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15446206      8.70%     96.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2497925      1.41%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2435482      1.37%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             765868      0.43%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1017847      0.57%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             143814      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              99740      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      177616724                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.483552                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           825803                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          137891                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20194167                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1513675                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    275                       # number of misc regfile reads
system.cpu1.numCycles                       178115854                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    50666313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               26033048                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54012022                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                571305                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11202271                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9161495                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                76221                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            118958496                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90963201                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66549105                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40462827                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                974356                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                616103                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11584028                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12537083                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       118958496                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      87718447                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            654004                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3908322                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        653994                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   261886720                       # The number of ROB reads
system.cpu1.rob.rob_writes                  182117220                       # The number of ROB writes
system.cpu1.timesIdled                           4680                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4505597                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7048                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4523890                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                109738                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6287033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12508128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       115563                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       113278                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3308818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2341708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6618247                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2454986                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6259809                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260985                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5960383                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              973                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1190                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24382                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24375                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6259811                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18792312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18792312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    418890816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               418890816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1412                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6286760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6286760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6286760                       # Request fanout histogram
system.membus.respLayer1.occupancy        32402933688                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14761705089                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   114438989500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   114438989500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 86                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19078523.255814                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   18324500.996569                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       105000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     44169000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   113618613000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    820376500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15821895                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15821895                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15821895                       # number of overall hits
system.cpu0.icache.overall_hits::total       15821895                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       259654                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        259654                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       259654                       # number of overall misses
system.cpu0.icache.overall_misses::total       259654                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5802363491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5802363491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5802363491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5802363491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16081549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16081549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16081549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16081549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016146                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016146                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016146                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016146                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22346.520720                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22346.520720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22346.520720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22346.520720                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2404                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.880597                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       225489                       # number of writebacks
system.cpu0.icache.writebacks::total           225489                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34112                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34112                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34112                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34112                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       225542                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       225542                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       225542                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       225542                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4973719495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4973719495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4973719495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4973719495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014025                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22052.298441                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22052.298441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22052.298441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22052.298441                       # average overall mshr miss latency
system.cpu0.icache.replacements                225489                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15821895                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15821895                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       259654                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       259654                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5802363491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5802363491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16081549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16081549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016146                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016146                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22346.520720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22346.520720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34112                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34112                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       225542                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       225542                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4973719495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4973719495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22052.298441                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22052.298441                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994415                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16047723                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           225575                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            71.141408                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994415                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999825                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32388641                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32388641                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17609863                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17609863                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17609863                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17609863                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3979933                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3979933                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3979933                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3979933                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 270829151817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 270829151817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 270829151817                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 270829151817                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21589796                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21589796                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21589796                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21589796                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.184343                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.184343                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.184343                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.184343                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68048.671125                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68048.671125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68048.671125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68048.671125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19999380                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5367                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           336974                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             52                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.349920                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.211538                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1912302                       # number of writebacks
system.cpu0.dcache.writebacks::total          1912302                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2073826                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2073826                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2073826                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2073826                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1906107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1906107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1906107                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1906107                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 150923498537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 150923498537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 150923498537                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 150923498537                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088287                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088287                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088287                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088287                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79178.922556                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79178.922556                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79178.922556                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79178.922556                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1912302                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16818153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16818153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3549020                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3549020                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 244658265500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 244658265500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20367173                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20367173                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.174252                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.174252                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68936.851722                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68936.851722                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1696189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1696189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1852831                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1852831                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 147988763500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 147988763500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79871.700927                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79871.700927                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       791710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        791710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       430913                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       430913                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  26170886317                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  26170886317                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1222623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1222623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.352450                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.352450                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60733.573406                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60733.573406                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       377637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       377637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53276                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53276                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2934735037                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2934735037                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043575                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043575                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55085.498855                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55085.498855                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651482                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651482                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12011                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12011                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    211526500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    211526500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018103                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018103                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17611.064857                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17611.064857                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         4991                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         4991                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7020                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7020                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    171054500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    171054500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010580                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010580                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24366.737892                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24366.737892                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650219                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650219                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1009                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1009                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20337500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20337500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651228                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651228                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001549                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001549                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20156.095144                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20156.095144                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1009                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1009                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19328500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19328500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001549                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001549                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19156.095144                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19156.095144                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3721                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3721                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          713                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          713                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11880500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11880500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4434                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4434                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.160803                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.160803                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16662.692847                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16662.692847                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          713                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          713                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     11167500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     11167500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.160803                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.160803                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15662.692847                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15662.692847                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993908                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20831658                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1913252                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.888089                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993908                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999810                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999810                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47731122                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47731122                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              203114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              503961                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1030                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              280989                       # number of demand (read+write) hits
system.l2.demand_hits::total                   989094                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             203114                       # number of overall hits
system.l2.overall_hits::.cpu0.data             503961                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1030                       # number of overall hits
system.l2.overall_hits::.cpu1.data             280989                       # number of overall hits
system.l2.overall_hits::total                  989094                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             22388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1407266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            883319                       # number of demand (read+write) misses
system.l2.demand_misses::total                2316814                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            22388                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1407266                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3841                       # number of overall misses
system.l2.overall_misses::.cpu1.data           883319                       # number of overall misses
system.l2.overall_misses::total               2316814                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2028778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141741259500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    353359000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92223646997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236347043497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2028778000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141741259500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    353359000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92223646997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236347043497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          225502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1911227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1164308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3305908                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         225502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1911227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1164308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3305908                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.099281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.736315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.788544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.758664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.700810                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.099281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.736315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.788544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.758664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.700810                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90618.992317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100721.014719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91996.615465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104405.822808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102013.818760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90618.992317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100721.014719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91996.615465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104405.822808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102013.818760                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              55430                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1513                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.635823                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3600945                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              260985                       # number of writebacks
system.l2.writebacks::total                    260985                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98992                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26872                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              126147                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98992                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26872                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             126147                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        22170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1308274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       856447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2190667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        22170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1308274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       856447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4202390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6393057                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1792742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 122737632500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    312313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  81989982497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 206832670497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1792742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 122737632500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    312313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  81989982497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 325823327083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 532655997580                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.098314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.684520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.775200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.735585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.662652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.098314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.684520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.775200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.735585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.933828                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80863.441588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93816.457791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82710.010593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95732.698576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94415.386043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80863.441588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93816.457791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82710.010593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95732.698576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77532.862748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83317.886510                       # average overall mshr miss latency
system.l2.replacements                        8554178                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       316127                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           316127                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       316127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       316127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2882398                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2882398                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2882398                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2882398                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4202390                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4202390                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 325823327083                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 325823327083                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77532.862748                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77532.862748                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           107                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                197                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       154000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       301500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              249                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.775362                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.810811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.791165                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1378.504673                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1711.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1530.456853                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2152000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1793500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3945500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.775362                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.810811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.791165                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20112.149533                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19927.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20027.918782                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           168                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          506                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              559                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2633500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2633500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          674                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.841270                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.758480                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5204.545455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4711.091234                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          506                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          559                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10304000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1050000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11354000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.841270                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.758480                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20363.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19811.320755                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20311.270125                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14744                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35092                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32297                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57239                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2609241000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2079305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4688546000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.613487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.628484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80788.958727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83365.608211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81911.738500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17244                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15755                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32999                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        15053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1351697500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    932182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2283880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.285934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.231492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.262534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89795.887863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101467.562861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94219.471947                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        203114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             204144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        22388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            26229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2028778000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    353359000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2382137000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       225502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         230373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.099281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.788544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.113854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90618.992317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91996.615465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90820.732777                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          218                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           283                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        22170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        25946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1792742500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    312313000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2105055500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.098314                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.775200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.112626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80863.441588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82710.010593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81132.178370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       483613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       266245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            749858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1374969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       858377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2233346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 139132018500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  90144341997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 229276360497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1858582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1124622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2983204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.739795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.763258                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.748640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101189.203902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105017.191743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102660.474686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        81748                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        92865                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1293221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       847260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2140481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 121385935000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81057799997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 202443734997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.695811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.753373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.717511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93863.256938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95670.514360                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94578.618076                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          181                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               181                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          404                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             404                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          585                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           585                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.690598                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.690598                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          404                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          404                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7815000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7815000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.690598                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.690598                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19344.059406                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19344.059406                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999756                       # Cycle average of tags in use
system.l2.tags.total_refs                    10472495                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8554423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.224220                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.295014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.255479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.752056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.734123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    42.952381                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.207735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.074251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.671131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60602687                       # Number of tag accesses
system.l2.tags.data_accesses                 60602687                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1418816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83920128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        241728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54839104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    261768000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          402187776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1418816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       241728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1660544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16703040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16703040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          22169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1311252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         856861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4090125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6284184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       260985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12398012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        733317625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2112287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        479199478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2287402232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3514429634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12398012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2112287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14510299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      145955850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145955850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      145955850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12398012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       733317625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2112287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       479199478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2287402232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3660385484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     22139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1301487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    854088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4080706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001989986250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15416                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15416                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10029214                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             242109                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6284186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260985                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6284186                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260985                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21989                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4502                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            256819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            263648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            261041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            255698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            257627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            556816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            790036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            683571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            522727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            565072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           416977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           336840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           277487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           272125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           273237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           272476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11670                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 196031929666                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31310985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            313448123416                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31304.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50054.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5217230                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  233626                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6284186                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260985                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  837041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  910538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  991214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  589900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  566346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  498466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  372394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  333977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  284823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  226358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 192518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 170966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 126818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  71130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  45203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  25802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  13085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1067837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    390.694954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   289.466630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.120227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        61698      5.78%      5.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       530494     49.68%     55.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        71899      6.73%     62.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       116084     10.87%     73.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58499      5.48%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23316      2.18%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28685      2.69%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22682      2.12%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154480     14.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1067837                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     406.224572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.305343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2025.110379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15234     98.82%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           33      0.21%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            3      0.02%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            6      0.04%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           19      0.12%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           19      0.12%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383           20      0.13%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431           14      0.09%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            5      0.03%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            7      0.05%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575           11      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623           16      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            8      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            7      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            7      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15416                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.637909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.593186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.300435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11401     73.96%     73.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              517      3.35%     77.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2418     15.69%     92.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              598      3.88%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              197      1.28%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              110      0.71%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               51      0.33%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.29%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               34      0.22%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.09%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15416                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              400780608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1407296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16415360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               402187904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16703040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3502.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       143.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3514.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114439090000                       # Total gap between requests
system.mem_ctrls.avgGap                      17484.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1416896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83295168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       241728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54661632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    261165184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16415360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12381234.806341940537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 727856549.275105237961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2112287.089008243755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 477648677.595147728920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2282134656.563006401062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 143442021.567308574915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        22169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1311252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       856861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4090127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       260985                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    872950169                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  68516775417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    154775972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46509402754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 197394219104                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2786423549180                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39377.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52252.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40978.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54278.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48261.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10676565.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3655265880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1942831275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20969758740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          604841400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9033978720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      50767333860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1193132640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        88167142515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        770.429230                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2656550141                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3821480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 107960959359                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3969047460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2109610140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23742313560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          734036400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9033978720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50885101560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1093959840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91568047680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        800.147293                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2398405329                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3821480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 108219104171                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                420                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    120289895.734597                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   216281875.152721                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          211    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    632753000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89057821500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  25381168000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14910999                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14910999                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14910999                       # number of overall hits
system.cpu1.icache.overall_hits::total       14910999                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5113                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5113                       # number of overall misses
system.cpu1.icache.overall_misses::total         5113                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    391457000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    391457000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    391457000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    391457000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14916112                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14916112                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14916112                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14916112                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000343                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000343                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76561.118717                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76561.118717                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76561.118717                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76561.118717                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4871                       # number of writebacks
system.cpu1.icache.writebacks::total             4871                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          242                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          242                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4871                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4871                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4871                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4871                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    372271000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    372271000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    372271000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    372271000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000327                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000327                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000327                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000327                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76425.990556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76425.990556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76425.990556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76425.990556                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4871                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14910999                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14910999                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    391457000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    391457000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14916112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14916112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76561.118717                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76561.118717                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4871                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4871                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    372271000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    372271000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76425.990556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76425.990556                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15068981                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4903                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3073.420559                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29837095                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29837095                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16108006                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16108006                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16108006                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16108006                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3311608                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3311608                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3311608                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3311608                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 231939640997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 231939640997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 231939640997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 231939640997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19419614                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19419614                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19419614                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19419614                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.170529                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.170529                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.170529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.170529                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 70038.374408                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70038.374408                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 70038.374408                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70038.374408                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6048988                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10195                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            76223                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            145                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.359091                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.310345                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1163780                       # number of writebacks
system.cpu1.dcache.writebacks::total          1163780                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2154030                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2154030                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2154030                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2154030                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1157578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1157578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1157578                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1157578                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  97629778498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  97629778498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  97629778498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  97629778498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059609                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059609                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84339.697626                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84339.697626                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84339.697626                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84339.697626                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1163780                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15720410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15720410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2931093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2931093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 207753795500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 207753795500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18651503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18651503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157150                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157150                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70879.291616                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70879.291616                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1813208                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1813208                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1117885                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1117885                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  95333805500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  95333805500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059935                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059935                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85280.512307                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85280.512307                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       387596                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        387596                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       380515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       380515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24185845497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24185845497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       768111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       768111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.495391                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.495391                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63560.820196                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63560.820196                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       340822                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       340822                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39693                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39693                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2295972998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2295972998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051676                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051676                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57843.272063                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57843.272063                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    211048000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    211048000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013803                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013803                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25841.557487                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25841.557487                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8066                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8066                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    194330000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    194330000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013633                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013633                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24092.486982                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24092.486982                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591135                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591135                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          361                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          361                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3047500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3047500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000610                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000610                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8441.828255                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8441.828255                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2688500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2688500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000610                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000610                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7447.368421                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7447.368421                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          516                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            516                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          526                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          526                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6914500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6914500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1042                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1042                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.504798                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.504798                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13145.437262                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13145.437262                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          526                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          526                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6388500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6388500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.504798                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.504798                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12145.437262                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12145.437262                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.800776                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18451608                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1165796                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.827476                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.800776                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993774                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993774                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42373408                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42373408                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114438989500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3216118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       577112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2990315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8293193                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6595623                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1023                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1368                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2391                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92699                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        230414                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2985704                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          585                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       676534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5739777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3494794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9925718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28863424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244705984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       623488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    148997632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423190528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15154119                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16889472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18461599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.369567                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15889283     86.07%     86.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2459038     13.32%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 113278      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18461599                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6615572985                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2871571470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         338395337                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1750150268                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7342927                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
