Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 498C6A96A41
	for <lists+qemu-devel@lfdr.de>; Tue, 22 Apr 2025 14:40:33 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1u7CuZ-0001ob-6c; Tue, 22 Apr 2025 08:39:39 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <Sairaj.ArunKodilkar@amd.com>)
 id 1u7CuD-0001mI-E4
 for qemu-devel@nongnu.org; Tue, 22 Apr 2025 08:39:17 -0400
Received: from mail-mw2nam10on20614.outbound.protection.outlook.com
 ([2a01:111:f403:2412::614]
 helo=NAM10-MW2-obe.outbound.protection.outlook.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <Sairaj.ArunKodilkar@amd.com>)
 id 1u7CuA-0005s8-HB
 for qemu-devel@nongnu.org; Tue, 22 Apr 2025 08:39:16 -0400
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=cku22gFT9NOEab1wYyk4RPwfAgLNXsYe91jztz76Ddo23/RoAHcssXy/A1pJEkW93XMllcEX4RZNDKgmtPLFrBQroGjHjOSVa5PXfQ1B4oFurP08s5OcQEZK6PDNRyB4ypQoafVzytGNnXhC6r5PTOAKohMPOxEMSG12UsCCEF/INHdmgAUEkCd8zz704fYkY/sYvy+ONenPFIeKqTEE4fLQHe0VNRzdvfQBQ4PTxEDI023dNQfzZH9mOGosVVwxwuNqEYGxFoQ2r3wYc53MRLfJ+sCAam106scI0BieFtG6yUE5IYUiNaXIyt1/ddr/ob83E9Cc5qx5wrAwKrmewA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=G16tWDxJZFkaa7JoptapIiAdUfR5cOLObyrY9YjJA8U=;
 b=i8k07A+2Tx3dPYmbvx2WPSVWYVW9Ltnsk3zZhSpcDeZBaVE9Tt5gkHhpPqI/of0C/4stWJQdQ+6aOK/c8FVrpaf4a4t9IgtJEdJrH9+U9Id4BeUuCD5R1M/Q5EMjSmW746XXcyTnd9HheCBtQl53dy8qpMq4mbP5ix8oVgYwECnUfOtrU8oxNQPf8JtqV3Jn5kS5/1wgplD/959tWEIatlevROCGANMNR90eYqmESERox/BcUHNqLEiflJ1ElOEWtChKmq2Uo54zEP5ZEgOxKytYGhm8A3ICY/XfPdn5D6PMPEKFdD4amU6jiNyznyWXP0kCRgO2gvhLEC5+lkvK8g==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=oracle.com smtp.mailfrom=amd.com; dmarc=pass
 (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;
 dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=G16tWDxJZFkaa7JoptapIiAdUfR5cOLObyrY9YjJA8U=;
 b=OswJcm+nhazlm+yE4R4p5JWLdQal/KeWK6uCdExxF5eprBfYc5W8949/dZQlg50SkxTTvI8fmp966D2uYSPQJiYyDZ6QNkAzcMju63H8inbtJQsSSEdKcckmGcQPs9KZT4RD+GSpJSh0pEgFEjhqXwJceWutWVwgzqfAGjveIQI=
Received: from BN0PR10CA0011.namprd10.prod.outlook.com (2603:10b6:408:143::13)
 by CH3PR12MB8284.namprd12.prod.outlook.com (2603:10b6:610:12e::21)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8655.35; Tue, 22 Apr
 2025 12:39:07 +0000
Received: from BN2PEPF00004FBA.namprd04.prod.outlook.com
 (2603:10b6:408:143:cafe::59) by BN0PR10CA0011.outlook.office365.com
 (2603:10b6:408:143::13) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.8655.36 via Frontend Transport; Tue,
 22 Apr 2025 12:39:07 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C
Received: from SATLEXMB04.amd.com (165.204.84.17) by
 BN2PEPF00004FBA.mail.protection.outlook.com (10.167.243.180) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.20.8655.12 via Frontend Transport; Tue, 22 Apr 2025 12:39:07 +0000
Received: from [10.136.47.77] (10.180.168.240) by SATLEXMB04.amd.com
 (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Tue, 22 Apr
 2025 07:39:02 -0500
Message-ID: <4d766242-2060-4e30-b708-7cc5690732a9@amd.com>
Date: Tue, 22 Apr 2025 18:08:59 +0530
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 11/18] amd_iommu: Sync shadow page tables on page
 invalidation
To: Alejandro Jimenez <alejandro.j.jimenez@oracle.com>, <qemu-devel@nongnu.org>
CC: <pbonzini@redhat.com>, <richard.henderson@linaro.org>,
 <eduardo@habkost.net>, <peterx@redhat.com>, <david@redhat.com>,
 <philmd@linaro.org>, <mst@redhat.com>, <marcel.apfelbaum@gmail.com>,
 <alex.williamson@redhat.com>, <vasant.hegde@amd.com>,
 <suravee.suthikulpanit@amd.com>, <santosh.shukla@amd.com>,
 <Wei.Huang2@amd.com>, <joao.m.martins@oracle.com>,
 <boris.ostrovsky@oracle.com>
References: <20250414020253.443831-1-alejandro.j.jimenez@oracle.com>
 <20250414020253.443831-12-alejandro.j.jimenez@oracle.com>
Content-Language: en-US
From: Sairaj Kodilkar <sarunkod@amd.com>
In-Reply-To: <20250414020253.443831-12-alejandro.j.jimenez@oracle.com>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.180.168.240]
X-ClientProxiedBy: SATLEXMB04.amd.com (10.181.40.145) To SATLEXMB04.amd.com
 (10.181.40.145)
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: BN2PEPF00004FBA:EE_|CH3PR12MB8284:EE_
X-MS-Office365-Filtering-Correlation-Id: 7812015c-9060-41d0-0cb5-08dd819aac56
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|82310400026|376014|7416014|36860700013|1800799024|7053199007; 
X-Microsoft-Antispam-Message-Info: =?utf-8?B?b05UaS9WOG1LWldha3JISGpFVG5ZZ2IvcHJBclE5VWNMTm5wTEhUSVQyem5z?=
 =?utf-8?B?cWdXb3FvNFhwa1p4RTNWN0doMks0aEJmMWVHdHM4YjlZY2hpT1Q4Q2h4YVRC?=
 =?utf-8?B?Z1BnWGR5R3FMOHRvbXE2SFY1dzNpejU5NmNKRUJLZFlyTkJLSS91YzlFRmp4?=
 =?utf-8?B?Sm1ISjlaVXBMSy9XT3YyNmVqbWd3WkRheW92TjVPUnMrTEd4dWg1VkNFNnIw?=
 =?utf-8?B?UDA0Mk9aQlhScElXWWF1RitDMkw3REpGU3VwMjB0S3ZsSnkwNnB2ZFhrNUJT?=
 =?utf-8?B?aER1bndYdG9DbGxSckcxOTl0enlmNk0rR3BDVU9UT1Q1R2tVcTNFN3FxRytT?=
 =?utf-8?B?dUVZNkxkYjRrSmRWck43M2p1dWU5dldYRDRPZWJrb3FPOUNyZ2tnSm4yTElY?=
 =?utf-8?B?bDd4K0JrSWlvUDVkQW90WlJ3SVpZMEtZeUlWdU9qQ0ZYTzV3VG9ya2hJS3lp?=
 =?utf-8?B?SE9vYktPSE10bTUzcFZPWE5LczY2TVo4SUs0WVZpKzJnWUd0N2NBTFExQVRn?=
 =?utf-8?B?eVl1Y2JiNnJTMmIvMkFCZWJiYmVuMDZ6U3FTcHpYUVFVZm82dlZVUXZMKzVS?=
 =?utf-8?B?dXNSQTI4N0MyZGQwMnF2ajh5Y0grWDFpc2RvYm1JNnRGSWRiQ05WUEVHYjNL?=
 =?utf-8?B?RUNNQW9ZSTdFWmI4dE9aYkdpQnYxTFd3UzdITWNDRjl2czI5WEJUa1NqUVdT?=
 =?utf-8?B?MjZIcUhFZ0pEckZQamlaMXQ4OE9aZmJDaitwb0N0QUU0Z0szaWVGamgrNGlw?=
 =?utf-8?B?YnlGUzJDbVFyZEs2S29zbmJ3dDdlc214TW1lUHZNWFJ2QysxSHhSTHdCaFo0?=
 =?utf-8?B?K1ZzVW53S0g1aytDOEZvMHpuc0NGbnNsNUpQWVIrSE1vV3V5T0NBVXAycG84?=
 =?utf-8?B?VFJNNGlzc3JZR0JISGFmUFp6OHM0NzUzWGE3N0FVNXNYMWpIbXpVRVNXUHJY?=
 =?utf-8?B?Sy9KZW1EM1pVTDFDVEEyejM2SzdSUXUyaUNCQVdnNkpCMnY5UktCYjRTdEUx?=
 =?utf-8?B?U1BiSktsUjd1YTlHbkZVeUp2bTFCVllzZ0lmM2xUVkVDWjExMkJvMnZtK0Z3?=
 =?utf-8?B?bU5VeG5RaDV3MEJEcjZKYitEbDZYbXlMb0FJZUY2TzFUS3I4RjZERUZ6NVB0?=
 =?utf-8?B?SE1weVpqVXFtL2ljcEYxdkdacnYrSUYrWFlIUFlTRmo3b0xZN1grQzJXK3J6?=
 =?utf-8?B?VHZVcDZQRUVEcUFmTXV3NUkwK2hrVW1LRmxLbXVCWDl3NUdRMWQxZU1QYXov?=
 =?utf-8?B?SElvRmQ0ZVBESGpTdlA2VzdyaFZVMHNUK0NTUVc2OE5qRXRFUVk3elUwZU54?=
 =?utf-8?B?R25WTFpyaGxlRzRSL1dvRElNenpreUJ5aG56MXVZQlZsSXVkT2t1T2k3OHN0?=
 =?utf-8?B?dC9RUlFESEtCdXExbVZEV2NnUmdHR252NzEzT3RQeHhnekdHaWw4cGdjNW1W?=
 =?utf-8?B?NlFHbGIzMmp4ZisvUklYV3BXRVBBTUI2NHZzUDlYWjJlWWJQUlBrUHFxMUE4?=
 =?utf-8?B?d3JVVDBQbkJsdFp4MWdKSTlpanl6U2ZqOTVwbFFXTnVUU3VlSklRYjNaRXc1?=
 =?utf-8?B?UlZrVHVTYS94VFE2Y0xaSDBvRjVPbTdxT2hnNmRqbkl5UlJGWjBHRTRmSmVo?=
 =?utf-8?B?WUtxL3QvZ2lDRzdUbDdoOFFIM0FydVJRWC9KNjBESnlOeHc0R3ptTWFsNHdR?=
 =?utf-8?B?WVpVN2l0cG91N280cVJyMjdjVTkzTkVCYWRmUWwvakxOazhZMHZhd1lWei9T?=
 =?utf-8?B?U0FPc3RsQTVVUm5obUFkdDNXVEVqWEF4cVJuQ0hGeHYxdlhDSFYzVWo5WUJ0?=
 =?utf-8?B?RUtLM1JsalV3STNVQnpGR09zVVBrdU9McHZGTXo5NHVxZnAxd0NyWG44c1Fu?=
 =?utf-8?B?eW5CNXhkWGhib2JiQ1RRTUcySU5NV3l6RkVFR3RwcXQxVGQwRndyTGZCa3k3?=
 =?utf-8?B?WVpNaWl0RHdkb0pYT0YwSnVpV3VnbjlNSWJJRG1GTmhvS01LSXJRYytUaXVj?=
 =?utf-8?B?RHZPc1I3cXNrVkNFNUo2VnNhT1VHa1N1R011M3B1b0tpY1RFbGxHeldoRGhp?=
 =?utf-8?Q?1qP2CI?=
X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(13230040)(82310400026)(376014)(7416014)(36860700013)(1800799024)(7053199007);
 DIR:OUT; SFP:1101; 
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Apr 2025 12:39:07.2276 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 7812015c-9060-41d0-0cb5-08dd819aac56
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];
 Helo=[SATLEXMB04.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: BN2PEPF00004FBA.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB8284
Received-SPF: permerror client-ip=2a01:111:f403:2412::614;
 envelope-from=Sairaj.ArunKodilkar@amd.com;
 helo=NAM10-MW2-obe.outbound.protection.outlook.com
X-Spam_score_int: -24
X-Spam_score: -2.5
X-Spam_bar: --
X-Spam_report: (-2.5 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.411,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



On 4/14/2025 7:32 AM, Alejandro Jimenez wrote:
> When the guest issues an INVALIDATE_IOMMU_PAGES command, decode the
> address and size of the invalidation and sync the guest page table state
> with the host. This requires walking the guest page table and calling
> notifiers registered for address spaces matching the domain ID encoded
> in the command.
> 
> Signed-off-by: Alejandro Jimenez <alejandro.j.jimenez@oracle.com>
> ---
>   hw/i386/amd_iommu.c | 110 ++++++++++++++++++++++++++++++++++++++++----
>   1 file changed, 102 insertions(+), 8 deletions(-)
> 
> diff --git a/hw/i386/amd_iommu.c b/hw/i386/amd_iommu.c
> index 6789e1e9b688..cf83ac607064 100644
> --- a/hw/i386/amd_iommu.c
> +++ b/hw/i386/amd_iommu.c
> @@ -97,6 +97,9 @@ typedef enum AMDVIFaultReason {
>   } AMDVIFaultReason;
>   
>   static int amdvi_as_to_dte(AMDVIAddressSpace *as, uint64_t *dte);
> +static void amdvi_sync_shadow_page_table_range(AMDVIAddressSpace *as,
> +                                               uint64_t *dte, hwaddr addr,
> +                                               uint64_t size, bool send_unmap);
>   
>   uint64_t amdvi_extended_feature_register(AMDVIState *s)
>   {
> @@ -497,8 +500,7 @@ static gboolean amdvi_iotlb_remove_by_domid(gpointer key, gpointer value,
>    * first zero at bit 51 or larger is a request to invalidate the entire address
>    * space.
>    */
> -static uint64_t __attribute__((unused))
> -amdvi_decode_invalidation_size(hwaddr addr, uint16_t flags)
> +static uint64_t amdvi_decode_invalidation_size(hwaddr addr, uint16_t flags)
>   {
>       uint64_t size = AMDVI_PAGE_SIZE;
>       uint8_t fzbit = 0;
> @@ -515,10 +517,101 @@ amdvi_decode_invalidation_size(hwaddr addr, uint16_t flags)
>       return size;
>   }
>   
> +/*
> + * Synchronize the guest page tables with the shadow page tables kept in the
> + * host for the specified range.
> + * The invalidation command issued by the guest and intercepted by the VMM
> + * does not specify a device, but a domain, since all devices in the same domain
> + * share the same page tables. However, vIOMMU emulation creates separate
> + * address spaces per device, so it is necessary to traverse the list of all of
> + * address spaces (i.e. devices) that have notifiers registered in order to
> + * propagate the changes to the host page tables. This could generate redundant
> + * requests to map/unmap regions when there are several devices in a same domain
> + * but it must be optimized by maintaining an internal representation of the
> + * per-domain address space, and avoid invoking a notifier when the change is
> + * already reflected in the host page tables.
> + *
> + * We cannot return early from this function once a matching domain has been
> + * identified and its page tables synced (based on the fact that all devices in
> + * the same domain share the page tables). The reason is that different devices
> + * (i.e. address spaces) could have different notifiers registered, and by
> + * skipping address spaces that appear later on the amdvi_as_with_notifiers list
> + * their notifiers (which could differ from the ones registered for the first
> + * device/address space) would not be invoked.
> + */
> +static void amdvi_sync_domain(AMDVIState *s, uint16_t domid, uint64_t addr,
> +                              uint16_t flags)
> +{
> +    AMDVIAddressSpace *as;
> +
> +    uint64_t size = amdvi_decode_invalidation_size(addr, flags);
> +
> +    if (size == AMDVI_INV_ALL_PAGES) {
> +        addr = 0;       /* Set start address to 0 and invalidate entire AS */
> +    } else {
> +        addr &= ~(size - 1);
> +    }
> +
> +    /*
> +     * Call notifiers that have registered for each address space matching the
> +     * domain ID, in order to sync the guest pagetable state with the host.
> +     */
> +    QLIST_FOREACH(as, &s->amdvi_as_with_notifiers, next) {
> +
> +        uint64_t dte[4] = { 0 };
> +
> +        /*
> +         * Retrieve the Device Table entry for the devid corresponding to the
> +         * current address space, and verify the DomainID matches i.e. the page
> +         * tables to be synced belong to devices in the domain.
> +         */
> +        if (amdvi_as_to_dte(as, dte)) {
> +            continue;
> +        }
> +
> +        /* Only need to sync the Page Tables for a matching domain */
> +        if (domid != (dte[1] & AMDVI_DEV_DOMID_ID_MASK)) {
> +            continue;
> +        }
> +
> +        /*
> +         * We have determined that there is a valid Device Table Entry for a
> +         * device matching the DomainID in the INV_IOMMU_PAGES command issued by
> +         * the guest. Walk the guest page table to sync shadow page table.
> +         *
> +         * An optimization can be made if only UNMAP notifiers are registered to
> +         * avoid walking the page table and just invalidate the requested range.
> +         */

Hi Alejandro,
I am not able to understand the optimization during "UNMAP only"
notifiers. I am confused because code will call the UNMAP notifier
even if the pte is present (which should be wrong). Could you please
explain why we are unmapping IOVAs with present pte ?

Regards
Sairaj Kodilkar

> +        if (as->notifier_flags & IOMMU_NOTIFIER_MAP) {
> +
> +            /* Sync guest IOMMU mappings with host */
> +            amdvi_sync_shadow_page_table_range(as, &dte[0], addr, size, true);
> +        } else {
> +            /*
> +             * For UNMAP only notifiers, invalidate the requested size. No page
> +             * table walk is required since there is no need to replay mappings.
> +             */
> +            IOMMUTLBEvent event = {
> +                .type = IOMMU_NOTIFIER_UNMAP,
> +                .entry = {
> +                    .target_as = &address_space_memory,
> +                    .iova = addr,
> +                    .translated_addr = 0, /* Irrelevant for unmap case */
> +                    .addr_mask = size - 1,
> +                    .perm = IOMMU_NONE,
> +                },
> +            };
> +            memory_region_notify_iommu(&as->iommu, 0, event);
> +        }
> +    }
> +}
> +
>   /* we don't have devid - we can't remove pages by address */
>   static void amdvi_inval_pages(AMDVIState *s, uint64_t *cmd)
>   {
>       uint16_t domid = cpu_to_le16((uint16_t)extract64(cmd[0], 32, 16));
> +    uint64_t addr = cpu_to_le64(extract64(cmd[1], 12, 52)) << 12;
> +    uint16_t flags = cpu_to_le16((uint16_t)extract64(cmd[1], 0, 3));
>   
>       if (extract64(cmd[0], 20, 12) || extract64(cmd[0], 48, 12) ||
>           extract64(cmd[1], 3, 9)) {
> @@ -528,6 +621,8 @@ static void amdvi_inval_pages(AMDVIState *s, uint64_t *cmd)
>   
>       g_hash_table_foreach_remove(s->iotlb, amdvi_iotlb_remove_by_domid,
>                                   &domid);
> +
> +    amdvi_sync_domain(s, domid, addr, flags);
>       trace_amdvi_pages_inval(domid);
>   }
>   
> @@ -1589,9 +1684,8 @@ static uint64_t large_pte_page_size(uint64_t pte)
>    *  0:  PTE is marked not present, or entry is 0.
>    * >0:  Leaf PTE value resolved from walking Guest IO Page Table.
>    */
> -static uint64_t __attribute__((unused))
> -fetch_pte(AMDVIAddressSpace *as, const hwaddr address, uint64_t dte,
> -          hwaddr *page_size)
> +static uint64_t fetch_pte(AMDVIAddressSpace *as, const hwaddr address,
> +                          uint64_t dte, hwaddr *page_size)
>   {
>       IOMMUAccessFlags perms = amdvi_get_perms(dte);
>   
> @@ -1693,9 +1787,9 @@ fetch_pte(AMDVIAddressSpace *as, const hwaddr address, uint64_t dte,
>    * notifiers to sync the shadow page tables in the host.
>    * Must be called with a valid DTE for DMA remapping i.e. V=1,TV=1
>    */
> -static void __attribute__((unused))
> -amdvi_sync_shadow_page_table_range(AMDVIAddressSpace *as, uint64_t *dte,
> -                                   hwaddr addr, uint64_t size, bool send_unmap)
> +static void amdvi_sync_shadow_page_table_range(AMDVIAddressSpace *as,
> +                                               uint64_t *dte, hwaddr addr,
> +                                               uint64_t size, bool send_unmap)
>   {
>       IOMMUTLBEvent event;
>   


