Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Apr 10 16:21:19 2023
| Host             : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command          : report_power -file ethernet_2port_power_routed.rpt -pb ethernet_2port_power_summary_routed.pb -rpx ethernet_2port_power_routed.rpx
| Design           : ethernet_2port
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.192        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.095        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.035 |        5 |       --- |             --- |
| Slice Logic             |     0.006 |    11697 |       --- |             --- |
|   LUT as Logic          |     0.005 |     4707 |     63400 |            7.42 |
|   CARRY4                |    <0.001 |      604 |     15850 |            3.81 |
|   Register              |    <0.001 |     5095 |    126800 |            4.02 |
|   LUT as Shift Register |    <0.001 |        9 |     19000 |            0.05 |
|   F7/F8 Muxes           |    <0.001 |      116 |     63400 |            0.18 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      182 |       --- |             --- |
| Signals                 |     0.007 |     8652 |       --- |             --- |
| Block RAM               |     0.005 |        3 |       135 |            2.22 |
| I/O                     |     0.042 |       62 |       285 |           21.75 |
| Static Power            |     0.097 |          |           |                 |
| Total                   |     0.192 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.070 |       0.055 |      0.015 |
| Vccaux    |       1.800 |     0.025 |       0.007 |      0.018 |
| Vcco33    |       3.300 |     0.012 |       0.008 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------+-----------------+
| Clock      | Domain     | Constraint (ns) |
+------------+------------+-----------------+
| rgmii1_rxc | rgmii1_rxc |             8.0 |
| rgmii2_rxc | rgmii2_rxc |             8.0 |
| sys_clk_p  | sys_clk_p  |             5.0 |
+------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| ethernet_2port            |     0.095 |
|   i2c_config_m0           |     0.004 |
|     i2c_master_top_m0     |     0.004 |
|       byte_controller     |     0.003 |
|   i2c_config_m1           |     0.004 |
|     i2c_master_top_m0     |     0.004 |
|       byte_controller     |     0.003 |
|   u1                      |     0.028 |
|     camera_fifo_inst      |     0.003 |
|       U0                  |     0.003 |
|     mac_test0             |     0.015 |
|       mac_top0            |     0.014 |
|     smi_config_inst       |     0.003 |
|       smi_inst            |     0.001 |
|     util_gmii_to_rgmii_m0 |     0.006 |
|   u2                      |     0.027 |
|     camera_fifo_inst      |     0.003 |
|       U0                  |     0.003 |
|     mac_test0             |     0.014 |
|       mac_top0            |     0.014 |
|     smi_config_inst       |     0.003 |
|       smi_inst            |     0.001 |
|     util_gmii_to_rgmii_m0 |     0.006 |
+---------------------------+-----------+


