Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct 23 21:41:45 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           10 |
| No           | No                    | Yes                    |               8 |            1 |
| No           | Yes                   | No                     |              41 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1467 |          585 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                                       Clock Signal                                      |                                              Enable Signal                                             |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_next_sel__0  |                                                                                                        |                                                  |                1 |              1 |         1.00 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/read_burst_len_reg_en                  | BTNC_IBUF                                        |                1 |              1 |         1.00 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[2].master_controller/read_burst_len_reg_en                  | BTNC_IBUF                                        |                1 |              1 |         1.00 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[3].master_controller/read_burst_len_reg_en                  | BTNC_IBUF                                        |                1 |              1 |         1.00 |
|  cpu/axi_interconnect/axi_bus_write_controller/arbiter_state_reg_next_reg[1]_i_2__0_n_0 |                                                                                                        |                                                  |                1 |              2 |         2.00 |
|  cpu/axi_interconnect/axi_bus_read_controller/arbiter_state_reg_next_reg[1]_i_2_n_0     |                                                                                                        |                                                  |                1 |              2 |         2.00 |
|  your_instance_name/inst/clk_cpu_clk_wiz_0_en_clk                                       |                                                                                                        | BTNC_IBUF                                        |                1 |              8 |         8.00 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/write_burst_len_reg_en                | BTNC_IBUF                                        |                2 |              8 |         4.00 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_burst_len_reg_en                  | BTNC_IBUF                                        |                2 |              8 |         4.00 |
|  your_instance_name/inst/clk_cpu                                                        |                                                                                                        |                                                  |                3 |             10 |         3.33 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[0].master_controller/read_addr_reg                          | BTNC_IBUF                                        |                3 |             10 |         3.33 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_SLAVE_CONTROLLERS[1].master_controller/write_addr_reg                         | BTNC_IBUF                                        |                4 |             12 |         3.00 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/axi_bus_write_controller/E[0]                                                     | BTNC_IBUF                                        |                2 |             16 |         8.00 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/led_device/data_reg_en                                                                             | BTNC_IBUF                                        |                2 |             16 |         8.00 |
| ~your_instance_name/inst/clk_cpu                                                        |                                                                                                        |                                                  |                4 |             23 |         5.75 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_execute/alu/E[0]                                                        | BTNC_IBUF                                        |               10 |             31 |         3.10 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30]_40                                    | BTNC_IBUF                                        |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[29]_39                                    | BTNC_IBUF                                        |               11 |             32 |         2.91 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/FSM_onehot_read_state_reg_reg[3]_0[1] | BTNC_IBUF                                        |                8 |             32 |         4.00 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[12]_57                                    | BTNC_IBUF                                        |               14 |             32 |         2.29 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[16]_53                                    | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19]_56                                    | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_42                                     | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[20]_61                                    | BTNC_IBUF                                        |               12 |             32 |         2.67 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[14]_59                                    | BTNC_IBUF                                        |               15 |             32 |         2.13 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[21]_62                                    | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[24]_34                                    | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[25]_35                                    | BTNC_IBUF                                        |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_36                                    | BTNC_IBUF                                        |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[11]_52                                    | BTNC_IBUF                                        |               15 |             32 |         2.13 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17]_54                                    | BTNC_IBUF                                        |               15 |             32 |         2.13 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[27]_37                                    | BTNC_IBUF                                        |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[28]_38                                    | BTNC_IBUF                                        |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[13]_58                                    | BTNC_IBUF                                        |               16 |             32 |         2.00 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[18]_55                                    | BTNC_IBUF                                        |               16 |             32 |         2.00 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[22]_63                                    | BTNC_IBUF                                        |               17 |             32 |         1.88 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_64                                    | BTNC_IBUF                                        |               21 |             32 |         1.52 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[10]_51                                    | BTNC_IBUF                                        |               14 |             32 |         2.29 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[15]_60                                    | BTNC_IBUF                                        |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_47                                     | BTNC_IBUF                                        |               16 |             32 |         2.00 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_48                                     | BTNC_IBUF                                        |               10 |             32 |         3.20 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_43                                     | BTNC_IBUF                                        |               15 |             32 |         2.13 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_46                                     | BTNC_IBUF                                        |               14 |             32 |         2.29 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_49                                     | BTNC_IBUF                                        |               14 |             32 |         2.29 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[9]_50                                     | BTNC_IBUF                                        |               19 |             32 |         1.68 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_44                                     | BTNC_IBUF                                        |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_41                                    | BTNC_IBUF                                        |               16 |             32 |         2.00 |
| ~your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_45                                     | BTNC_IBUF                                        |               12 |             32 |         2.67 |
|  your_instance_name/inst/clk_cpu                                                        |                                                                                                        | BTNC_IBUF                                        |               15 |             41 |         2.73 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/core_1/core_pipeline/from_master_1[execute_write]                                                  | BTNC_IBUF                                        |               11 |             48 |         4.36 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/pipeline_regs_en[mem_wb_reg_en]       | BTNC_IBUF                                        |               38 |             94 |         2.47 |
|  your_instance_name/inst/clk_cpu                                                        | cpu/axi_interconnect/GEN_MASTER_CONTROLLERS[0].master_controller/pipeline_regs_en[mem_wb_reg_en]       | cpu/core_1/core_pipeline/stage_execute/alu/SR[0] |               80 |            197 |         2.46 |
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


