13:53:02 INFO  : Registering command handlers for SDK TCF services
13:53:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.sdk\temp_xsdb_launch_script.tcl
13:53:07 INFO  : XSCT server has started successfully.
13:53:08 INFO  : Processing command line option -hwspec C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf.
13:53:08 INFO  : Successfully done setting XSCT server connection channel  
13:53:08 INFO  : Successfully done setting SDK workspace  
18:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:29:22 INFO  : FPGA configured successfully with bitstream "C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/design_multi_wrapper.bit"
18:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:30:34 INFO  : 'fpga -state' command is executed.
18:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:34 INFO  : Jtag cable 'Digilent Zed 210248686847' is selected.
18:30:34 INFO  : 'jtag frequency' command is executed.
18:30:34 INFO  : Sourcing of 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:34 INFO  : Context for 'APU' is selected.
18:30:38 INFO  : Hardware design information is loaded from 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf'.
18:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:38 INFO  : Context for 'APU' is selected.
18:30:38 INFO  : 'stop' command is executed.
18:30:38 INFO  : 'ps7_init' command is executed.
18:30:38 INFO  : 'ps7_post_config' command is executed.
18:30:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:30:38 INFO  : Context for processor 'microblaze_0' is selected.
18:30:38 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
18:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
loadhw -hw C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
stop
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 1
rst -processor
----------------End of Script----------------

18:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:31:34 INFO  : 'fpga -state' command is executed.
18:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:35 INFO  : Jtag cable 'Digilent Zed 210248686847' is selected.
18:31:35 INFO  : 'jtag frequency' command is executed.
18:31:35 INFO  : Sourcing of 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:35 INFO  : Context for 'APU' is selected.
18:31:35 INFO  : Hardware design information is loaded from 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf'.
18:31:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:35 INFO  : Context for 'APU' is selected.
18:31:35 INFO  : 'stop' command is executed.
18:31:36 INFO  : 'ps7_init' command is executed.
18:31:36 INFO  : 'ps7_post_config' command is executed.
18:31:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:31:36 INFO  : Context for processor 'microblaze_0' is selected.
18:31:36 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
18:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
loadhw -hw C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
stop
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 1
rst -processor
----------------End of Script----------------

18:33:09 INFO  : Inferring section assignments and sizes from elf file: C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.sdk\hello_micro\Debug\hello_micro.elf
18:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:33:56 INFO  : FPGA configured successfully with bitstream "C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/design_multi_wrapper.bit"
18:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:22 INFO  : Jtag cable 'Digilent Zed 210248686847' is selected.
18:34:22 INFO  : 'jtag frequency' command is executed.
18:34:22 INFO  : Sourcing of 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:34:25 INFO  : FPGA configured successfully with bitstream "C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/design_multi_wrapper.bit"
18:34:25 INFO  : Context for 'APU' is selected.
18:34:25 INFO  : Hardware design information is loaded from 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf'.
18:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:25 INFO  : Context for 'APU' is selected.
18:34:25 INFO  : 'stop' command is executed.
18:34:25 INFO  : 'ps7_init' command is executed.
18:34:25 INFO  : 'ps7_post_config' command is executed.
18:34:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:34:25 INFO  : Context for processor 'microblaze_0' is selected.
18:34:25 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
18:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1
fpga -file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/design_multi_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
loadhw -hw C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
stop
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 1
rst -processor
----------------End of Script----------------

18:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:34 INFO  : Jtag cable 'Digilent Zed 210248686847' is selected.
18:34:34 INFO  : 'jtag frequency' command is executed.
18:34:34 INFO  : Sourcing of 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:34:40 INFO  : FPGA configured successfully with bitstream "C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/design_multi_wrapper.bit"
18:34:40 INFO  : Context for 'APU' is selected.
18:34:40 INFO  : Hardware design information is loaded from 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf'.
18:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:40 INFO  : Context for 'APU' is selected.
18:34:40 INFO  : 'stop' command is executed.
18:34:40 INFO  : 'ps7_init' command is executed.
18:34:40 INFO  : 'ps7_post_config' command is executed.
18:34:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:34:40 INFO  : Context for processor 'microblaze_0' is selected.
18:34:40 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
18:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1
fpga -file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/design_multi_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
loadhw -hw C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
stop
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 1
rst -processor
----------------End of Script----------------

18:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:36:29 INFO  : FPGA configured successfully with bitstream "C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/design_multi_wrapper.bit"
18:36:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:36:52 INFO  : 'fpga -state' command is executed.
18:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:53 INFO  : Jtag cable 'Digilent Zed 210248686847' is selected.
18:36:53 INFO  : 'jtag frequency' command is executed.
18:36:53 INFO  : Sourcing of 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:53 INFO  : Context for 'APU' is selected.
18:36:53 INFO  : Hardware design information is loaded from 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf'.
18:36:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:53 INFO  : Context for 'APU' is selected.
18:36:53 INFO  : 'stop' command is executed.
18:36:53 INFO  : 'ps7_init' command is executed.
18:36:53 INFO  : 'ps7_post_config' command is executed.
18:36:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:36:54 INFO  : Context for processor 'microblaze_0' is selected.
18:36:54 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
18:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
loadhw -hw C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
stop
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 1
rst -processor
----------------End of Script----------------

18:37:01 INFO  : Inferring section assignments and sizes from elf file: C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.sdk\hello_micro\Debug\hello_micro.elf
18:37:10 INFO  : Successfully generated C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.sdk\hello_micro\src\lscript.ld.
18:37:10 INFO  : Applying linker script to all configurations of project hello_micro.
18:37:10 INFO  : Setting rebuild state to true for all configurations of project hello_micro.
18:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:37:14 INFO  : 'fpga -state' command is executed.
18:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:15 INFO  : Jtag cable 'Digilent Zed 210248686847' is selected.
18:37:15 INFO  : 'jtag frequency' command is executed.
18:37:15 INFO  : Sourcing of 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : Hardware design information is loaded from 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf'.
18:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : 'stop' command is executed.
18:37:15 INFO  : 'ps7_init' command is executed.
18:37:15 INFO  : 'ps7_post_config' command is executed.
18:37:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:37:16 INFO  : Context for processor 'microblaze_0' is selected.
18:37:16 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
18:37:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
loadhw -hw C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
stop
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 1
rst -processor
----------------End of Script----------------

18:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
18:37:19 INFO  : 'fpga -state' command is executed.
18:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:20 INFO  : Jtag cable 'Digilent Zed 210248686847' is selected.
18:37:20 INFO  : 'jtag frequency' command is executed.
18:37:20 INFO  : Sourcing of 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:20 INFO  : Context for 'APU' is selected.
18:37:20 INFO  : Hardware design information is loaded from 'C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf'.
18:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:20 INFO  : Context for 'APU' is selected.
18:37:20 INFO  : 'stop' command is executed.
18:37:21 INFO  : 'ps7_init' command is executed.
18:37:21 INFO  : 'ps7_post_config' command is executed.
18:37:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:37:21 INFO  : Context for processor 'microblaze_0' is selected.
18:37:21 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
18:37:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
loadhw -hw C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 0
stop
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zed 210248686847"} -index 1
rst -processor
----------------End of Script----------------

19:40:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582655346409,  Project:1582635135631
19:40:44 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:40:46 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
19:40:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:40:58 INFO  : 
19:40:59 INFO  : Updating hardware inferred compiler options for hello_micro.
19:40:59 INFO  : Clearing existing target manager status.
19:40:59 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
19:41:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:41:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
19:41:36 ERROR : couldn't open "C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/download.bit": no such file or directory
19:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248686847" && level==0} -index 1' command is executed.
19:41:51 ERROR : couldn't open "C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper_hw_platform_0/download.bit": no such file or directory
19:50:44 INFO  : Inferring section assignments and sizes from elf file: C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.sdk\hello_micro\Debug\hello_micro.elf
19:51:41 INFO  : Successfully generated C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.sdk\hello_micro\src\lscript.ld.
19:51:41 INFO  : Applying linker script to all configurations of project hello_micro.
19:51:41 INFO  : Setting rebuild state to true for all configurations of project hello_micro.
20:07:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582657633232,  Project:1582655346409
20:07:56 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:07:58 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
20:08:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:08:08 INFO  : 
20:08:09 INFO  : Updating hardware inferred compiler options for hello_micro.
20:08:10 INFO  : Clearing existing target manager status.
20:08:10 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
20:08:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:08:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:23:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582658550646,  Project:1582657633232
20:23:52 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:23:54 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
20:23:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:24:02 INFO  : 
20:24:04 INFO  : Updating hardware inferred compiler options for hello_micro.
20:24:04 INFO  : Clearing existing target manager status.
20:24:04 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
20:24:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:24:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:00:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582660840122,  Project:1582658550646
21:00:53 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:00:59 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
21:01:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:01:10 INFO  : 
21:01:11 INFO  : Updating hardware inferred compiler options for hello_micro.
21:01:11 INFO  : Clearing existing target manager status.
21:01:11 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
21:01:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:01:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:05:16 INFO  : Successfully generated C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.sdk\hello_micro\src\lscript.ld.
21:05:16 INFO  : Applying linker script to all configurations of project hello_micro.
21:05:16 INFO  : Setting rebuild state to true for all configurations of project hello_micro.
21:18:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582661814766,  Project:1582660840122
21:18:45 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:18:46 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
21:18:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:18:55 INFO  : 
21:18:56 INFO  : Updating hardware inferred compiler options for hello_micro.
21:18:56 INFO  : Clearing existing target manager status.
21:18:56 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
21:18:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:18:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:37:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582663049572,  Project:1582661814766
21:37:40 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:37:50 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
21:37:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:38:00 INFO  : 
21:38:01 INFO  : Updating hardware inferred compiler options for hello_micro.
21:38:01 INFO  : Clearing existing target manager status.
21:38:01 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
21:38:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:38:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:59:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582664350506,  Project:1582663049572
21:59:33 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:59:35 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
21:59:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:59:44 INFO  : 
21:59:45 INFO  : Updating hardware inferred compiler options for hello_micro.
21:59:45 INFO  : Clearing existing target manager status.
21:59:45 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
21:59:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:59:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:15:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582665287668,  Project:1582664350506
22:15:20 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:16:04 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
22:16:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:16:13 INFO  : 
22:16:14 INFO  : Updating hardware inferred compiler options for hello_micro.
22:16:14 INFO  : Clearing existing target manager status.
22:16:14 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
22:16:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:16:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:26:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582665945302,  Project:1582665287668
22:26:46 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:26:55 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
22:27:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:27:03 INFO  : 
22:27:05 INFO  : Updating hardware inferred compiler options for hello_micro.
22:27:05 INFO  : Clearing existing target manager status.
22:27:05 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
22:27:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:27:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:00:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582668000819,  Project:1582665945302
23:00:27 INFO  : Project design_multi_wrapper_hw_platform_0's source hardware specification located at C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:00:30 INFO  : Copied contents of C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf into \design_multi_wrapper_hw_platform_0\system.hdf.
23:00:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:00:39 INFO  : 
23:00:40 INFO  : Updating hardware inferred compiler options for hello_micro.
23:00:40 INFO  : Clearing existing target manager status.
23:00:40 INFO  : Closing and re-opening the MSS file of ther project hello_micro_bsp
23:00:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:00:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
