

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'
================================================================
* Date:           Fri Jul 18 13:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.968 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     9602|     9602|  96.020 us|  96.020 us|  9601|  9601|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3  |     9600|     9600|         3|          3|          4|  3200|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:52]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [cnn_layer.cpp:51]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [cnn_layer.cpp:49]   --->   Operation 9 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten12"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln49 = store i6 0, i6 %ic" [cnn_layer.cpp:49]   --->   Operation 12 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln51 = store i4 0, i4 %i_1" [cnn_layer.cpp:51]   --->   Operation 14 'store' 'store_ln51' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln52 = store i4 0, i4 %j" [cnn_layer.cpp:52]   --->   Operation 15 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i12 %indvar_flatten12" [cnn_layer.cpp:49]   --->   Operation 17 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%icmp_ln49 = icmp_eq  i12 %indvar_flatten12_load, i12 3200" [cnn_layer.cpp:49]   --->   Operation 18 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.54ns)   --->   "%add_ln49_1 = add i12 %indvar_flatten12_load, i12 1" [cnn_layer.cpp:49]   --->   Operation 19 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc17, void %for.inc44.preheader.exitStub" [cnn_layer.cpp:49]   --->   Operation 20 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln49 = store i12 %add_ln49_1, i12 %indvar_flatten12" [cnn_layer.cpp:49]   --->   Operation 21 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.29>
ST_1 : Operation 65 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn_layer.cpp:52]   --->   Operation 22 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_load = load i4 %i_1" [cnn_layer.cpp:49]   --->   Operation 23 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnn_layer.cpp:51]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ic_load = load i6 %ic" [cnn_layer.cpp:49]   --->   Operation 25 'load' 'ic_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.28ns)   --->   "%add_ln49 = add i6 %ic_load, i6 1" [cnn_layer.cpp:49]   --->   Operation 26 'add' 'add_ln49' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln51 = icmp_eq  i8 %indvar_flatten_load, i8 100" [cnn_layer.cpp:51]   --->   Operation 27 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.83ns)   --->   "%select_ln49 = select i1 %icmp_ln51, i4 0, i4 %i_1_load" [cnn_layer.cpp:49]   --->   Operation 28 'select' 'select_ln49' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%xor_ln49 = xor i1 %icmp_ln51, i1 1" [cnn_layer.cpp:49]   --->   Operation 29 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%icmp_ln52 = icmp_eq  i4 %j_load, i4 10" [cnn_layer.cpp:52]   --->   Operation 30 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %icmp_ln52, i1 %xor_ln49" [cnn_layer.cpp:49]   --->   Operation 31 'and' 'and_ln49' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%select_ln49_1 = select i1 %icmp_ln51, i6 %add_ln49, i6 %ic_load" [cnn_layer.cpp:49]   --->   Operation 32 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%add_ln51 = add i4 %select_ln49, i4 1" [cnn_layer.cpp:51]   --->   Operation 33 'add' 'add_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%empty = or i1 %and_ln49, i1 %icmp_ln51" [cnn_layer.cpp:49]   --->   Operation 34 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.83ns) (out node of the LUT)   --->   "%j_1_mid2 = select i1 %empty, i4 0, i4 %j_load" [cnn_layer.cpp:49]   --->   Operation 35 'select' 'j_1_mid2' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.83ns)   --->   "%select_ln51 = select i1 %and_ln49, i4 %add_ln51, i4 %select_ln49" [cnn_layer.cpp:51]   --->   Operation 36 'select' 'select_ln51' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i6 %select_ln49_1" [cnn_layer.cpp:54]   --->   Operation 37 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln54, i3 0" [cnn_layer.cpp:54]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i8 %tmp" [cnn_layer.cpp:54]   --->   Operation 39 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln54 = shl i6 %select_ln49_1, i6 1" [cnn_layer.cpp:54]   --->   Operation 40 'shl' 'shl_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i6 %shl_ln54" [cnn_layer.cpp:54]   --->   Operation 41 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_1 = add i9 %zext_ln54, i9 %zext_ln54_1" [cnn_layer.cpp:54]   --->   Operation 42 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i4 %select_ln51" [cnn_layer.cpp:54]   --->   Operation 43 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln54 = add i9 %add_ln54_1, i9 %zext_ln54_2" [cnn_layer.cpp:54]   --->   Operation 44 'add' 'add_ln54' <Predicate = true> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.99ns)   --->   "%add_ln52 = add i4 %j_1_mid2, i4 1" [cnn_layer.cpp:52]   --->   Operation 45 'add' 'add_ln52' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.30ns)   --->   "%add_ln51_1 = add i8 %indvar_flatten_load, i8 1" [cnn_layer.cpp:51]   --->   Operation 46 'add' 'add_ln51_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.44ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51, i8 1, i8 %add_ln51_1" [cnn_layer.cpp:51]   --->   Operation 47 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln49 = store i6 %select_ln49_1, i6 %ic" [cnn_layer.cpp:49]   --->   Operation 48 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln51 = store i8 %select_ln51_1, i8 %indvar_flatten" [cnn_layer.cpp:51]   --->   Operation 49 'store' 'store_ln51' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln51 = store i4 %select_ln51, i4 %i_1" [cnn_layer.cpp:51]   --->   Operation 50 'store' 'store_ln51' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln52 = store i4 %add_ln52, i4 %j" [cnn_layer.cpp:52]   --->   Operation 51 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3200, i64 3200, i64 3200"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln54, i3 0" [cnn_layer.cpp:54]   --->   Operation 54 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %add_ln54, i1 0" [cnn_layer.cpp:54]   --->   Operation 55 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %tmp_4" [cnn_layer.cpp:53]   --->   Operation 56 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i12 %tmp_3, i12 %zext_ln53" [cnn_layer.cpp:53]   --->   Operation 57 'add' 'add_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:53]   --->   Operation 58 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i4 %j_1_mid2" [cnn_layer.cpp:54]   --->   Operation 59 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln54_2 = add i12 %add_ln53, i12 %zext_ln54_3" [cnn_layer.cpp:54]   --->   Operation 60 'add' 'add_ln54_2' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i12 %add_ln54_2" [cnn_layer.cpp:54]   --->   Operation 61 'zext' 'zext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i16 %input_buf, i32 0, i32 %zext_ln54_4" [cnn_layer.cpp:54]   --->   Operation 62 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln54 = store i16 0, i12 %input_buf_addr" [cnn_layer.cpp:54]   --->   Operation 63 'store' 'store_ln54' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [cnn_layer.cpp:52]   --->   Operation 64 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110]
i_1                   (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0110]
ic                    (alloca           ) [ 0110]
indvar_flatten12      (alloca           ) [ 0100]
store_ln0             (store            ) [ 0000]
store_ln49            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln51            (store            ) [ 0000]
store_ln52            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten12_load (load             ) [ 0000]
icmp_ln49             (icmp             ) [ 0100]
add_ln49_1            (add              ) [ 0000]
br_ln49               (br               ) [ 0000]
store_ln49            (store            ) [ 0000]
j_load                (load             ) [ 0000]
i_1_load              (load             ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
ic_load               (load             ) [ 0000]
add_ln49              (add              ) [ 0000]
icmp_ln51             (icmp             ) [ 0000]
select_ln49           (select           ) [ 0000]
xor_ln49              (xor              ) [ 0000]
icmp_ln52             (icmp             ) [ 0000]
and_ln49              (and              ) [ 0000]
select_ln49_1         (select           ) [ 0000]
add_ln51              (add              ) [ 0000]
empty                 (or               ) [ 0000]
j_1_mid2              (select           ) [ 0001]
select_ln51           (select           ) [ 0000]
trunc_ln54            (trunc            ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln54             (zext             ) [ 0000]
shl_ln54              (shl              ) [ 0000]
zext_ln54_1           (zext             ) [ 0000]
add_ln54_1            (add              ) [ 0000]
zext_ln54_2           (zext             ) [ 0000]
add_ln54              (add              ) [ 0001]
add_ln52              (add              ) [ 0000]
add_ln51_1            (add              ) [ 0000]
select_ln51_1         (select           ) [ 0000]
store_ln49            (store            ) [ 0000]
store_ln51            (store            ) [ 0000]
store_ln51            (store            ) [ 0000]
store_ln52            (store            ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
tmp_3                 (bitconcatenate   ) [ 0000]
tmp_4                 (bitconcatenate   ) [ 0000]
zext_ln53             (zext             ) [ 0000]
add_ln53              (add              ) [ 0000]
specpipeline_ln53     (specpipeline     ) [ 0000]
zext_ln54_3           (zext             ) [ 0000]
add_ln54_2            (add              ) [ 0000]
zext_ln54_4           (zext             ) [ 0000]
input_buf_addr        (getelementptr    ) [ 0000]
store_ln54            (store            ) [ 0000]
br_ln52               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ic_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten12_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_buf_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln54_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln49_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln51_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln52_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten12_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln49_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln49_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln49_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ic_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="1"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln49_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln51_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln49_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="xor_ln49_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln52_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="and_ln49_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln49_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln51_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="j_1_mid2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln51_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln54_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln54_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shl_ln54_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln54_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln54_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln54_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln54_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln52_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln51_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln51_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln49_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="1"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln51_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="1"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln51_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="1"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln52_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="1"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="9" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="9" slack="1"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln53_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln53_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln54_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_3/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln54_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln54_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_4/3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="j_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="indvar_flatten_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="362" class="1005" name="ic_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="369" class="1005" name="indvar_flatten12_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="379" class="1005" name="j_1_mid2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="add_ln54_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="141" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="138" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="153" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="135" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="167" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="153" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="147" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="144" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="159" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="179" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="153" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="135" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="179" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="193" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="159" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="185" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="185" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="233" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="213" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="247" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="205" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="141" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="153" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="269" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="185" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="275" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="213" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="263" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="303" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="344"><net_src comp="56" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="351"><net_src comp="60" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="358"><net_src comp="64" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="365"><net_src comp="68" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="372"><net_src comp="72" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="382"><net_src comp="205" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="387"><net_src comp="257" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="310" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buf | {3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln49 : 1
		store_ln0 : 1
		store_ln51 : 1
		store_ln52 : 1
		indvar_flatten12_load : 1
		icmp_ln49 : 2
		add_ln49_1 : 2
		br_ln49 : 3
		store_ln49 : 3
	State 2
		add_ln49 : 1
		icmp_ln51 : 1
		select_ln49 : 2
		xor_ln49 : 2
		icmp_ln52 : 1
		and_ln49 : 2
		select_ln49_1 : 2
		add_ln51 : 3
		empty : 2
		j_1_mid2 : 2
		select_ln51 : 2
		trunc_ln54 : 3
		tmp : 4
		zext_ln54 : 5
		shl_ln54 : 3
		zext_ln54_1 : 3
		add_ln54_1 : 6
		zext_ln54_2 : 3
		add_ln54 : 7
		add_ln52 : 3
		add_ln51_1 : 1
		select_ln51_1 : 2
		store_ln49 : 3
		store_ln51 : 3
		store_ln51 : 3
		store_ln52 : 4
	State 3
		zext_ln53 : 1
		add_ln53 : 2
		add_ln54_2 : 3
		zext_ln54_4 : 4
		input_buf_addr : 5
		store_ln54 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln49_1_fu_124  |    0    |    12   |
|          |    add_ln49_fu_147   |    0    |    6    |
|          |    add_ln51_fu_193   |    0    |    6    |
|          |   add_ln54_1_fu_247  |    0    |    8    |
|    add   |    add_ln54_fu_257   |    0    |    9    |
|          |    add_ln52_fu_263   |    0    |    6    |
|          |   add_ln51_1_fu_269  |    0    |    8    |
|          |    add_ln53_fu_321   |    0    |    12   |
|          |   add_ln54_2_fu_330  |    0    |    12   |
|----------|----------------------|---------|---------|
|          |   icmp_ln49_fu_118   |    0    |    12   |
|   icmp   |   icmp_ln51_fu_153   |    0    |    8    |
|          |   icmp_ln52_fu_173   |    0    |    6    |
|----------|----------------------|---------|---------|
|          |  select_ln49_fu_159  |    0    |    4    |
|          | select_ln49_1_fu_185 |    0    |    6    |
|  select  |    j_1_mid2_fu_205   |    0    |    4    |
|          |  select_ln51_fu_213  |    0    |    4    |
|          | select_ln51_1_fu_275 |    0    |    8    |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln49_fu_167   |    0    |    1    |
|----------|----------------------|---------|---------|
|    and   |    and_ln49_fu_179   |    0    |    1    |
|----------|----------------------|---------|---------|
|    or    |     empty_fu_199     |    0    |    1    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln54_fu_221  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_225      |    0    |    0    |
|bitconcatenate|     tmp_3_fu_303     |    0    |    0    |
|          |     tmp_4_fu_310     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln54_fu_233   |    0    |    0    |
|          |  zext_ln54_1_fu_243  |    0    |    0    |
|   zext   |  zext_ln54_2_fu_253  |    0    |    0    |
|          |   zext_ln53_fu_317   |    0    |    0    |
|          |  zext_ln54_3_fu_327  |    0    |    0    |
|          |  zext_ln54_4_fu_336  |    0    |    0    |
|----------|----------------------|---------|---------|
|    shl   |    shl_ln54_fu_237   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   134   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln54_reg_384    |    9   |
|       i_1_reg_348      |    4   |
|       ic_reg_362       |    6   |
|indvar_flatten12_reg_369|   12   |
| indvar_flatten_reg_355 |    8   |
|    j_1_mid2_reg_379    |    4   |
|        j_reg_341       |    4   |
+------------------------+--------+
|          Total         |   47   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   134  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   47   |    -   |
+-----------+--------+--------+
|   Total   |   47   |   134  |
+-----------+--------+--------+
