<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p492" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_492{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_492{left:536px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#t3_492{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_492{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_492{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t6_492{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t7_492{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_492{left:96px;bottom:956px;letter-spacing:0.11px;}
#t9_492{left:147px;bottom:956px;letter-spacing:0.09px;word-spacing:0.06px;}
#ta_492{left:96px;bottom:921px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_492{left:96px;bottom:899px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_492{left:96px;bottom:878px;letter-spacing:0.09px;word-spacing:-0.42px;}
#td_492{left:96px;bottom:856px;letter-spacing:0.12px;word-spacing:-0.46px;}
#te_492{left:96px;bottom:835px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_492{left:96px;bottom:795px;letter-spacing:0.11px;}
#tg_492{left:147px;bottom:795px;letter-spacing:0.17px;}
#th_492{left:96px;bottom:760px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_492{left:96px;bottom:739px;letter-spacing:0.12px;}
#tj_492{left:159px;bottom:739px;}
#tk_492{left:165px;bottom:739px;letter-spacing:0.14px;}
#tl_492{left:203px;bottom:739px;}
#tm_492{left:209px;bottom:739px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tn_492{left:96px;bottom:717px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_492{left:96px;bottom:696px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tp_492{left:96px;bottom:675px;letter-spacing:0.07px;word-spacing:-0.37px;}
#tq_492{left:96px;bottom:635px;letter-spacing:0.11px;}
#tr_492{left:147px;bottom:635px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ts_492{left:96px;bottom:600px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_492{left:96px;bottom:578px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_492{left:96px;bottom:557px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_492{left:96px;bottom:521px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_492{left:328px;bottom:520px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_492{left:96px;bottom:498px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_492{left:96px;bottom:468px;}
#tz_492{left:124px;bottom:468px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t10_492{left:96px;bottom:440px;}
#t11_492{left:124px;bottom:440px;letter-spacing:0.12px;word-spacing:1.33px;}
#t12_492{left:124px;bottom:419px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t13_492{left:96px;bottom:392px;}
#t14_492{left:124px;bottom:392px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t15_492{left:96px;bottom:355px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t16_492{left:276px;bottom:354px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t17_492{left:96px;bottom:333px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t18_492{left:96px;bottom:312px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t19_492{left:96px;bottom:290px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t1a_492{left:96px;bottom:269px;letter-spacing:0.12px;word-spacing:-0.8px;}
#t1b_492{left:96px;bottom:247px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_492{left:96px;bottom:208px;letter-spacing:0.11px;}
#t1d_492{left:147px;bottom:208px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t1e_492{left:96px;bottom:173px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t1f_492{left:96px;bottom:151px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1g_492{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_492{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_492{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_492{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_492{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_492{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_492{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s7_492{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_492{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts492" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg492Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg492" style="-webkit-user-select: none;"><object width="935" height="1210" data="492/492.svg" type="image/svg+xml" id="pdf492" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_492" class="t s1_492">37 </span><span id="t2_492" class="t s2_492">x86 and AMD64 Architecture Differences </span>
<span id="t3_492" class="t s1_492">AMD64 Technology </span><span id="t4_492" class="t s1_492">24593—Rev. 3.41—June 2023 </span>
<span id="t5_492" class="t s3_492">handling of interrupts by 64-bit operating systems and applications. The changes are summarized in </span>
<span id="t6_492" class="t s3_492">the following sections. See “Long-Mode Interrupt Control Transfers” on page 280 for detailed </span>
<span id="t7_492" class="t s3_492">information on these changes. </span>
<span id="t8_492" class="t s4_492">2.6.1 </span><span id="t9_492" class="t s4_492">Interrupt Descriptor Table </span>
<span id="ta_492" class="t s3_492">The long-mode interrupt-descriptor table (IDT) must contain 64-bit mode interrupt-gate or trap-gate </span>
<span id="tb_492" class="t s3_492">descriptors for all interrupts or exceptions that can occur while the processor is running in long mode. </span>
<span id="tc_492" class="t s3_492">Task gates cannot be used in the long-mode IDT, because control transfers through task gates are not </span>
<span id="td_492" class="t s3_492">supported in long mode. In long mode, the IDT index is formed by scaling the interrupt vector by 16. </span>
<span id="te_492" class="t s3_492">In legacy protected mode, the IDT is indexed by scaling the interrupt vector by eight. </span>
<span id="tf_492" class="t s4_492">2.6.2 </span><span id="tg_492" class="t s4_492">Stack Frame Pushes </span>
<span id="th_492" class="t s3_492">In legacy mode, the size of an IDT entry (16 bits or 32 bits) determines the size of </span>
<span id="ti_492" class="t s3_492">interrupt</span><span id="tj_492" class="t s5_492">-</span><span id="tk_492" class="t s3_492">stack</span><span id="tl_492" class="t s5_492">-</span><span id="tm_492" class="t s3_492">frame pushes, and SS:eSP is pushed only on a CPL change. In long mode, the size of </span>
<span id="tn_492" class="t s3_492">interrupt stack-frame pushes is fixed at eight bytes, because interrupts are handled in 64-bit mode. </span>
<span id="to_492" class="t s3_492">Long mode interrupts also cause SS:RSP to be pushed unconditionally, rather than pushing only on a </span>
<span id="tp_492" class="t s3_492">CPL change. </span>
<span id="tq_492" class="t s4_492">2.6.3 </span><span id="tr_492" class="t s4_492">Stack Switching </span>
<span id="ts_492" class="t s3_492">Legacy mode provides a mechanism to automatically switch stack frames in response to an interrupt. </span>
<span id="tt_492" class="t s3_492">In long mode, a slightly modified version of the legacy stack-switching mechanism is implemented, </span>
<span id="tu_492" class="t s3_492">and an alternative stack-switching mechanism—called the interrupt stack table (IST)—is supported. </span>
<span id="tv_492" class="t s6_492">Long-Mode Stack Switches. </span><span id="tw_492" class="t s3_492">When stacks are switched as part of a long-mode privilege-level </span>
<span id="tx_492" class="t s3_492">change resulting from an interrupt, the following occurs: </span>
<span id="ty_492" class="t s7_492">• </span><span id="tz_492" class="t s3_492">The target-stack pointer read from the TSS is a 64-bit RSP value. </span>
<span id="t10_492" class="t s7_492">• </span><span id="t11_492" class="t s3_492">The SS register is loaded with a null selector. Setting the new SS selector to null allows nested </span>
<span id="t12_492" class="t s3_492">control transfers in 64-bit mode to be handled properly. The SS.RPL value is cleared to 0. </span>
<span id="t13_492" class="t s7_492">• </span><span id="t14_492" class="t s3_492">The old SS and RSP are saved on the new stack. </span>
<span id="t15_492" class="t s6_492">Interrupt Stack Table. </span><span id="t16_492" class="t s3_492">In long mode, a new interrupt stack table (IST) mechanism is available as an </span>
<span id="t17_492" class="t s3_492">alternative to the modified legacy stack-switching mechanism. The IST mechanism unconditionally </span>
<span id="t18_492" class="t s3_492">switches stacks when it is enabled. It can be enabled for individual interrupt vectors using a field in the </span>
<span id="t19_492" class="t s3_492">IDT entry. This allows mixing interrupt vectors that use the modified legacy mechanism with vectors </span>
<span id="t1a_492" class="t s3_492">that use the IST mechanism. The IST pointers are stored in the long-mode TSS. The IST mechanism is </span>
<span id="t1b_492" class="t s3_492">only available when long mode is enabled. </span>
<span id="t1c_492" class="t s4_492">2.6.4 </span><span id="t1d_492" class="t s4_492">IRET Instruction </span>
<span id="t1e_492" class="t s3_492">In compatibility mode, IRET pops SS:eSP off the stack only if there is a CPL change. This allows </span>
<span id="t1f_492" class="t s3_492">legacy applications to run properly in compatibility mode when using the IRET instruction. </span>
<span id="t1g_492" class="t s8_492">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
