{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397117197048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397117197049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 10:06:36 2014 " "Processing started: Thu Apr 10 10:06:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397117197049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397117197049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397117197049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1397117197537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_resetn_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ttcrx_resetn_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ttcrx_resetn_counter-SYN " "Found design unit 1: ttcrx_resetn_counter-SYN" {  } { { "TTCRX_RESETn_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397117197929 ""} { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_RESETn_COUNTER " "Found entity 1: TTCRX_RESETn_COUNTER" {  } { { "TTCRX_RESETn_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file pll0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_counter-SYN " "Found design unit 1: led_counter-SYN" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397117197937 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_COUNTER " "Found entity 1: LED_COUNTER" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_fifo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_fifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_fifo " "Found entity 1: ddl_fifo" {  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDL_SOFT_RESET_MODULE " "Found entity 1: DDL_SOFT_RESET_MODULE" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_ctrlr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_ctrlr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_ctrlr " "Found entity 1: ddl_ctrlr" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_delay.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_delay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_DELAY " "Found entity 1: L0_DELAY" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE " "Found entity 1: TTCRX_SOFT_RESET_MODULE" {  } { { "TTCRX_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_SOFT_RESET_MODULE.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlctrlr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddlctrlr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddlctrlr " "Found entity 1: ddlctrlr" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "header.tdf 1 1 " "Found 1 design units, including 1 entities, in source file header.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 header " "Found entity 1: header" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/header.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttc_communication.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttc_communication.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTC_COMMUNICATION " "Found entity 1: TTC_COMMUNICATION" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_to_column_gen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_to_column_gen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_TO_COLUMN_GEN " "Found entity 1: L0_TO_COLUMN_GEN" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE_1 " "Found entity 1: TTCRX_SOFT_RESET_MODULE_1" {  } { { "TTCRX_SOFT_RESET_MODULE_1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_SOFT_RESET_MODULE_1.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file auto_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_RESET_MODULE " "Found entity 1: AUTO_RESET_MODULE" {  } { { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/AUTO_RESET_MODULE.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117197967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117197967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddl_ctrlr " "Elaborating entity \"ddl_ctrlr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1397117198160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddlctrlr ddlctrlr:inst " "Elaborating entity \"ddlctrlr\" for hierarchy \"ddlctrlr:inst\"" {  } { { "ddl_ctrlr.bdf" "inst" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 608 264 688 1120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDL_SOFT_RESET_MODULE DDL_SOFT_RESET_MODULE:inst7 " "Elaborating entity \"DDL_SOFT_RESET_MODULE\" for hierarchy \"DDL_SOFT_RESET_MODULE:inst7\"" {  } { { "ddl_ctrlr.bdf" "inst7" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2432 -208 88 2560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:inst44 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:inst44\"" {  } { { "ddl_ctrlr.bdf" "inst44" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:inst44\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:inst44\|altpll:altpll_component\"" {  } { { "PLL0.tdf" "altpll_component" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:inst44\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:inst44\|altpll:altpll_component\"" {  } { { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397117198367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:inst44\|altpll:altpll_component " "Instantiated megafunction \"PLL0:inst44\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Parameter \"width_clock\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198367 ""}  } { { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397117198367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE TTCRX_SOFT_RESET_MODULE:inst66 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE\" for hierarchy \"TTCRX_SOFT_RESET_MODULE:inst66\"" {  } { { "ddl_ctrlr.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1976 -616 -368 2072 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_RESET_MODULE AUTO_RESET_MODULE:inst54 " "Elaborating entity \"AUTO_RESET_MODULE\" for hierarchy \"AUTO_RESET_MODULE:inst54\"" {  } { { "ddl_ctrlr.bdf" "inst54" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2440 688 936 2568 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTC_COMMUNICATION TTC_COMMUNICATION:inst13 " "Elaborating entity \"TTC_COMMUNICATION\" for hierarchy \"TTC_COMMUNICATION:inst13\"" {  } { { "ddl_ctrlr.bdf" "inst13" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1448 -192 200 1704 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_DELAY L0_DELAY:inst68 " "Elaborating entity \"L0_DELAY\" for hierarchy \"L0_DELAY:inst68\"" {  } { { "ddl_ctrlr.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddl_fifo ddl_fifo:inst1 " "Elaborating entity \"ddl_fifo\" for hierarchy \"ddl_fifo:inst1\"" {  } { { "ddl_ctrlr.bdf" "inst1" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -8 -160 0 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddl_fifo:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "ddl_fifo.tdf" "scfifo_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddl_fifo:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ddl_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397117198437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddl_fifo:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"ddl_fifo:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 10 " "Parameter \"LPM_WIDTHU\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE scfifo " "Parameter \"LPM_TYPE\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADD_RAM_OUTPUT_REGISTER ON " "Parameter \"ADD_RAM_OUTPUT_REGISTER\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 1024 " "Parameter \"LPM_NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198437 ""}  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397117198437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hu31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hu31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hu31 " "Found entity 1: scfifo_hu31" {  } { { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/scfifo_hu31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hu31 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated " "Elaborating entity \"scfifo_hu31\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o441 " "Found entity 1: a_dpfifo_o441" {  } { { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o441 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo " "Elaborating entity \"a_dpfifo_o441\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\"" {  } { { "db/scfifo_hu31.tdf" "dpfifo" { Text "C:/HMPID-FPGA/RCB_P2_23/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3e1 " "Found entity 1: altsyncram_t3e1" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/altsyncram_t3e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3e1 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram " "Elaborating entity \"altsyncram_t3e1\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\"" {  } { { "db/a_dpfifo_o441.tdf" "FIFOram" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eq8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eq8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eq8 " "Found entity 1: cmpr_eq8" {  } { { "db/cmpr_eq8.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_eq8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:almost_full_comparer " "Elaborating entity \"cmpr_eq8\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o441.tdf" "almost_full_comparer" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:two_comparison " "Elaborating entity \"cmpr_eq8\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:two_comparison\"" {  } { { "db/a_dpfifo_o441.tdf" "two_comparison" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkb " "Found entity 1: cntr_kkb" {  } { { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_kkb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkb ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_kkb:rd_ptr_msb " "Elaborating entity \"cntr_kkb\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_kkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o441.tdf" "rd_ptr_msb" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8m7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8m7 " "Found entity 1: cntr_8m7" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_8m7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8m7 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter " "Elaborating entity \"cntr_8m7\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\"" {  } { { "db/a_dpfifo_o441.tdf" "usedw_counter" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr " "Elaborating entity \"cntr_slb\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\"" {  } { { "db/a_dpfifo_o441.tdf" "wr_ptr" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header header:inst15 " "Elaborating entity \"header\" for hierarchy \"header:inst15\"" {  } { { "ddl_ctrlr.bdf" "inst15" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1432 736 1072 1720 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_RESETn_COUNTER TTCRX_RESETn_COUNTER:inst50 " "Elaborating entity \"TTCRX_RESETn_COUNTER\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\"" {  } { { "ddl_ctrlr.bdf" "inst50" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 568 -728 -552 664 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\"" {  } { { "TTCRX_RESETn_COUNTER.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\"" {  } { { "TTCRX_RESETn_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397117198756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198756 ""}  } { { "TTCRX_RESETn_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397117198756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5i " "Found entity 1: cntr_d5i" {  } { { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5i TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated " "Elaborating entity \"cntr_d5i\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_TO_COLUMN_GEN L0_TO_COLUMN_GEN:inst74 " "Elaborating entity \"L0_TO_COLUMN_GEN\" for hierarchy \"L0_TO_COLUMN_GEN:inst74\"" {  } { { "ddl_ctrlr.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -336 144 424 -208 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE_1 TTCRX_SOFT_RESET_MODULE_1:inst6 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE_1\" for hierarchy \"TTCRX_SOFT_RESET_MODULE_1:inst6\"" {  } { { "ddl_ctrlr.bdf" "inst6" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2136 -632 -368 2232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_COUNTER LED_COUNTER:inst58 " "Elaborating entity \"LED_COUNTER\" for hierarchy \"LED_COUNTER:inst58\"" {  } { { "ddl_ctrlr.bdf" "inst58" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2096 1848 1992 2208 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "LED_COUNTER.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397117198822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397117198822 ""}  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397117198822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c8j " "Found entity 1: cntr_c8j" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_c8j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397117198867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397117198867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c8j LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated " "Elaborating entity \"cntr_c8j\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397117198867 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1397117199248 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1397117199248 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|MODULE_SM " "State machine \"\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|MODULE_SM\" will be implemented as a safe state machine." {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397117199849 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|header:inst15\|HEADER_SM " "State machine \"\|ddl_ctrlr\|header:inst15\|HEADER_SM\" will be implemented as a safe state machine." {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/header.tdf" 32 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397117199850 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM " "State machine \"\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM\" will be implemented as a safe state machine." {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397117199850 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM " "State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397117199851 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM " "State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 135 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397117199853 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|MODULE_SM " "State machine \"\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|MODULE_SM\" will be implemented as a safe state machine." {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397117199855 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM " "State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397117199879 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM " "State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397117199892 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 230 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 230 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1397117200385 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1 1397117204739 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "358 " "Not allowed to move 358 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "133 " "Not allowed to move at least 133 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1 1397117204794 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "102 " "Not allowed to move at least 102 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1 1397117204794 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "44 " "Not allowed to move at least 44 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1 1397117204794 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "5 " "Not allowed to move at least 5 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1 1397117204794 ""} { "Info" "IMLS_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "74 " "Not allowed to move at least 74 registers due to user assignments" {  } {  } 0 13101 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1 1397117204794 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1 1397117204794 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!PLL0:inst44\|altpll:altpll_component\|_clk4 1 0 5 " "The Quartus II software applied gate-level register retiming to clock \"!PLL0:inst44\|altpll:altpll_component\|_clk4\": created 1 new registers, removed 0 registers, left 5 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1397117204998 ""}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1 1397117204998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE_LVDS GND " "Pin \"SPARE_LVDS\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1600 2096 2272 1616 "SPARE_LVDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397117205048 "|ddl_ctrlr|SPARE_LVDS"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE1 GND " "Pin \"G_SPARE1\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1632 2096 2272 1648 "G_SPARE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397117205048 "|ddl_ctrlr|G_SPARE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE2 GND " "Pin \"G_SPARE2\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1664 2096 2272 1680 "G_SPARE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397117205048 "|ddl_ctrlr|G_SPARE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATABUS_ADD\[3\] GND " "Pin \"DATABUS_ADD\[3\]\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1808 2080 2256 1824 "DATABUS_ADD\[7..0\]" "" } { 1720 2080 2256 1736 "DATABUS_ADD\[12..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397117205048 "|ddl_ctrlr|DATABUS_ADD[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1397117205048 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 135 2 0 } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/header.tdf" 32 2 0 } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1397117205083 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "inst28 " "Logic cell \"inst28\"" {  } { { "ddl_ctrlr.bdf" "inst28" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1384 1864 1912 1416 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1397117205809 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1397117205809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1397117206154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1397117206154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1384 " "Implemented 1384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1397117206323 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1397117206323 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1397117206323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1243 " "Implemented 1243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1397117206323 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1397117206323 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1397117206323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1397117206323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397117206357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 10:06:46 2014 " "Processing ended: Thu Apr 10 10:06:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397117206357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397117206357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397117206357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397117206357 ""}
