Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon May  6 19:15:54 2024
| Host         : JACK running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -file /root/Desktop/Projects/bambu_examples/mm_float/mm_float_synth_XSIM/HLS_output//Synthesis/vivado_flow_1/post_synth_timing_summary.rpt
| Design       : mm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (260)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (260)
--------------------------------------
 There are 260 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.580      -45.037                     80                 2489        0.144        0.000                      0                 2171        4.500        0.000                       0                  1272  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -1.580      -45.037                     80                 2171        0.144        0.000                      0                 2171        4.500        0.000                       0                  1272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clock                   3.317        0.000                      0                  679                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clock                             0.518        0.000                      0                  102                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           80  Failing Endpoints,  Worst Slack       -1.580ns,  Total Violation      -45.037ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 _mm_i0/Datapath_i/reg_55/reg_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _mm_i0/Datapath_i/reg_60/reg_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 5.098ns (44.547%)  route 6.346ns (55.453%))
  Logic Levels:           26  (CARRY4=20 LUT1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  clock_IBUF_BUFG_inst/O
                         net (fo=1277, unplaced)      0.584     2.406    _mm_i0/Datapath_i/reg_55/clock_IBUF_BUFG
                         FDRE                                         r  _mm_i0/Datapath_i/reg_55/reg_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.884 r  _mm_i0/Datapath_i/reg_55/reg_out1_reg[3]/Q
                         net (fo=1, unplaced)         0.983     3.867    _mm_i0_n_100
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.538 r  fu_mm_33779_42736/reg_out1_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.547    fu_mm_33779_42736/reg_out1_reg[3]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.664 r  fu_mm_33779_42736/reg_out1_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.664    fu_mm_33779_42736/reg_out1_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.781 r  fu_mm_33779_42736/reg_out1_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.781    fu_mm_33779_42736/reg_out1_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.898 r  fu_mm_33779_42736/reg_out1_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.898    fu_mm_33779_42736/reg_out1_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.015 r  fu_mm_33779_42736/reg_out1_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.015    fu_mm_33779_42736/reg_out1_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.132 r  fu_mm_33779_42736/reg_out1_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.132    fu_mm_33779_42736/reg_out1_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  fu_mm_33779_42736/reg_out1_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.249    fu_mm_33779_42736/reg_out1_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 r  fu_mm_33779_42736/reg_out1_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.366    fu_mm_33779_42736/reg_out1_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.483 r  fu_mm_33779_42736/reg_out1_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.483    fu_mm_33779_42736/reg_out1_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.600 r  fu_mm_33779_42736/reg_out1_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.600    fu_mm_33779_42736/reg_out1_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.717 r  fu_mm_33779_42736/reg_out1_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.717    fu_mm_33779_42736/reg_out1_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.834 r  fu_mm_33779_42736/reg_out1_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.834    fu_mm_33779_42736/reg_out1_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.951 r  fu_mm_33779_42736/reg_out1_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.951    fu_mm_33779_42736/reg_out1_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.068 r  fu_mm_33779_42736/reg_out1_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.068    fu_mm_33779_42736/reg_out1_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.324 r  fu_mm_33779_42736/shifted_s_i_3/O[2]
                         net (fo=3, unplaced)         0.923     7.247    _mm_i0/Datapath_i/fu_mm_33779_42748/shifted_s_i_2_0[6]
                         LUT3 (Prop_lut3_I0_O)        0.301     7.548 r  _mm_i0/Datapath_i/fu_mm_33779_42748/shifted_s_i_5/O
                         net (fo=1, unplaced)         0.000     7.548    _mm_i0/Datapath_i/fu_mm_33779_42748/shifted_s_i_5_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.928 f  _mm_i0/Datapath_i/fu_mm_33779_42748/shifted_s_i_2/CO[3]
                         net (fo=2, unplaced)         0.929     8.857    _mm_i0/Datapath_i/reg_57/out1[0]
                         LUT3 (Prop_lut3_I0_O)        0.124     8.981 r  _mm_i0/Datapath_i/reg_57/shifted_s_i_1__8/O
                         net (fo=2, unplaced)         0.460     9.441    _mm_i0/Datapath_i/fu_mm_33779_42811/reg_out1_reg[51]
                         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  _mm_i0/Datapath_i/fu_mm_33779_42811/shifted_s/O
                         net (fo=153, unplaced)       1.012    10.577    _mm_i0/Datapath_i/reg_35/out_lut_expr_FU_69_i0_fu_mm_33779_42811
                         LUT4 (Prop_lut4_I0_O)        0.124    10.701 f  _mm_i0/Datapath_i/reg_35/reg_out1[2]_i_84/O
                         net (fo=1, unplaced)         0.449    11.150    _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1_reg[2]_i_29_5
                         LUT4 (Prop_lut4_I2_O)        0.124    11.274 r  _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1[2]_i_52/O
                         net (fo=1, unplaced)         0.639    11.913    _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1[2]_i_52_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.433 r  _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1_reg[2]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000    12.433    _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1_reg[2]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.550 r  _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1_reg[2]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.550    _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1_reg[2]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.667 r  _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.667    _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1_reg[2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.784 f  _mm_i0/Datapath_i/fu_mm_33779_42878/reg_out1_reg[2]_i_1/CO[3]
                         net (fo=4, unplaced)         0.942    13.726    _mm_i0/Datapath_i/reg_35/out1[0]
                         LUT1 (Prop_lut1_I0_O)        0.124    13.850 r  _mm_i0/Datapath_i/reg_35/reg_out1[2]_i_1__1/O
                         net (fo=1, unplaced)         0.000    13.850    _mm_i0/Datapath_i/reg_60/out_ui_bit_not_expr_FU_64_64_457_i0_fu_mm_33779_42896[0]
                         FDRE                                         r  _mm_i0/Datapath_i/reg_60/reg_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  clock_IBUF_BUFG_inst/O
                         net (fo=1277, unplaced)      0.439    12.078    _mm_i0/Datapath_i/reg_60/clock_IBUF_BUFG
                         FDRE                                         r  _mm_i0/Datapath_i/reg_60/reg_out1_reg[2]/C
                         clock pessimism              0.183    12.261    
                         clock uncertainty           -0.035    12.226    
                         FDRE (Setup_fdre_C_D)        0.044    12.270    _mm_i0/Datapath_i/reg_60/reg_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 -1.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 _mm_i0/Datapath_i/reg_13/reg_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _mm_i0/Datapath_i/reg_20/reg_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=1277, unplaced)      0.114     0.628    _mm_i0/Datapath_i/reg_13/clock_IBUF_BUFG
                         FDRE                                         r  _mm_i0/Datapath_i/reg_13/reg_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.775 f  _mm_i0/Datapath_i/reg_13/reg_out1_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.918    _mm_i0/Datapath_i/fu_mm_33779_37458/Q[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.016 r  _mm_i0/Datapath_i/fu_mm_33779_37458/reg_out1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.016    _mm_i0/Datapath_i/reg_20/D[0]
                         FDRE                                         r  _mm_i0/Datapath_i/reg_20/reg_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=1277, unplaced)      0.259     0.982    _mm_i0/Datapath_i/reg_20/clock_IBUF_BUFG
                         FDRE                                         r  _mm_i0/Datapath_i/reg_20/reg_out1_reg[0]/C
                         clock pessimism             -0.209     0.773    
                         FDRE (Hold_fdre_C_D)         0.099     0.872    _mm_i0/Datapath_i/reg_20/reg_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                _mm_i0/Datapath_i/fu_mm_33779_42613/out1__0__0/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500                _mm_i0/Controller_i/_present_state_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500                _mm_i0/Controller_i/_present_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.317ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 M_Rdata_ram[12]
                            (input port)
  Destination:            _mm_i0/Datapath_i/reg_38/reg_out1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.780ns  (logic 2.431ns (27.692%)  route 6.349ns (72.308%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  M_Rdata_ram[12] (IN)
                         net (fo=0)                   0.000     0.000    M_Rdata_ram[12]
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 f  M_Rdata_ram_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.800     1.721    _mm_i0/Datapath_i/MUX_84___float32_to_float64_ieee_564_i0_0_0_0/M_Rdata_ram_IBUF[8]
                         LUT3 (Prop_lut3_I1_O)        0.124     1.845 f  _mm_i0/Datapath_i/MUX_84___float32_to_float64_ieee_564_i0_0_0_0/out1_i_40/O
                         net (fo=1, unplaced)         1.111     2.956    _mm_i0/Datapath_i/reg_16/out_MUX_84___float32_to_float64_ieee_564_i0_0_0_0[8]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.080 f  _mm_i0/Datapath_i/reg_16/out1_i_25/O
                         net (fo=1, unplaced)         1.111     4.191    _mm_i0/Datapath_i/reg_16/out1_i_25_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.315 f  _mm_i0/Datapath_i/reg_16/out1_i_21/O
                         net (fo=26, unplaced)        0.515     4.830    _mm_i0/Datapath_i/__float32_to_float64_ieee_564_i0/Datapath_i/fu___float32_to_float64_ieee_22829_37740/out_lut_expr_FU_22_i0_fu___float32_to_float64_ieee_22829_37723
                         LUT6 (Prop_lut6_I0_O)        0.124     4.954 f  _mm_i0/Datapath_i/__float32_to_float64_ieee_564_i0/Datapath_i/fu___float32_to_float64_ieee_22829_37740/out1_i_17/O
                         net (fo=7, unplaced)         0.937     5.891    _mm_i0/Datapath_i/reg_16/out_ui_bit_and_expr_FU_0_64_64_401_i0_fu_mm_33779_42387[5]
                         LUT3 (Prop_lut3_I0_O)        0.124     6.015 r  _mm_i0/Datapath_i/reg_16/shifted_s_i_36/O
                         net (fo=1, unplaced)         0.000     6.015    _mm_i0/Datapath_i/fu_mm_33779_42446/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.548 r  _mm_i0/Datapath_i/fu_mm_33779_42446/shifted_s_i_15/CO[3]
                         net (fo=1, unplaced)         0.009     6.557    _mm_i0/Datapath_i/fu_mm_33779_42446/shifted_s_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  _mm_i0/Datapath_i/fu_mm_33779_42446/shifted_s_i_3/CO[3]
                         net (fo=5, unplaced)         0.946     7.620    _mm_i0/Datapath_i/reg_16/reg_out1_reg[0]_1[0]
                         LUT4 (Prop_lut4_I2_O)        0.116     7.736 r  _mm_i0/Datapath_i/reg_16/shifted_s_i_1__0/O
                         net (fo=3, unplaced)         0.920     8.656    _mm_i0/Datapath_i/fu_mm_33779_42847/out_ui_extract_bit_expr_FU_55_i0_fu_mm_33779_42769
                         LUT6 (Prop_lut6_I0_O)        0.124     8.780 r  _mm_i0/Datapath_i/fu_mm_33779_42847/shifted_s/O
                         net (fo=1, unplaced)         0.000     8.780    _mm_i0/Datapath_i/reg_38/reg_out1_reg[63]_0[0]
                         FDRE                                         r  _mm_i0/Datapath_i/reg_38/reg_out1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                                                      0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  clock_IBUF_BUFG_inst/O
                         net (fo=1277, unplaced)      0.439    12.078    _mm_i0/Datapath_i/reg_38/clock_IBUF_BUFG
                         FDRE                                         r  _mm_i0/Datapath_i/reg_38/reg_out1_reg[51]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.025    12.053    
                         FDRE (Setup_fdre_C_D)        0.044    12.097    _mm_i0/Datapath_i/reg_38/reg_out1_reg[51]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  3.317    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 _mm_i0/Controller_i/_present_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mout_addr_ram[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.076ns  (logic 3.729ns (52.703%)  route 3.347ns (47.297%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  clock_IBUF_BUFG_inst/O
                         net (fo=1277, unplaced)      0.584     2.406    _mm_i0/Controller_i/clock_IBUF_BUFG
                         FDRE                                         r  _mm_i0/Controller_i/_present_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.884 f  _mm_i0/Controller_i/_present_state_reg[14]/Q
                         net (fo=39, unplaced)        1.041     3.925    _mm_i0/Controller_i/_present_state[14]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 f  _mm_i0/Controller_i/Mout_oe_ram_OBUF[1]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     4.687    _mm_i0/Controller_i/Mout_oe_ram_OBUF[1]_inst_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  _mm_i0/Controller_i/Mout_oe_ram_OBUF[1]_inst_i_2/O
                         net (fo=5, unplaced)         0.477     5.288    _mm_i0/Controller_i/Mout_oe_ram_OBUF[1]_inst_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.412 r  _mm_i0/Controller_i/Mout_oe_ram_OBUF[1]_inst_i_1/O
                         net (fo=173, unplaced)       0.562     5.974    _mm_i0/Controller_i/D[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  _mm_i0/Controller_i/Mout_addr_ram_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.898    Mout_addr_ram_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.584     9.482 r  Mout_addr_ram_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.482    Mout_addr_ram[0]
                                                                      r  Mout_addr_ram[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  0.518    





