
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000509                       # Number of seconds simulated (Second)
simTicks                                    508953870                       # Number of ticks simulated (Tick)
finalTick                                   508953870                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      4.55                       # Real time elapsed on the host (Second)
hostTickRate                                111865099                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8594400                       # Number of bytes of host memory used (Byte)
simInsts                                       105190                       # Number of instructions simulated (Count)
simOps                                         179763                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    23119                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      39509                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.membus.transDist::ReadReq        44661                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp        44651                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq        11500                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp        11500                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::LockedRMWReadReq          128                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::LockedRMWReadResp          128                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::LockedRMWWriteReq          128                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::LockedRMWWriteResp          128                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores0.core.icache_port::board.memory.mem_ctrl.port        18165                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores0.core.icache_port::total        18165                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores0.core.dcache_port::board.memory.mem_ctrl.port        48100                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores0.core.dcache_port::total        48100                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores1.core.icache_port::board.memory.mem_ctrl.port         3811                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores1.core.icache_port::total         3811                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores1.core.dcache_port::board.memory.mem_ctrl.port         4065                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores1.core.dcache_port::total         4065                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores2.core.icache_port::board.memory.mem_ctrl.port         3533                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores2.core.icache_port::total         3533                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores2.core.dcache_port::board.memory.mem_ctrl.port         4000                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores2.core.dcache_port::total         4000                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores3.core.icache_port::board.memory.mem_ctrl.port         3239                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores3.core.icache_port::total         3239                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores3.core.dcache_port::board.memory.mem_ctrl.port         3859                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores3.core.dcache_port::total         3859                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores4.core.icache_port::board.memory.mem_ctrl.port         2929                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores4.core.icache_port::total         2929                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores4.core.dcache_port::board.memory.mem_ctrl.port         3642                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores4.core.dcache_port::total         3642                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores5.core.icache_port::board.memory.mem_ctrl.port         2643                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores5.core.icache_port::total         2643                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores5.core.dcache_port::board.memory.mem_ctrl.port         3616                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores5.core.dcache_port::total         3616                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores6.core.icache_port::board.memory.mem_ctrl.port         2407                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores6.core.icache_port::total         2407                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores6.core.dcache_port::board.memory.mem_ctrl.port         3478                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores6.core.dcache_port::total         3478                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores7.core.icache_port::board.memory.mem_ctrl.port         2115                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores7.core.icache_port::total         2115                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores7.core.dcache_port::board.memory.mem_ctrl.port         3222                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores7.core.dcache_port::total         3222                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       112824                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.processor.cores0.core.icache_port::board.memory.mem_ctrl.port       581248                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores0.core.icache_port::total       581248                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores0.core.dcache_port::board.memory.mem_ctrl.port       156109                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores0.core.dcache_port::total       156109                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores1.core.icache_port::board.memory.mem_ctrl.port       121920                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores1.core.icache_port::total       121920                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores1.core.dcache_port::board.memory.mem_ctrl.port        10861                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores1.core.dcache_port::total        10861                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores2.core.icache_port::board.memory.mem_ctrl.port       113024                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores2.core.icache_port::total       113024                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores2.core.dcache_port::board.memory.mem_ctrl.port        10725                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores2.core.dcache_port::total        10725                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores3.core.icache_port::board.memory.mem_ctrl.port       103616                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores3.core.icache_port::total       103616                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores3.core.dcache_port::board.memory.mem_ctrl.port        10473                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores3.core.dcache_port::total        10473                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores4.core.icache_port::board.memory.mem_ctrl.port        93696                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores4.core.icache_port::total        93696                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores4.core.dcache_port::board.memory.mem_ctrl.port        10029                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores4.core.dcache_port::total        10029                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores5.core.icache_port::board.memory.mem_ctrl.port        84544                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores5.core.icache_port::total        84544                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores5.core.dcache_port::board.memory.mem_ctrl.port        10009                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores5.core.dcache_port::total        10009                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores6.core.icache_port::board.memory.mem_ctrl.port        76992                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores6.core.icache_port::total        76992                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores6.core.dcache_port::board.memory.mem_ctrl.port         9757                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores6.core.dcache_port::total         9757                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores7.core.icache_port::board.memory.mem_ctrl.port        67648                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores7.core.icache_port::total        67648                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores7.core.dcache_port::board.memory.mem_ctrl.port         9289                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.processor.cores7.core.dcache_port::total         9289                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      1469940                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        64778                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        64778    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::5            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::6            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::7            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        64778                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer16.occupancy     26849492                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer16.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy      7679722                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy     18261151                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer10.occupancy      1469289                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer11.occupancy      1617313                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer15.occupancy      1343803                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer16.occupancy      1545993                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer16.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer20.occupancy      1217189                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer20.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer21.occupancy      1463502                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer21.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer25.occupancy      1099718                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer25.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer26.occupancy      1463558                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer26.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer30.occupancy      1000603                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer30.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer31.occupancy      1391098                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer31.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer35.occupancy       881493                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer35.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer36.occupancy      1286891                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer36.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer5.occupancy      1583501                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer6.occupancy      1633552                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      9083.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples     13430.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples      1906.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples      1705.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.inst::samples      1767.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples      1601.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples      1620.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples      1593.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.inst::samples      1465.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.data::samples      1495.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.inst::samples      1322.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.data::samples      1451.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.inst::samples      1204.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.data::samples      1389.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.inst::samples      1058.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.data::samples      1279.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000276216942                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds           65                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds           65                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          68930                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState           977                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                  44789                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                 11628                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                44789                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts               11628                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ              2493                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts            10556                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  7.45                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.23                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                 8361                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0              976                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1              197                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2             8999                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3            15192                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6            19425                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0             187                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               7                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2            5825                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3            5609                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               4659                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               6207                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               4226                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3               2242                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4               1743                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5               1664                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6               1646                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               1618                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               1500                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               1615                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              1634                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11              1362                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12              1029                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               686                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14               422                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15               272                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16               182                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17               156                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18               129                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19               123                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20               100                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                75                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                62                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                76                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                61                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                76                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                66                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                69                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                62                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                57                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                61                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31              8416                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                57                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                64                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                65                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                61                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                70                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                61                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                70                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                67                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                67                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                63                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                63                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                61                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples           65                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean   616.476923                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean   340.534299                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   925.925249                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-255           23     35.38%     35.38% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-511           20     30.77%     66.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-767           13     20.00%     86.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::768-1023            1      1.54%     87.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1279            4      6.15%     93.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1536-1791            1      1.54%     95.38% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-4351            2      3.08%     98.46% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::5120-5375            1      1.54%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total           65                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples           65                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.030769                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.029019                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.248069                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16           64     98.46%     98.46% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18            1      1.54%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total           65                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ             159552                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys            1402087                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys           68373                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         2754841023.21493292                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         134340269.38433537                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                508950540                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                  9021.23                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst       581248                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data        86131                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst       121984                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data         9072                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.inst       113088                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data         8688                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst       103680                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data         8665                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.inst        93760                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.data         8253                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.inst        84544                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.data         8111                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.inst        77056                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.data         7893                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.inst        67712                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.data         7576                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::processor.cores0.core.data         5492                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::processor.cores1.core.data          156                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::processor.cores2.core.data          148                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::processor.cores3.core.data          132                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::processor.cores4.core.data          168                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::processor.cores5.core.data          156                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::processor.cores6.core.data          144                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::processor.cores7.core.data          132                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 1142044562.899187564850                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 169231447.242949545383                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 239675945.484018027782                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 17824798.149191793054                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.inst 222196954.706327289343                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 17070309.338643990457                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 203711978.847906172276                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 17025118.602595552802                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.inst 184221017.908754676580                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.data 16215614.982945309952                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.inst 166113286.455607444048                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.data 15936611.308211488649                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.inst 151400754.649925351143                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.data 15508281.723056746647                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.inst 133041526.926595523953                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.data 14885435.491432651877                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::processor.cores0.core.data 10790761.842522190884                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::processor.cores1.core.data 306511.079285044048                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::processor.cores2.core.data 290792.562398631533                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::processor.cores3.core.data 259355.528625806473                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::processor.cores4.core.data 330088.854614662821                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::processor.cores5.core.data 306511.079285044048                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::processor.cores6.core.data 282933.303955425275                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::processor.cores7.core.data 259355.528625806473                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         9083                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data        14661                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst         1906                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data         1714                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.inst         1767                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data         1681                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst         1620                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data         1611                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.inst         1465                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.data         1502                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.inst         1322                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.data         1485                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.inst         1204                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.data         1420                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.inst         1058                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.data         1290                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::processor.cores0.core.data         9389                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::processor.cores1.core.data          319                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::processor.cores2.core.data          319                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::processor.cores3.core.data          319                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::processor.cores4.core.data          319                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::processor.cores5.core.data          323                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::processor.cores6.core.data          319                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::processor.cores7.core.data          321                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst    341434992                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data    623359448                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst    140797027                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data    239828805                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.inst    136078198                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data    146883309                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst    128650506                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data    143286924                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.inst    116735297                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.data    248479267                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.inst    108145481                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.data    234519762                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.inst    103944134                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.data    171911367                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.inst     91502387                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.data    217972888                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::processor.cores0.core.data   9821359227                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::processor.cores1.core.data    370279241                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::processor.cores2.core.data    398225210                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::processor.cores3.core.data    409189713                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::processor.cores4.core.data    374484372                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::processor.cores5.core.data    424758828                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::processor.cores6.core.data    391249287                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::processor.cores7.core.data    324984370                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     37590.55                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     42518.21                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     73870.42                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data    139923.46                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.inst     77010.86                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     87378.53                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     79413.89                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     88942.85                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.inst     79682.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.data    165432.27                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.inst     81804.45                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.data    157925.77                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.inst     86332.34                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.data    121064.34                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.inst     86486.19                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.data    168971.23                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::processor.cores0.core.data   1046049.55                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::processor.cores1.core.data   1160749.97                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::processor.cores2.core.data   1248354.89                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::processor.cores3.core.data   1282726.37                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::processor.cores4.core.data   1173932.20                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::processor.cores5.core.data   1315042.81                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::processor.cores6.core.data   1226486.79                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::processor.cores7.core.data   1012412.37                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst       581248                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data        98372                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst       121920                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data         9345                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.inst       113024                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data         9209                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst       103616                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data         8957                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.inst        93696                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data         8513                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.inst        84544                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data         8477                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.inst        76992                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data         8241                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.inst        67648                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data         7765                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total      1401567                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst       581248                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst       121920                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores2.core.inst       113024                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst       103616                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores4.core.inst        93696                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores5.core.inst        84544                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores6.core.inst        76992                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores7.core.inst        67648                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total      1242688                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::processor.cores0.core.data        57737                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::processor.cores1.core.data         1516                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::processor.cores2.core.data         1516                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::processor.cores3.core.data         1516                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::processor.cores4.core.data         1516                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::processor.cores5.core.data         1532                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::processor.cores6.core.data         1516                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::processor.cores7.core.data         1524                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total        68373                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         9082                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data        14661                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst         1905                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data         1713                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.inst         1766                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data         1681                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst         1619                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data         1610                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.inst         1464                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data         1502                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.inst         1321                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data         1485                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.inst         1203                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data         1420                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.inst         1057                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data         1290                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total        44779                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::processor.cores0.core.data         9389                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::processor.cores1.core.data          319                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::processor.cores2.core.data          319                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::processor.cores3.core.data          319                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::processor.cores4.core.data          319                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::processor.cores5.core.data          323                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::processor.cores6.core.data          319                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::processor.cores7.core.data          321                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total        11628                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst   1142044563                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    193282743                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst    239550197                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data     18361193                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.inst    222071207                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data     18093978                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst    203586231                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data     17598844                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.inst    184095270                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data     16726467                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.inst    166113286                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data     16655733                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.inst    151275007                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data     16192037                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.inst    132915779                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data     15256785                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   2753819320                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst   1142044563                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst    239550197                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores2.core.inst    222071207                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst    203586231                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores4.core.inst    184095270                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores5.core.inst    166113286                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores6.core.inst    151275007                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores7.core.inst    132915779                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total   2441651539                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::processor.cores0.core.data    113442501                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::processor.cores1.core.data      2978659                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::processor.cores2.core.data      2978659                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::processor.cores3.core.data      2978659                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::processor.cores4.core.data      2978659                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::processor.cores5.core.data      3010096                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::processor.cores6.core.data      2978659                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::processor.cores7.core.data      2994377                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    134340269                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst   1142044563                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    306725244                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst    239550197                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data     21339851                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.inst    222071207                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data     21072637                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst    203586231                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data     20577503                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.inst    184095270                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data     19705126                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.inst    166113286                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data     19665829                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.inst    151275007                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data     19170696                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.inst    132915779                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data     18251163                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   2888159589                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts           42292                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts           1042                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0         2147                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          276                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         4901                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          595                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         8471                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         1425                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6         1235                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         8242                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         8305                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          793                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10         1163                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11          983                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          110                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13          150                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14         1107                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15         2389                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0           61                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2           11                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3           82                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4          240                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5           53                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6           62                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7          208                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8          113                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9           40                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10           32                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11           12                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14           19                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15          109                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         2400554792                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        211460000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    3193529792                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           56761.44                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      75511.44                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          36923                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits           946                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        87.30                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        90.79                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         5455                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   507.752887                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   310.851276                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   409.169023                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127         1232     22.58%     22.58% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          983     18.02%     40.60% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          524      9.61%     50.21% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          351      6.43%     56.65% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639          189      3.46%     60.11% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          152      2.79%     62.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           96      1.76%     64.66% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023           92      1.69%     66.34% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         1836     33.66%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         5455                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead      2706688                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten        66688                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        5318.140129                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         131.029557                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              42.57                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          41.55                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          1.02                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          87.39                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy     26318040                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     13973190                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    194864880                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy      3742740                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 39951600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy    230382030                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy      1432800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    510665280                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower  1003.362603                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE      1034029                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     16900000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    491019841                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy     12702060                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      6728535                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy    107057160                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy      1696500                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 39951600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy    193109730                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy     32820000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    394065585                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   774.265819                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE     82844359                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     16900000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT    409209511                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles         1528391                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi             27.508837                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.036352                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         114559                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          365                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued        173714                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued           43                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        16277                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        28918                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       672437                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.258335                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     0.868444                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0       595487     88.56%     88.56% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1        34781      5.17%     93.73% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2        13929      2.07%     95.80% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3         9421      1.40%     97.20% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4        14288      2.12%     99.33% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         2317      0.34%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         1532      0.23%     99.90% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7          573      0.09%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8          109      0.02%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       672437                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu          168      1.97%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%      1.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu           34      0.40%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%      2.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         4750     55.71%     58.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite           81      0.95%     59.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead         3369     39.51%     98.53% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite          125      1.47%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         1400      0.81%      0.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu        75392     43.40%     44.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult          103      0.06%     44.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv           51      0.03%     44.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          716      0.41%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu          354      0.20%     44.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     44.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt          156      0.09%     45.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          463      0.27%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd         1125      0.65%     45.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     45.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     45.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt         2000      1.15%     47.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult          125      0.07%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     47.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        56523     32.54%     79.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite         6757      3.89%     83.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead        25167     14.49%     98.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         3382      1.95%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total       173714                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.113658                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               8527                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.049086                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       957039                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       119339                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses        97122                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads        71396                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites        11907                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses        11416                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses       143387                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses        37454                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts          189                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled          20024                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles         855954                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        18800                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        10534                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads         1789                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores          524                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return          744      6.88%      6.88% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect          741      6.85%     13.73% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect          124      1.15%     14.88% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond         8297     76.73%     91.61% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond          640      5.92%     97.53% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     97.53% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          267      2.47%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total        10813                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return          173      7.30%      7.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect          257     10.84%     18.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect           33      1.39%     19.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond         1543     65.08%     84.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          209      8.81%     93.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     93.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          156      6.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total         2371                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            2      0.15%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          280     20.62%     20.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect           64      4.71%     25.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond          737     54.27%     79.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          192     14.14%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           83      6.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total         1358                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return          571      6.76%      6.76% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect          484      5.73%     12.50% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect           91      1.08%     13.58% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond         6753     80.00%     93.58% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          431      5.11%     98.68% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     98.68% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond          111      1.32%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total         8441                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          190     17.13%     17.13% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect           62      5.59%     22.72% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          675     60.87%     83.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond          109      9.83%     93.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond           73      6.58%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total         1109                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         6201     57.35%     57.35% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB         3797     35.12%     92.46% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS          744      6.88%     99.34% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect           71      0.66%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total        10813                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         1264     93.70%     93.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           82      6.08%     99.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            2      0.15%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            1      0.07%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total         1349                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted         8297                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken         3637                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect         1358                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          615                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted         1279                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted           79                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups        10813                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates         1130                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits         4847                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.448257                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          898                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          391                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           71                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          320                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return          744      6.88%      6.88% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect          741      6.85%     13.73% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect          124      1.15%     14.88% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond         8297     76.73%     91.61% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond          640      5.92%     97.53% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     97.53% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          267      2.47%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total        10813                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return          715     11.98%     11.98% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          347      5.82%     17.80% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect          124      2.08%     19.88% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         4256     71.34%     91.22% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond          257      4.31%     95.52% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     95.52% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          267      4.48%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total         5966                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          280     24.78%     24.78% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     24.78% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          658     58.23%     83.01% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          192     16.99%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total         1130                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          280     24.78%     24.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          658     58.23%     83.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          192     16.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total         1130                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          391                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits           71                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          320                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          147                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          538                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         1038                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         1034                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes          463                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used          571                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct          571                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.commit.commitSquashedInsts        16280                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts         1079                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       669610                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.147311                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     0.808653                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0       633584     94.62%     94.62% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1        15973      2.39%     97.01% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         6401      0.96%     97.96% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         4048      0.60%     98.57% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         3012      0.45%     99.02% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5         1169      0.17%     99.19% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6         1614      0.24%     99.43% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7          327      0.05%     99.48% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         3482      0.52%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       669610                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          200                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls          575                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          740      0.75%      0.75% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        66709     67.63%     68.38% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult          101      0.10%     68.48% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv           49      0.05%     68.53% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          693      0.70%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu          302      0.31%     69.54% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     69.54% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt          156      0.16%     69.70% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          456      0.46%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd         1125      1.14%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt         2000      2.03%     73.33% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.33% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.33% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult          125      0.13%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        14137     14.33%     87.79% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite         6118      6.20%     93.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead         2659      2.70%     96.68% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite         3271      3.32%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total        98641                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         3482                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        55560                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps        98641                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        55560                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP        98641                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi    27.508837                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.036352                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        26185                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts        11213                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts        92539                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        16796                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts         9389                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          740      0.75%      0.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        66709     67.63%     68.38% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          101      0.10%     68.48% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           49      0.05%     68.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          693      0.70%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu          302      0.31%     69.54% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     69.54% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt          156      0.16%     69.70% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          456      0.46%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd         1125      1.14%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt         2000      2.03%     73.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult          125      0.13%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        14137     14.33%     87.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite         6118      6.20%     93.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead         2659      2.70%     96.68% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         3271      3.32%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total        98641                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl         8441                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         7668                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl          773                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         6753                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         1688                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall          575                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn          571                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles       590768                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        62212                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        17928                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles          343                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         1186                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         4201                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          472                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       115194                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         2418                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts       173525                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches         9212                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        81646                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        10116                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.113534                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        46322                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        31159                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads        13812                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         7885                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       188911                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites        72830                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        91762                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads       112072                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches         4612                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles        41626                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         3316                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles          217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles         1178                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles         1160                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines         9086                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes         1186                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       672437                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.177355                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     1.114378                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0       654118     97.28%     97.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1          573      0.09%     97.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2          589      0.09%     97.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3          865      0.13%     97.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         2157      0.32%     97.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         1066      0.16%     98.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6          928      0.14%     98.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         1740      0.26%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        10401      1.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       672437                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts        66369                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.043424                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        10813                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.007075                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles       626598                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         1186                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles         3296                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles        25142                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       114924                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        18800                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        10534                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          123                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents           54                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents        24917                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents           46                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           90                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         1046                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts         1136                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit       108959                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount       108538                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst        76169                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst       109027                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.071015                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.698625                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads         3742                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         2004                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation           46                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         1145                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads         1991                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache        17579                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        16796                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean   194.020243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev   336.376244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9         3668     21.84%     21.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49         1075      6.40%     28.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59            2      0.01%     28.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69          826      4.92%     33.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129          144      0.86%     34.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139         2169     12.91%     46.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149          818      4.87%     51.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159          375      2.23%     54.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169          641      3.82%     57.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179          306      1.82%     59.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189         1229      7.32%     67.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199          338      2.01%     69.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209          969      5.77%     74.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219          418      2.49%     77.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229          647      3.85%     81.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239          266      1.58%     82.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249          333      1.98%     84.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259          243      1.45%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269          260      1.55%     87.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279          138      0.82%     88.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289          204      1.21%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299          137      0.82%     90.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows         1590      9.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         5188                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        16796                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        20523                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        10116                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          104                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses           89                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses         9289                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          316                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         1186                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles       591299                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        28682                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles          920                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        17660                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        32690                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       115046                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents          419                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents        24744                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents         7367                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       178656                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       368780                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       135146                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups        13919                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps       153876                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        24771                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing           20                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing           20                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts         2781                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          780230                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         232678                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        55560                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps        98641                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           46                       # Number of system calls (Count)
board.processor.cores1.core.numCycles          553554                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             64.068750                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.015608                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded          14793                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued         60599                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued            3                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined          555                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined          865                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.numIssuedDist::samples       153248                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.395431                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     1.068419                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0       129569     84.55%     84.55% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1         8227      5.37%     89.92% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2         3546      2.31%     92.23% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3         3419      2.23%     94.46% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4         7513      4.90%     99.36% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5          892      0.58%     99.95% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6           67      0.04%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7           11      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8            4      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total       153248                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead         2780     56.17%     56.17% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            1      0.02%     56.19% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead         2168     43.81%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass           25      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu        11219     18.51%     18.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            1      0.00%     18.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv           14      0.02%     18.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          504      0.83%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     19.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd          125      0.21%     19.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     19.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     19.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     19.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     19.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     19.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult          125      0.21%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     19.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead        31575     52.10%     71.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite          197      0.33%     72.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead        16676     27.52%     99.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          136      0.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total        60599                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.109473                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy               4949                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.081668                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads       241591                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites        13807                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses        13053                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads        37807                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites         1560                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses         1527                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses        45536                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses        19987                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts           11                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled           7375                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles         400306                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       974681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads         2330                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores          343                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads          282                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores          119                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return           42      2.32%      2.32% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect           21      1.16%      3.49% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            5      0.28%      3.76% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond         1712     94.74%     98.51% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond           27      1.49%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total         1807                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return           35     33.98%     33.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect           14     13.59%     47.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            2      1.94%     49.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond           35     33.98%     83.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           17     16.50%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total          103                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            9     12.86%     12.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            3      4.29%     17.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           38     54.29%     71.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           20     28.57%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total           70                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            7      0.41%      0.41% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            7      0.41%      0.82% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            3      0.18%      1.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond         1677     98.42%     99.41% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           10      0.59%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total         1704                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            5      9.62%      9.62% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            3      5.77%     15.38% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           37     71.15%     86.54% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            7     13.46%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total           52                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget          889     49.20%     49.20% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB          882     48.81%     98.01% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS           36      1.99%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total         1807                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch           55     78.57%     78.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return           15     21.43%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total           70                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted         1712                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken          860                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect           70                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss           17                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted           67                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups         1807                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates           64                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits          912                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.504704                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted           22                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            5                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            5                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return           42      2.32%      2.32% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect           21      1.16%      3.49% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            5      0.28%      3.76% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond         1712     94.74%     98.51% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond           27      1.49%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total         1807                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return           42      4.69%      4.69% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect           14      1.56%      6.26% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            5      0.56%      6.82% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond          823     91.96%     98.77% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           11      1.23%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total          895                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            9     14.06%     14.06% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.06% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           35     54.69%     68.75% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           20     31.25%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total           64                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            9     14.06%     14.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           35     54.69%     68.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           20     31.25%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total           64                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes           61                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops           58                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes           51                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.commit.commitSquashedInsts          559                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts           41                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples       153158                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.093028                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.569082                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0       146418     95.60%     95.60% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1         3644      2.38%     97.98% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2         1071      0.70%     98.68% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3         1390      0.91%     99.59% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4           83      0.05%     99.64% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5           76      0.05%     99.69% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6          108      0.07%     99.76% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7           12      0.01%     99.77% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8          356      0.23%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total       153158                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass           20      0.14%      0.14% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu        10917     76.62%     76.76% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            1      0.01%     76.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv           14      0.10%     76.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          502      3.52%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.01%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     80.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd          125      0.88%     81.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult          125      0.88%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     82.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead         1839     12.91%     95.07% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite          183      1.28%     96.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead          384      2.70%     99.05% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          136      0.95%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total        14248                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples          356                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts         8640                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps        14248                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP         8640                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP        14248                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    64.068750                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.015608                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs         2542                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts        12451                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts         2223                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           20      0.14%      0.14% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu        10917     76.62%     76.76% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            1      0.01%     76.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           14      0.10%     76.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          502      3.52%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.01%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.40% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd          125      0.88%     81.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult          125      0.88%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     82.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead         1839     12.91%     95.07% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite          183      1.28%     96.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead          384      2.70%     99.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          136      0.95%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total        14248                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl         1704                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl         1694                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         1677                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        91090                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles        59010                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles         3025                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles           73                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles           50                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved          899                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred           29                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts        14831                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts           95                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts        60588                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches         1742                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts        48247                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts          332                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.109453                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads         8565                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites         6000                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads         1392                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites         1391                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads        59788                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites         8660                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs        48579                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        52080                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches          918                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles        15624                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles          158                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles         1104                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines         1919                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples       153248                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.097776                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     0.800591                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0       150122     97.96%     97.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1          766      0.50%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            5      0.00%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3          779      0.51%     98.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4          168      0.11%     99.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5            7      0.00%     99.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6           12      0.01%     99.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7           20      0.01%     99.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8         1369      0.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total       153248                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts         9019                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.016293                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches         1807                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.003264                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles       136415                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles           50                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles           40                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles        35950                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts        14805                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts         2330                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts          343                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            4                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents        35951                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            7                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect           38                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts           41                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit        14587                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount        14580                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst        10624                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst        12832                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.026339                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.827930                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads          605                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads          106                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            7                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores           24                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache        12193                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples         2223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean   566.159694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev   758.410107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9          597     26.86%     26.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49           17      0.76%     27.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139            1      0.04%     27.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149           65      2.92%     30.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159           12      0.54%     31.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169           23      1.03%     32.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179           32      1.44%     33.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189           16      0.72%     34.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199           26      1.17%     35.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209            8      0.36%     35.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219           85      3.82%     39.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229           74      3.33%     43.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239           16      0.72%     43.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249           43      1.93%     45.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259           44      1.98%     47.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269           18      0.81%     48.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279           37      1.66%     50.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289           46      2.07%     52.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299           13      0.58%     52.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows         1050     47.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value         5102                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total         2223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses         2326                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses          332                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           11                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses         1920                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles           50                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles        91167                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles        35990                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles         3015                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        23026                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts        14825                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.LQFullEvents        22993                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.renamedOperands        27110                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups        48754                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups        14129                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups         1408                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps        26359                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps          744                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts          815                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads          167596                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes          29705                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts         8640                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps        14248                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles          519685                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi             64.126974                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.015594                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded          14085                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued         74188                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           25                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined          768                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined         1366                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.numIssuedDist::samples       149130                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.497472                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     1.218763                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0       122746     82.31%     82.31% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1         7741      5.19%     87.50% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2         3230      2.17%     89.66% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3         2853      1.91%     91.58% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        11547      7.74%     99.32% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5          874      0.59%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6          107      0.07%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7           28      0.02%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8            4      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total       149130                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead         5898     58.82%     58.82% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite            5      0.05%     58.87% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead         4125     41.13%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass           28      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu        10434     14.06%     14.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            1      0.00%     14.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv           14      0.02%     14.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd          518      0.70%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            2      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     14.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd          125      0.17%     14.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     14.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     14.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     14.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     14.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     14.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult          125      0.17%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     15.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead        41989     56.60%     71.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite          197      0.27%     72.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead        20619     27.79%     99.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite          136      0.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total        74188                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.142756                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy              10028                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.135170                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads       259868                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites        13220                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses        12194                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads        47691                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites         1654                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses         1546                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses        58282                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses        25906                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts           18                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled           7508                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles         370555                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles      1008641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads         2310                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores          353                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads          283                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores          114                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return           43      2.58%      2.58% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect           20      1.20%      3.79% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            5      0.30%      4.09% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond         1568     94.23%     98.32% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond           28      1.68%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total         1664                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return           36     31.86%     31.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect           13     11.50%     43.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            2      1.77%     45.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond           44     38.94%     84.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond           18     15.93%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total          113                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            9     13.24%     13.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            3      4.41%     17.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           37     54.41%     72.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           19     27.94%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total           68                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            7      0.45%      0.45% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            7      0.45%      0.90% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            3      0.19%      1.10% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond         1524     98.26%     99.36% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           10      0.64%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total         1551                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            5     10.00%     10.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            3      6.00%     16.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           37     74.00%     90.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            5     10.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total           50                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget          817     49.10%     49.10% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB          810     48.68%     97.78% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS           37      2.22%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total         1664                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch           54     79.41%     79.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return           14     20.59%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total           68                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted         1568                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken          788                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect           68                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss           17                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted           65                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups         1664                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates           62                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits          839                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.504207                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted           22                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            5                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            5                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return           43      2.58%      2.58% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect           20      1.20%      3.79% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            5      0.30%      4.09% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond         1568     94.23%     98.32% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond           28      1.68%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total         1664                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return           43      5.21%      5.21% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect           14      1.70%      6.91% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            5      0.61%      7.52% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond          752     91.15%     98.67% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           11      1.33%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total          825                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            9     14.52%     14.52% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.52% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           34     54.84%     69.35% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           19     30.65%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total           62                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            9     14.52%     14.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           34     54.84%     69.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           19     30.65%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total           62                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes           61                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops           58                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes           51                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.commit.commitSquashedInsts          769                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts           40                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples       149013                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.089449                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     0.552985                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0       142681     95.75%     95.75% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1         3406      2.29%     98.04% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2          973      0.65%     98.69% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3         1369      0.92%     99.61% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4          100      0.07%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5           69      0.05%     99.72% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           90      0.06%     99.78% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7           15      0.01%     99.79% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8          310      0.21%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total       149013                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass           20      0.15%      0.15% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu        10074     75.58%     75.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            1      0.01%     75.74% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv           14      0.11%     75.84% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd          502      3.77%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.02%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd          125      0.94%     80.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult          125      0.94%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     81.50% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead         1763     13.23%     94.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite          183      1.37%     96.10% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead          384      2.88%     98.98% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite          136      1.02%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total        13329                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples          310                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts         8104                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps        13329                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP         8104                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP        13329                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi    64.126974                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.015594                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs         2466                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts        11609                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts         2147                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           20      0.15%      0.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu        10074     75.58%     75.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            1      0.01%     75.74% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv           14      0.11%     75.84% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd          502      3.77%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.02%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd          125      0.94%     80.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult          125      0.94%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     81.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead         1763     13.23%     94.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite          183      1.37%     96.10% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead          384      2.88%     98.98% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite          136      1.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total        13329                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl         1551                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl         1541                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         1524                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles       117784                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles        28396                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles         2874                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles           25                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles           51                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved          827                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred           28                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts        14114                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts           95                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts        74170                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches         1587                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts        62597                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts          332                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.142721                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads         7811                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites         5550                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads         1402                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites         1410                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads        73413                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites         8182                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs        62929                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        66134                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches          847                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles         6360                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles          158                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.icacheWaitRetryStallCycles         1167                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores2.core.fetch.cacheLines         1778                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples       149130                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     0.095641                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     0.796473                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0       146220     98.05%     98.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1          690      0.46%     98.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2            5      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3          703      0.47%     98.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4          143      0.10%     99.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5            9      0.01%     99.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6           11      0.01%     99.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7           21      0.01%     99.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8         1328      0.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total       149130                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts         8608                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.016564                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches         1664                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.003202                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles       141493                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles           51                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles           66                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles        18084                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts        14097                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts         2310                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts          353                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts            4                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents        18085                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect           39                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts           42                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit        13748                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount        13740                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst        10063                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst        12201                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.026439                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.824768                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads          565                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads          163                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores           34                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache        12941                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples         2147                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean   529.434560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev   714.605960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9          552     25.71%     25.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49           30      1.40%     27.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59            3      0.14%     27.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::70-79            2      0.09%     27.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::80-89            3      0.14%     27.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::100-109            2      0.09%     27.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::110-119            1      0.05%     27.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::130-139            3      0.14%     27.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::140-149           25      1.16%     28.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::150-159            6      0.28%     29.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::160-169           28      1.30%     30.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::170-179           29      1.35%     31.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::180-189           37      1.72%     33.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::190-199           31      1.44%     35.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::200-209           13      0.61%     35.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::210-219           87      4.05%     39.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::220-229          100      4.66%     44.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::230-239           27      1.26%     45.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::240-249           43      2.00%     47.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::250-259           51      2.38%     49.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::260-269           19      0.88%     50.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::270-279           24      1.12%     51.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::280-289           45      2.10%     54.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::290-299           21      0.98%     55.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::overflows          965     44.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value         4820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total         2147                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses         2281                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses          332                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           11                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses         1779                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles           51                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles       117842                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles        18150                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles         2839                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        10248                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts        14114                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.LQFullEvents        10228                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.renamedOperands        25581                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups        46143                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups        13505                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups         1455                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps        24520                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps         1061                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts          578                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads          162788                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes          28312                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts         8104                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps        13329                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles          488903                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi             64.295502                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.015553                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded          13136                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued         70637                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued            9                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined          674                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined         1081                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.numIssuedDist::samples       146960                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.480655                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     1.197781                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0       121773     82.86%     82.86% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1         7307      4.97%     87.83% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2         3123      2.13%     89.96% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3         3006      2.05%     92.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        10841      7.38%     99.38% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5          785      0.53%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6          101      0.07%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7           21      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8            3      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total       146960                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead         5032     57.17%     57.17% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite            8      0.09%     57.26% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead         3762     42.74%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass           44      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu         9612     13.61%     13.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            1      0.00%     13.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv           14      0.02%     13.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd          512      0.72%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            2      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     14.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd          125      0.18%     14.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     14.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     14.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     14.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     14.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     14.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult          125      0.18%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     14.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead        41193     58.32%     73.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite          199      0.28%     73.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead        18674     26.44%     99.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite          136      0.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total        70637                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.144481                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy               8802                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.124609                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads       253626                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites        12215                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses        11304                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads        43419                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites         1616                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses         1539                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses        55805                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses        23590                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts           15                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled           7341                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles         341943                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles      1039302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads         2214                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores          348                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads          288                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores          110                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return           43      2.84%      2.84% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect           22      1.45%      4.29% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            5      0.33%      4.62% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond         1420     93.67%     98.28% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond           26      1.72%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total         1516                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return           36     33.33%     33.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect           15     13.89%     47.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            2      1.85%     49.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond           39     36.11%     85.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           16     14.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total          108                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           10     14.29%     14.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            3      4.29%     18.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           38     54.29%     72.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           19     27.14%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total           70                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            7      0.50%      0.50% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            7      0.50%      0.99% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            3      0.21%      1.21% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond         1381     98.08%     99.29% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           10      0.71%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total         1408                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            5      9.62%      9.62% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            3      5.77%     15.38% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           37     71.15%     86.54% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            7     13.46%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total           52                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget          744     49.08%     49.08% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB          735     48.48%     97.56% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS           37      2.44%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total         1516                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch           56     80.00%     80.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return           14     20.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total           70                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted         1420                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken          715                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect           70                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted           67                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups         1516                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates           64                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits          764                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.503958                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            5                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            5                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return           43      2.84%      2.84% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect           22      1.45%      4.29% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            5      0.33%      4.62% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond         1420     93.67%     98.28% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond           26      1.72%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total         1516                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return           43      5.72%      5.72% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect           16      2.13%      7.85% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            5      0.66%      8.51% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond          677     90.03%     98.54% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           11      1.46%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total          752                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           10     15.62%     15.62% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.62% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           35     54.69%     70.31% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           19     29.69%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total           64                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           10     15.62%     15.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           35     54.69%     70.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           19     29.69%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total           64                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes           63                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops           60                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes           53                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.commit.commitSquashedInsts          674                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts           59                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples       146840                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.084936                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     0.550024                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0       141034     96.05%     96.05% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1         3117      2.12%     98.17% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2          910      0.62%     98.79% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3         1179      0.80%     99.59% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4           93      0.06%     99.65% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5           70      0.05%     99.70% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6          104      0.07%     99.77% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7           12      0.01%     99.78% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8          321      0.22%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total       146840                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass           20      0.16%      0.16% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu         9289     74.48%     74.64% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            1      0.01%     74.65% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv           14      0.11%     74.76% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd          502      4.03%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.02%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd          125      1.00%     79.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.80% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult          125      1.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead         1691     13.56%     94.36% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite          183      1.47%     95.83% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead          384      3.08%     98.91% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite          136      1.09%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total        12472                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples          321                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts         7604                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps        12472                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP         7604                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP        12472                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi    64.295502                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.015553                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs         2394                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts        10823                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts         2075                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           20      0.16%      0.16% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu         9289     74.48%     74.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            1      0.01%     74.65% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv           14      0.11%     74.76% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd          502      4.03%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.02%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd          125      1.00%     79.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.80% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult          125      1.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead         1691     13.56%     94.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite          183      1.47%     95.83% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead          384      3.08%     98.91% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite          136      1.09%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total        12472                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl         1408                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         1398                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         1381                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles       110254                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles        33946                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles         2663                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles           27                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles           70                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved          753                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred           29                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts        13164                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          103                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts        70622                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches         1445                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts        59858                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts          334                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.144450                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads         7090                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites         5120                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads         1398                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites         1403                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads        69929                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites         7649                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs        60192                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        63103                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches          772                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles         8417                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles          198                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles           54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles          113                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.icacheWaitRetryStallCycles         1078                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores3.core.fetch.cacheLines         1628                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes           64                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples       146960                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     0.090535                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     0.775681                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0       144270     98.17%     98.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1          617      0.42%     98.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2            5      0.00%     98.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3          631      0.43%     99.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4          162      0.11%     99.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5            7      0.00%     99.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6           11      0.01%     99.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7           20      0.01%     99.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8         1237      0.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total       146960                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts         8042                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.016449                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches         1516                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.003101                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles       137199                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles           70                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles           50                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles        16569                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts        13148                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts         2214                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts          348                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts            4                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents        16569                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect           57                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts           60                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit        12869                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount        12843                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst         9370                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst        11328                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.026269                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.827154                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads          573                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads          138                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores           29                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache        13066                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples         2075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean   526.392771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev   706.862043                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9          563     27.13%     27.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::40-49           15      0.72%     27.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::50-59            1      0.05%     27.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::140-149           54      2.60%     30.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::150-159           10      0.48%     30.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::160-169           20      0.96%     31.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::170-179            2      0.10%     32.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::180-189           12      0.58%     32.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::190-199            9      0.43%     33.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::200-209            8      0.39%     33.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::210-219           82      3.95%     37.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::220-229           88      4.24%     41.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::230-239           25      1.20%     42.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249           36      1.73%     44.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::250-259           61      2.94%     47.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::260-269           20      0.96%     48.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::270-279           36      1.73%     50.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::280-289           41      1.98%     52.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::290-299           21      1.01%     53.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::overflows          971     46.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value         4330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total         2075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses         2201                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses          334                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           11                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses         1648                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           30                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles           70                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles       110296                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles        16619                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles         2644                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        17331                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts        13164                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.LQFullEvents        17319                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.renamedOperands        23701                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups        42819                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups        12597                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups         1437                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps        22807                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps          887                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts          410                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads          159652                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes          26413                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts         7604                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps        12472                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles          456531                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi             64.527350                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.015497                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded          12238                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued         55052                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           12                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined          685                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined         1196                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.numIssuedDist::samples       142075                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.387485                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     1.059906                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0       120702     84.96%     84.96% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1         7227      5.09%     90.04% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2         3371      2.37%     92.42% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3         2862      2.01%     94.43% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4         7172      5.05%     99.48% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5          657      0.46%     99.94% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6           68      0.05%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7           12      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8            4      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total       142075                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead         2470     57.85%     57.85% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite            0      0.00%     57.85% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead         1800     42.15%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass           46      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu         8762     15.92%     16.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            1      0.00%     16.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv           14      0.03%     16.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd          520      0.94%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            2      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     16.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd          125      0.23%     17.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     17.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     17.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     17.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     17.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     17.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult          125      0.23%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     17.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead        30388     55.20%     72.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite          198      0.36%     72.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead        14735     26.77%     99.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite          136      0.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total        55052                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.120588                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy               4270                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.077563                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads       222864                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites        11287                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses        10374                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads        33597                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites         1656                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses         1548                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses        41578                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses        17698                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts            8                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled           6417                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles         314456                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles      1071810                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads         2141                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores          351                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads          327                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores          127                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return           38      2.79%      2.79% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect           21      1.54%      4.33% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect            5      0.37%      4.70% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond         1270     93.18%     97.87% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond           29      2.13%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total         1363                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return           31     29.25%     29.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect           14     13.21%     42.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect            2      1.89%     44.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond           40     37.74%     82.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           19     17.92%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total          106                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           10     13.70%     13.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            3      4.11%     17.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           39     53.42%     71.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           21     28.77%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total           73                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            7      0.56%      0.56% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            7      0.56%      1.11% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            3      0.24%      1.35% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond         1230     97.85%     99.20% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           10      0.80%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total         1257                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            5      9.80%      9.80% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            3      5.88%     15.69% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           37     72.55%     88.24% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            6     11.76%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total           51                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget          669     49.08%     49.08% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB          662     48.57%     97.65% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS           32      2.35%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total         1363                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch           57     78.08%     78.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return           16     21.92%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total           73                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted         1270                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken          640                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect           73                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted           70                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups         1363                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates           67                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits          692                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.507704                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups            5                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses            5                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return           38      2.79%      2.79% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect           21      1.54%      4.33% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect            5      0.37%      4.70% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond         1270     93.18%     97.87% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond           29      2.13%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total         1363                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return           38      5.66%      5.66% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect           16      2.38%      8.05% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect            5      0.75%      8.79% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond          601     89.57%     98.36% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           11      1.64%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total          671                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           10     14.93%     14.93% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.93% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           36     53.73%     68.66% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           21     31.34%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total           67                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           10     14.93%     14.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           36     53.73%     68.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           21     31.34%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total           67                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes           57                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops           54                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes           47                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.commit.commitSquashedInsts          685                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts           62                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples       141948                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.081473                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     0.554845                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0       136785     96.36%     96.36% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1         2725      1.92%     98.28% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2          774      0.55%     98.83% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3         1053      0.74%     99.57% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4           75      0.05%     99.62% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5           73      0.05%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6          113      0.08%     99.75% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7           10      0.01%     99.76% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8          340      0.24%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total       141948                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass           20      0.17%      0.17% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu         8457     73.13%     73.30% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            1      0.01%     73.31% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv           14      0.12%     73.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd          502      4.34%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.02%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd          125      1.08%     78.87% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult          125      1.08%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     79.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead         1616     13.97%     93.92% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite          183      1.58%     95.50% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead          384      3.32%     98.82% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite          136      1.18%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total        11565                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples          340                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts         7075                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps        11565                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP         7075                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP        11565                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi    64.527350                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.015497                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs         2319                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts         9992                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts         2000                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass           20      0.17%      0.17% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu         8457     73.13%     73.30% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            1      0.01%     73.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv           14      0.12%     73.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd          502      4.34%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.02%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd          125      1.08%     78.87% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.87% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.87% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.87% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.87% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.87% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult          125      1.08%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead         1616     13.97%     93.92% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite          183      1.58%     95.50% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead          384      3.32%     98.82% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite          136      1.18%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total        11565                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl         1257                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         1247                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         1230                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles        75447                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles        64091                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles         2399                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles           66                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles           72                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved          680                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred           31                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts        12279                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          103                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts        55044                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches         1294                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts        45121                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts          333                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.120570                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads         6330                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites         4656                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads         1400                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites         1412                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads        54415                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites         7100                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs        45454                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        48066                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches          694                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles        21730                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles          206                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles           69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles          123                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.icacheWaitRetryStallCycles         1114                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores4.core.fetch.cacheLines         1478                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples       142075                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     0.087405                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     0.761641                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0       139589     98.25%     98.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1          541      0.38%     98.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2            4      0.00%     98.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3          552      0.39%     99.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4          208      0.15%     99.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5            8      0.01%     99.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6           11      0.01%     99.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7           21      0.01%     99.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8         1141      0.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total       142075                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts         7542                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.016520                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches         1363                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.002986                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles       118936                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles           72                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles          373                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles        36131                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts        12250                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts         2141                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts          351                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts            4                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents        36126                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect           59                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts           62                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit        11951                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount        11922                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst         8695                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst        10544                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.026114                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.824640                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads          608                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads          141                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation            8                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores           32                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache        11757                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples         2000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean   609.091000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev   811.985130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9          595     29.75%     29.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::40-49           18      0.90%     30.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::130-139            1      0.05%     30.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::140-149            9      0.45%     31.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159            7      0.35%     31.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::160-169            8      0.40%     31.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::170-179            5      0.25%     32.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::180-189           12      0.60%     32.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::190-199           23      1.15%     33.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::200-209           10      0.50%     34.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::210-219           76      3.80%     38.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::220-229           78      3.90%     42.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::230-239            6      0.30%     42.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::240-249           41      2.05%     44.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::250-259           32      1.60%     46.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::260-269           11      0.55%     46.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::270-279           31      1.55%     48.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::280-289           22      1.10%     49.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::290-299           13      0.65%     49.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::overflows         1002     50.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value         5949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total         2000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses         2124                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses          333                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           11                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses         1500                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           32                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles           72                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles        75515                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles        36509                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles         2388                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        27591                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts        12267                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.IQFullEvents            4                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents        27554                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.renamedOperands        21912                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups        39686                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups        11750                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups         1452                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps        20992                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps          920                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts          766                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads          153845                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes          24626                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts         7075                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps        11565                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles          422255                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi             65.052380                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.015372                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded          11461                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued         60242                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           34                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined          923                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined         1881                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples       141600                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.425438                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     1.116707                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0       119189     84.17%     84.17% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1         6902      4.87%     89.05% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2         3168      2.24%     91.28% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3         3116      2.20%     93.49% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4         8546      6.04%     99.52% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5          615      0.43%     99.95% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6           54      0.04%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7            7      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8            3      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total       141600                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead         3745     58.67%     58.67% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite            2      0.03%     58.70% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead         2636     41.30%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass           26      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu         7892     13.10%     13.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            1      0.00%     13.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv           14      0.02%     13.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd          536      0.89%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            2      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     14.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd          125      0.21%     14.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     14.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     14.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     14.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     14.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     14.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult          125      0.21%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     14.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead        36871     61.20%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite          203      0.34%     76.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead        14311     23.76%     99.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite          136      0.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total        60242                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.142667                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy               6383                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.105956                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads       234872                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites        10659                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses         9419                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads        33629                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites         1752                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses         1566                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses        48469                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses        18130                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts            9                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled           6461                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles         280655                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles      1106116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads         2121                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores          376                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads          314                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores          124                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return           43      3.57%      3.57% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect           23      1.91%      5.47% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect            5      0.41%      5.89% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond         1109     91.96%     97.84% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond           26      2.16%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total         1206                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return           36     30.25%     30.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect           16     13.45%     43.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect            2      1.68%     45.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond           48     40.34%     85.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond           17     14.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total          119                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect            9     13.43%     13.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            3      4.48%     17.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           37     55.22%     73.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           18     26.87%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total           67                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            7      0.64%      0.64% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            7      0.64%      1.29% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            3      0.28%      1.56% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond         1061     97.61%     99.17% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond            9      0.83%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total         1087                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            5     10.00%     10.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            3      6.00%     16.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           36     72.00%     88.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            6     12.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total           50                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget          578     47.93%     47.93% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB          591     49.00%     96.93% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS           37      3.07%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total         1206                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch           54     80.60%     80.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return           13     19.40%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total           67                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted         1109                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken          569                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect           67                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss           16                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted           65                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            2                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups         1206                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates           62                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits          620                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.514096                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted           22                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups            5                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses            5                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return           43      3.57%      3.57% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect           23      1.91%      5.47% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect            5      0.41%      5.89% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond         1109     91.96%     97.84% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond           26      2.16%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total         1206                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return           43      7.34%      7.34% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect           14      2.39%      9.73% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect            5      0.85%     10.58% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond          514     87.71%     98.29% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           10      1.71%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total          586                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect            9     14.52%     14.52% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.52% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           35     56.45%     70.97% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           18     29.03%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total           62                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect            9     14.52%     14.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           35     56.45%     70.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           18     29.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total           62                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes           64                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops           61                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes           54                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.commit.commitSquashedInsts          923                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts           40                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples       141460                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.074622                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.537670                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0       136779     96.69%     96.69% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1         2493      1.76%     98.45% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2          737      0.52%     98.97% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3          859      0.61%     99.58% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4           71      0.05%     99.63% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5           66      0.05%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6          117      0.08%     99.76% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7            8      0.01%     99.77% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8          330      0.23%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total       141460                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass           19      0.18%      0.18% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu         7528     71.31%     71.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            1      0.01%     71.50% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv           14      0.13%     71.64% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd          502      4.76%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.02%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     76.41% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd          125      1.18%     77.60% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult          125      1.18%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead         1533     14.52%     93.30% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite          187      1.77%     95.07% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead          384      3.64%     98.71% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite          136      1.29%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total        10556                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples          330                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts         6491                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps        10556                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP         6491                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP        10556                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi    65.052380                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.015372                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs         2240                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts         9067                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts         1917                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts          323                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass           19      0.18%      0.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu         7528     71.31%     71.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            1      0.01%     71.50% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv           14      0.13%     71.64% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd          502      4.76%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.02%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.41% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd          125      1.18%     77.60% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult          125      1.18%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead         1533     14.52%     93.30% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite          187      1.77%     95.07% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead          384      3.64%     98.71% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite          136      1.29%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total        10556                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl         1087                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         1077                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         1061                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl           26                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        75440                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles        63880                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles         2140                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles           88                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles           52                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved          604                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred           27                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts        11525                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts           92                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts        60233                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches         1129                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts        51180                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts          338                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.142646                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads         5469                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites         4148                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads         1406                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites         1430                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads        59646                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites         6562                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs        51518                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads        53802                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches          628                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles        21300                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles          158                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles           72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.icacheWaitRetryStallCycles         1167                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores5.core.fetch.cacheLines         1332                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples       141600                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.082980                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     0.748424                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0       139331     98.40%     98.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1          458      0.32%     98.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2            5      0.00%     98.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3          473      0.33%     99.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4          183      0.13%     99.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5            5      0.00%     99.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6           16      0.01%     99.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7           22      0.02%     99.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8         1107      0.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total       141600                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts         7154                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.016942                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches         1206                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.002856                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles       118982                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles           52                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles         2528                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles        37476                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts        11479                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts         2121                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts          376                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts            6                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents           10                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents        37464                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect           38                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts           40                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit        10998                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount        10985                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst         7967                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst         9598                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.026015                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.830069                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads          555                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads          204                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores           53                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache        12251                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples         1917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean   619.909755                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev   842.716360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9          545     28.43%     28.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::40-49           42      2.19%     30.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::140-149            3      0.16%     30.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::150-159            2      0.10%     30.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::160-169            1      0.05%     30.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::170-179            1      0.05%     30.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::180-189            2      0.10%     31.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::190-199            1      0.05%     31.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::200-209            3      0.16%     31.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::210-219           80      4.17%     35.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::220-229           73      3.81%     39.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::230-239           13      0.68%     39.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::240-249           41      2.14%     42.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::250-259           43      2.24%     44.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::260-269           15      0.78%     45.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::270-279           39      2.03%     47.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::280-289           34      1.77%     48.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::290-299           15      0.78%     49.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::overflows          964     50.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value         5439                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total         1917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses         2075                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses          338                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses         1333                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles           52                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles        75507                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles        40050                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles         2153                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        23838                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts        11500                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.IQFullEvents           24                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents        23783                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.renamedOperands        20272                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups        36884                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups        11119                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups         1497                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps        18963                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps         1309                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts          774                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads          152583                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes          23097                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts         6491                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps        10556                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles          386163                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi             63.357342                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.015783                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded          10775                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded           15                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued         68970                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           32                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined          905                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined         1706                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples       137932                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.500029                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     1.217622                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0       113780     82.49%     82.49% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1         6140      4.45%     86.94% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2         3534      2.56%     89.50% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3         3004      2.18%     91.68% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4        10781      7.82%     99.50% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5          567      0.41%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6           96      0.07%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7           25      0.02%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8            5      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total       137932                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead         5365     58.40%     58.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite            5      0.05%     58.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead         3816     41.54%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass           35      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu         7299     10.58%     10.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            1      0.00%     10.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv           14      0.02%     10.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd          530      0.77%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     11.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            2      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     11.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd          125      0.18%     11.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     11.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     11.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     11.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     11.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     11.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult          125      0.18%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     11.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead        41350     59.95%     71.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite          200      0.29%     72.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead        19153     27.77%     99.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite          136      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total        68970                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.178603                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy               9186                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.133188                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads       240614                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites         9986                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses         8776                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads        44476                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites         1718                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses         1559                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses        53977                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses        24144                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts           15                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled           6711                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles         248231                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles      1142193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads         2057                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores          368                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads          294                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores          120                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return           46      4.19%      4.19% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect           23      2.10%      6.29% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect            5      0.46%      6.75% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond          996     90.79%     97.54% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond           27      2.46%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total         1097                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return           39     32.50%     32.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect           16     13.33%     45.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect            2      1.67%     47.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond           46     38.33%     85.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           17     14.17%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total          120                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           10     14.49%     14.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            3      4.35%     18.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond           37     53.62%     72.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           19     27.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total           69                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            7      0.72%      0.72% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            7      0.72%      1.43% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            3      0.31%      1.74% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond          950     97.24%     98.98% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond           10      1.02%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total          977                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            5      9.62%      9.62% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            3      5.77%     15.38% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           37     71.15%     86.54% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            7     13.46%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total           52                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget          529     48.22%     48.22% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB          528     48.13%     96.35% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS           40      3.65%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total         1097                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch           55     79.71%     79.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return           14     20.29%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total           69                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted          996                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken          506                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect           69                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted           66                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups         1097                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates           63                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits          556                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.506837                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups            5                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses            5                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return           46      4.19%      4.19% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect           23      2.10%      6.29% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect            5      0.46%      6.75% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond          996     90.79%     97.54% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond           27      2.46%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total         1097                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return           46      8.50%      8.50% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect           16      2.96%     11.46% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect            5      0.92%     12.38% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond          463     85.58%     97.97% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           11      2.03%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total          541                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           10     15.87%     15.87% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.87% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           34     53.97%     69.84% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           19     30.16%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total           63                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           10     15.87%     15.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           34     53.97%     69.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           19     30.16%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total           63                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes           67                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops           64                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes           57                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.commit.commitSquashedInsts          905                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts           48                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples       137794                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.071738                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.528834                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0       133488     96.88%     96.88% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1         2247      1.63%     98.51% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2          640      0.46%     98.97% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3          839      0.61%     99.58% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4           96      0.07%     99.65% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5           66      0.05%     99.70% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6          102      0.07%     99.77% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7           13      0.01%     99.78% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8          303      0.22%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total       137794                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass           20      0.20%      0.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu         6917     69.97%     70.18% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            1      0.01%     70.19% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv           14      0.14%     70.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd          502      5.08%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.02%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     75.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd          125      1.26%     76.69% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.69% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.69% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.69% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.69% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.69% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult          125      1.26%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     77.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead         1476     14.93%     92.89% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite          183      1.85%     94.74% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead          384      3.88%     98.62% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite          136      1.38%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total         9885                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples          303                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts         6095                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps         9885                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP         6095                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP         9885                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi    63.357342                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.015783                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs         2179                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts         8452                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts         1860                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass           20      0.20%      0.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu         6917     69.97%     70.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            1      0.01%     70.19% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv           14      0.14%     70.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd          502      5.08%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.02%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.43% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd          125      1.26%     76.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult          125      1.26%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     77.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead         1476     14.93%     92.89% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite          183      1.85%     94.74% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead          384      3.88%     98.62% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite          136      1.38%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total         9885                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl          977                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl          967                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl          950                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        85569                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles        50240                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles         2002                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles           62                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles           59                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved          546                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred           29                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts        10807                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          103                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts        68955                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches         1018                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts        60496                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts          335                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.178564                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads         4931                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites         3830                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads         1404                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites         1423                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads        68446                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites         6197                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs        60831                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads        62893                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches          568                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles        11100                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles          176                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles           49                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.icacheWaitRetryStallCycles         1018                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores6.core.fetch.cacheLines         1211                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           64                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples       137932                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.079445                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     0.735728                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0       135857     98.50%     98.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1          401      0.29%     98.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2            4      0.00%     98.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3          420      0.30%     99.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4          161      0.12%     99.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5            7      0.01%     99.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6           13      0.01%     99.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7           20      0.01%     99.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8         1049      0.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total       137932                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts         6671                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.017275                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches         1097                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.002841                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles       125644                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles           59                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles         1331                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles        27973                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts        10790                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts         2057                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts          368                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts            5                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents        27968                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect           45                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts           48                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit        10354                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount        10335                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst         7534                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst         9130                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.026763                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.825192                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads          566                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads          197                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores           49                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache        13110                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples         1860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean   615.487097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev   832.137229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9          551     29.62%     29.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::40-49           28      1.51%     31.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59            1      0.05%     31.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89            1      0.05%     31.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::120-129            1      0.05%     31.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::130-139            1      0.05%     31.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::140-149            2      0.11%     31.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::150-159            1      0.05%     31.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::160-169            2      0.11%     31.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::180-189            5      0.27%     31.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::190-199           11      0.59%     32.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::200-209            2      0.11%     32.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::210-219           65      3.49%     36.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::220-229           65      3.49%     39.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::230-239           18      0.97%     40.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::240-249           34      1.83%     42.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::250-259           54      2.90%     45.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::260-269           12      0.65%     45.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::270-279           23      1.24%     47.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::280-289           43      2.31%     49.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::290-299           20      1.08%     50.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::overflows          920     49.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value         5462                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total         1860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses         2024                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses          335                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           11                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses         1221                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           20                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles           59                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles        85644                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles        29316                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles         1980                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        20933                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts        10806                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.IQFullEvents            7                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents        20889                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.renamedOperands        18890                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups        34456                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups        10484                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups         1482                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps        17632                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps         1258                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts          837                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads          148268                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes          21717                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts         6095                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps         9885                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles          346936                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi             61.721402                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.016202                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded           9850                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued         57360                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued            7                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined          795                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined          679                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.numIssuedDist::samples       132354                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.433383                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     1.120727                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0       111087     83.93%     83.93% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1         6101      4.61%     88.54% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2         3328      2.51%     91.06% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3         3390      2.56%     93.62% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4         7907      5.97%     99.59% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5          457      0.35%     99.94% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6           71      0.05%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7           10      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8            3      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total       132354                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead         3050     56.10%     56.10% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite            0      0.00%     56.10% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead         2387     43.90%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass           27      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu         6688     11.66%     11.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            1      0.00%     11.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv           14      0.02%     11.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd          506      0.88%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            2      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     12.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd          125      0.22%     12.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     12.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     12.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     12.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     12.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     12.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult          125      0.22%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     13.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead        33157     57.81%     70.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite          201      0.35%     71.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead        16378     28.55%     99.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite          136      0.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total        57360                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.165333                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy               5437                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.094787                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads       215082                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites         9102                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses         8147                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads        37436                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites         1562                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses         1530                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses        42859                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses        19911                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts           14                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled           6010                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles         214582                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles      1181375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads         1930                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores          346                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads          282                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores          129                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return           32      3.35%      3.35% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect           23      2.41%      5.77% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect            5      0.52%      6.29% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond          863     90.46%     96.75% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond           31      3.25%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total          954                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return           25     21.74%     21.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect           16     13.91%     35.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            2      1.74%     37.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond           50     43.48%     80.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond           22     19.13%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total          115                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect            9     11.11%     11.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            3      3.70%     14.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           46     56.79%     71.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           23     28.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total           81                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            7      0.83%      0.83% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            7      0.83%      1.67% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            3      0.36%      2.03% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond          813     96.90%     98.93% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            9      1.07%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total          839                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            5     10.42%     10.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            3      6.25%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           35     72.92%     89.58% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            5     10.42%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total           48                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget          466     48.85%     48.85% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB          462     48.43%     97.27% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS           26      2.73%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total          954                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch           63     77.78%     77.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return           18     22.22%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total           81                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted          863                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken          436                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect           81                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss           17                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted           78                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups          954                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates           75                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits          505                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.529350                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups            5                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses            5                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return           32      3.35%      3.35% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect           23      2.41%      5.77% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect            5      0.52%      6.29% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond          863     90.46%     96.75% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond           31      3.25%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total          954                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return           32      7.13%      7.13% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect           14      3.12%     10.24% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect            5      1.11%     11.36% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond          387     86.19%     97.55% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           11      2.45%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total          449                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect            9     12.00%     12.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     12.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           43     57.33%     69.33% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           23     30.67%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total           75                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect            9     12.00%     12.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           43     57.33%     69.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           23     30.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total           75                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes           53                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops           50                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes           43                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.commit.commitSquashedInsts          799                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts           49                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples       132189                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.068591                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.543345                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0       128592     97.28%     97.28% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1         1778      1.35%     98.62% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2          456      0.34%     98.97% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3          759      0.57%     99.54% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4           78      0.06%     99.60% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5           64      0.05%     99.65% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6          109      0.08%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7           10      0.01%     99.74% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8          343      0.26%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total       132189                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass           19      0.21%      0.21% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu         6167     68.02%     68.23% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            1      0.01%     68.24% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv           14      0.15%     68.39% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd          502      5.54%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.02%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     73.95% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd          125      1.38%     75.33% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.33% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.33% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.33% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.33% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult          125      1.38%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead         1407     15.52%     92.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite          185      2.04%     94.26% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead          384      4.24%     98.50% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite          136      1.50%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total         9067                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples          343                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts         5621                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps         9067                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP         5621                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP         9067                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi    61.721402                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.016202                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs         2112                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts         7702                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts         1791                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts          321                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass           19      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu         6167     68.02%     68.23% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            1      0.01%     68.24% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv           14      0.15%     68.39% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd          502      5.54%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     73.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.02%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.95% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd          125      1.38%     75.33% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.33% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.33% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.33% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.33% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult          125      1.38%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead         1407     15.52%     92.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite          185      2.04%     94.26% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead          384      4.24%     98.50% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite          136      1.50%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total         9067                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl          839                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl          829                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl          813                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl           26                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        69509                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles        60950                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles         1765                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles           71                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles           59                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved          478                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred           32                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts         9897                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts           95                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts        57346                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches          907                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts        49531                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts          336                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.165293                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads         4384                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites         3486                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads         1394                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites         1394                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads        57083                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites         5856                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs        49867                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads        51690                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches          488                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles        19885                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles          182                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles           47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.icacheWaitRetryStallCycles         1075                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores7.core.fetch.cacheLines         1071                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes           71                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples       132354                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.076023                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     0.721464                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0       130486     98.59%     98.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1          332      0.25%     98.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2           10      0.01%     98.85% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3          345      0.26%     99.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4          177      0.13%     99.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5            8      0.01%     99.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6            9      0.01%     99.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7           23      0.02%     99.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8          964      0.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total       132354                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts         6118                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.017634                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches          954                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.002750                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles       111256                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles           59                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles          106                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles        34688                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts         9862                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts         1930                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts          346                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts            4                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents        34689                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents            7                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect           47                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts           50                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit         9685                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount         9677                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst         7147                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst         8817                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.027893                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.810593                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads          624                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads          139                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation            7                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores           25                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache        12528                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples         1791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean   657.506421                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev   892.976109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9          613     34.23%     34.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::40-49           26      1.45%     35.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::50-59            1      0.06%     35.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::100-109            1      0.06%     35.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::140-149           11      0.61%     36.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159            9      0.50%     36.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::160-169           22      1.23%     38.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::170-179            1      0.06%     38.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::180-189           13      0.73%     38.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::190-199           17      0.95%     39.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::200-209            1      0.06%     39.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::210-219           32      1.79%     41.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::220-229           26      1.45%     43.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::230-239            9      0.50%     43.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::240-249           33      1.84%     45.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::250-259           28      1.56%     47.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::260-269            9      0.50%     47.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::270-279           19      1.06%     48.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::280-289           19      1.06%     49.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::290-299            5      0.28%     49.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::overflows          896     50.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value         4941                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total         1791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses         1924                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses          336                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses         1072                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON    508953870                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles           59                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles        69570                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles        34794                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles         1763                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        26168                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts         9882                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.LQFullEvents        26137                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.renamedOperands        17126                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups        31299                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups         9729                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups         1411                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps        15998                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps         1128                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts          734                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads          141686                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes          19896                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts         5621                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps         9067                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.cc_buffer.cc_buffer_cycles       382097                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::mean     1.839734                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     5.208592                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::0       294363     77.04%     77.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::1         9206      2.41%     79.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::2        10117      2.65%     82.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::3        12136      3.18%     85.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::4         6791      1.78%     87.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::5         7924      2.07%     89.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::6         5724      1.50%     90.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::7         4376      1.15%     91.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::8         3184      0.83%     92.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::9         2832      0.74%     93.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::10         3523      0.92%     94.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::11         2948      0.77%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::12         1875      0.49%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::13         1918      0.50%     96.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::14         1517      0.40%     96.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::15         1460      0.38%     96.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::16         1110      0.29%     97.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::17         3628      0.95%     98.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::18          773      0.20%     98.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::19          394      0.10%     98.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::20          571      0.15%     98.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::21          330      0.09%     98.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::22          412      0.11%     98.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::23          306      0.08%     98.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::24          417      0.11%     98.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::25          219      0.06%     98.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::26          430      0.11%     99.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::27          247      0.06%     99.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::28          281      0.07%     99.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::29          158      0.04%     99.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::30          342      0.09%     99.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::31          153      0.04%     99.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::32          224      0.06%     99.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::33          137      0.04%     99.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::34          201      0.05%     99.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::35          155      0.04%     99.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::36          321      0.08%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::37          208      0.05%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::38           97      0.03%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::39           52      0.01%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::40           75      0.02%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::41           53      0.01%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::42           73      0.02%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::43           39      0.01%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::44           87      0.02%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::45           35      0.01%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::46           64      0.02%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::47           37      0.01%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::48          145      0.04%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::49           22      0.01%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::50           37      0.01%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::51           21      0.01%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::52           29      0.01%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::53           17      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::54           24      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::55           16      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::56           19      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::57           15      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::58           20      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::59            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::60          197      0.05%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::61            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::63            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.358461                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     2.033827                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::0       326565     85.47%     85.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::1        10175      2.66%     88.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::2        43196     11.30%     99.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::3          235      0.06%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::4          424      0.11%     99.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::5          178      0.05%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::6          190      0.05%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::7          115      0.03%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::8           14      0.00%     99.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::9           59      0.02%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::10            7      0.00%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::11            8      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::12            4      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::13            5      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::14            5      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::15            5      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::16            6      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::17            5      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::18            6      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::19            4      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::20           17      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::21            2      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::22            5      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::23           11      0.00%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::24           29      0.01%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::25           23      0.01%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::26           28      0.01%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::27           41      0.01%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::28           91      0.02%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::29            8      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::30           50      0.01%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::31           27      0.01%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::32           27      0.01%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::33           39      0.01%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::34           68      0.02%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::35           29      0.01%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::36           33      0.01%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::37           24      0.01%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::38           25      0.01%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::39           24      0.01%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::40           10      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::41            3      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::43           22      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::44            7      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::45            4      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::46            4      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::47           14      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::48           46      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::49           14      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::50            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::51            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::52           25      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::53            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::54            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::55            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::56            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::57           18      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::58           22      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::59           13      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::61            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::62           21      0.01%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::63           24      0.01%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::64           20      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.ooo_stall_signals          722                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_insts_processed        97892                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.cc_buffer_cycles       382097                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.239018                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     1.802543                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::0       367726     96.24%     96.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::1         1845      0.48%     96.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::2         1582      0.41%     97.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::3         2482      0.65%     97.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::4          722      0.19%     97.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::5         2612      0.68%     98.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::6          397      0.10%     98.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::7         2479      0.65%     99.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::8          194      0.05%     99.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::9           63      0.02%     99.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::10          160      0.04%     99.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::11           46      0.01%     99.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::12          285      0.07%     99.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::13           53      0.01%     99.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::14          117      0.03%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::15           50      0.01%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::16          147      0.04%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::17           36      0.01%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::18          105      0.03%     99.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::19           25      0.01%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::20          125      0.03%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::21           18      0.00%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::22           89      0.02%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::23           47      0.01%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::24          142      0.04%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::25           20      0.01%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::26           61      0.02%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::27           37      0.01%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::28           59      0.02%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::29            4      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::30           59      0.02%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::31           13      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::32           67      0.02%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::33            4      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::34           51      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::35            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::36          130      0.03%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::37            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::38            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::39            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::40            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::41            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::42            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::43            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::45            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::46            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::47            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::49            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::51            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::55            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::57            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::59            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::60            7      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::63            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::64            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.083560                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     1.458203                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::0       373163     97.66%     97.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::1         2224      0.58%     98.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::2         5850      1.53%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::3           24      0.01%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::4          159      0.04%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::5           91      0.02%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::6           79      0.02%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::7          127      0.03%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::8            7      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::9           64      0.02%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::10            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::11            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::13            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::15            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::17            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::19            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::21            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::23            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::24            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::25            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::27            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::28            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::29            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::30            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::31            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::33            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::35           20      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::37           20      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::38           22      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::39           24      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::40           22      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::41           20      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::43            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::44            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::45            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::46            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::48           22      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::49            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::50            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::54            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::62           22      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::63           27      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::64           67      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.ooo_stall_signals           37                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_insts_processed        14228                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.cc_buffer_cycles       382097                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.211878                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     1.590174                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::0       368645     96.48%     96.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::1         1711      0.45%     96.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::2         1349      0.35%     97.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::3         2222      0.58%     97.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::4          908      0.24%     98.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::5         2537      0.66%     98.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::6          371      0.10%     98.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::7         2250      0.59%     99.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::8          228      0.06%     99.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::9          118      0.03%     99.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::10          165      0.04%     99.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::11           68      0.02%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::12          305      0.08%     99.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::13           49      0.01%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::14          114      0.03%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::15           45      0.01%     99.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::16          176      0.05%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::17           42      0.01%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::18          103      0.03%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::19           24      0.01%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::20          147      0.04%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::21            9      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::22           69      0.02%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::23           24      0.01%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::24          137      0.04%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::25           11      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::26           35      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::27           10      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::28           32      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::29            9      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::30           29      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::31            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::32           36      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::33            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::34           16      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::35            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::36           37      0.01%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::37            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::38            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::39            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::40            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::41            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::42            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::43            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::45            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::46            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::48            7      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::56            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::60            8      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.065054                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     1.075803                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::0       373633     97.78%     97.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::1         2192      0.57%     98.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::2         5662      1.48%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::3           22      0.01%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::4          117      0.03%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::5           66      0.02%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::6           53      0.01%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::7           68      0.02%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::8            8      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::9           37      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::10            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::11            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::12            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::14            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::16            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::18            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::20            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::22            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::24            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::25            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::26            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::28            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::29           21      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::30           22      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::31           21      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::32           22      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::33           21      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::34           22      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::35           19      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::36            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::38            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::39            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::40            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::44            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::50            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::54            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::58           21      0.01%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::62            5      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::64           28      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.ooo_stall_signals           39                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_insts_processed        13309                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.cc_buffer_cycles       382097                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.205204                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     1.627083                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::0       369560     96.72%     96.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::1         1571      0.41%     97.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::2         1454      0.38%     97.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::3         2137      0.56%     98.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::4          799      0.21%     98.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::5         2042      0.53%     98.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::6          374      0.10%     98.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::7         1989      0.52%     99.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::8          247      0.06%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::9           89      0.02%     99.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::10          164      0.04%     99.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::11           57      0.01%     99.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::12          321      0.08%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::13           30      0.01%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::14          118      0.03%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::15           51      0.01%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::16          162      0.04%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::17           31      0.01%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::18          110      0.03%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::19           17      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::20          154      0.04%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::21            7      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::22           84      0.02%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::23           25      0.01%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::24          160      0.04%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::25           12      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::26           41      0.01%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::27            8      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::28           43      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::29            5      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::30           40      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::31            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::32           44      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::33            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::34           32      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::35            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::36           71      0.02%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::38            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::40            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::42            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::46            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::48            3      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::52            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::56            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::60            8      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.063657                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     1.089071                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::0       374153     97.92%     97.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::1         2049      0.54%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::2         5271      1.38%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::3           15      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::4          100      0.03%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::5           68      0.02%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::6           55      0.01%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::7           90      0.02%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::8            5      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::9           49      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::10            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::11            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::12            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::14            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::16            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::18            3      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::19            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::20            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::22            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::23            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::24            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::25            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::26            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::28            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::29            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::30           19      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::31           22      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::32           28      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::33           23      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::34           23      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::35           19      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::36           16      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::38            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::39            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::40            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::44            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::50            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::54            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::58           21      0.01%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::62            5      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::64           28      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.ooo_stall_signals           38                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_insts_processed        12452                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.cc_buffer_cycles       382097                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.203569                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     1.731509                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::0       370849     97.06%     97.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::1         1392      0.36%     97.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::2         1186      0.31%     97.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::3         1789      0.47%     98.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::4          641      0.17%     98.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::5         1889      0.49%     98.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::6          345      0.09%     98.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::7         1784      0.47%     99.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::8          201      0.05%     99.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::9           66      0.02%     99.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::10          159      0.04%     99.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::11           49      0.01%     99.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::12          281      0.07%     99.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::13           31      0.01%     99.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::14          112      0.03%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::15           47      0.01%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::16          147      0.04%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::17           34      0.01%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::18          115      0.03%     99.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::19           26      0.01%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::20          147      0.04%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::21           20      0.01%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::22           83      0.02%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::23           38      0.01%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::24          157      0.04%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::25           26      0.01%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::26           65      0.02%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::27           28      0.01%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::28           56      0.01%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::29           10      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::30           56      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::31           19      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::32           62      0.02%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::33           10      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::34           42      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::35            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::36           90      0.02%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::37            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::38            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::39            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::40            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::41            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::42            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::43            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::44            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::45            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::46            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::47            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::49            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::51            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::55            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::57            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::59            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::60           11      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.072592                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     1.364880                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::0       374783     98.09%     98.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::1         1724      0.45%     98.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::2         4744      1.24%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::3           25      0.01%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::4          160      0.04%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::5           82      0.02%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::6           82      0.02%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::7          122      0.03%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::8            9      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::9           63      0.02%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::10            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::11            3      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::12            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::13            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::15            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::16            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::17            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::18            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::19            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::21            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::22            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::23            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::25            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::27            1      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::29           22      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::30           21      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::31           22      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::32           21      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::33           22      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::34           21      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::35           20      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::41            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::43            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::44            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::45            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::46            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::49            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::50            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::54            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::62           22      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::63           27      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::64           67      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.ooo_stall_signals           55                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_insts_processed        11545                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.cc_buffer_cycles       382097                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.186971                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     1.669052                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::0       371741     97.29%     97.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::1         1268      0.33%     97.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::2         1290      0.34%     97.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::3         1780      0.47%     98.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::4          595      0.16%     98.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::5         1411      0.37%     98.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::6          304      0.08%     99.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::7         1558      0.41%     99.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::8          188      0.05%     99.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::9           70      0.02%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::10          163      0.04%     99.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::11           50      0.01%     99.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::12          280      0.07%     99.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::13           36      0.01%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::14          118      0.03%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::15           48      0.01%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::16          138      0.04%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::17           28      0.01%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::18          117      0.03%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::19           16      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::20          150      0.04%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::21           12      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::22           94      0.02%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::23           32      0.01%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::24          161      0.04%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::25           17      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::26           68      0.02%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::27           23      0.01%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::28           51      0.01%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::29            3      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::30           49      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::31            6      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::32           62      0.02%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::33            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::34           38      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::35            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::36           87      0.02%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::37            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::38            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::39            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::40            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::41            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::42            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::44            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::45            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::47            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::49            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::51            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::55            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::57            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::59            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::60           11      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.070210                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     1.363570                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::0       375278     98.22%     98.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::1         1661      0.43%     98.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::2         4324      1.13%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::3           16      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::4          141      0.04%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::5           99      0.03%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::6           70      0.02%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::7          133      0.03%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::8            2      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::9           71      0.02%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::11            3      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::12            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::13            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::15            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::16            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::17            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::18            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::19            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::21            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::22            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::23            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::25            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::27            1      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::29           22      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::30           21      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::31           22      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::32           21      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::33           22      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::34           21      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::35           20      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::41            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::43            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::44            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::45            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::46            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::49            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::50            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::54            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::62           22      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::63           27      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::64           67      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.ooo_stall_signals           56                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_insts_processed        10532                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.cc_buffer_cycles       382097                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.172090                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     1.567488                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::0       372558     97.50%     97.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::1         1130      0.30%     97.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::2         1081      0.28%     98.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::3         1515      0.40%     98.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::4          666      0.17%     98.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::5         1400      0.37%     99.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::6          295      0.08%     99.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::7         1343      0.35%     99.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::8          221      0.06%     99.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::9           92      0.02%     99.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::10          157      0.04%     99.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::11           62      0.02%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::12          285      0.07%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::13           50      0.01%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::14          112      0.03%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::15           42      0.01%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::16          159      0.04%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::17           42      0.01%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::18          108      0.03%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::19           20      0.01%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::20          117      0.03%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::21           17      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::22           81      0.02%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::23           34      0.01%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::24          158      0.04%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::25           21      0.01%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::26           49      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::27           31      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::28           37      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::29            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::30           36      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::31            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::32           43      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::33            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::34           26      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::35            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::36           54      0.01%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::37            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::38            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::39            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::40            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::41            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::42            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::43            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::45            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::47            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::49            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::51            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::55            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::57            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::59            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::60           11      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.069163                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     1.389920                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::0       375646     98.31%     98.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::1         1550      0.41%     98.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::2         4107      1.07%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::3           27      0.01%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::4          150      0.04%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::5           87      0.02%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::6           67      0.02%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::7          101      0.03%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::8            6      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::9           51      0.01%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::11            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::12            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::13            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::15            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::16            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::17            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::18            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::19            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::21            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::23            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::25            2      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::27            1      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::29            2      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::31            1      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::32           18      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::33           22      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::34           25      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::35           23      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::36           22      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::37           23      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::38           17      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::41            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::43            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::44            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::45            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::46            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::49            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::50            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::54            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::62           22      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::63           27      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::64           67      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.ooo_stall_signals           53                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_insts_processed         9860                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.cc_buffer_cycles       382097                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.171124                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     1.668497                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::0       374005     97.88%     97.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::1          861      0.23%     98.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::2          623      0.16%     98.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::3          981      0.26%     98.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::4          652      0.17%     98.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::5         1409      0.37%     99.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::6          283      0.07%     99.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::7         1112      0.29%     99.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::8          161      0.04%     99.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::9           50      0.01%     99.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::10          153      0.04%     99.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::11           52      0.01%     99.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::12          285      0.07%     99.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::13           40      0.01%     99.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::14          123      0.03%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::15           49      0.01%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::16          160      0.04%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::17           22      0.01%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::18          118      0.03%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::19           21      0.01%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::20          134      0.04%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::21           17      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::22           94      0.02%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::23           28      0.01%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::24          191      0.05%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::25           23      0.01%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::26           68      0.02%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::27           26      0.01%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::28           57      0.01%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::29            6      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::30           56      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::31           10      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::32           65      0.02%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::33            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::34           38      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::35            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::36           74      0.02%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::37            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::38            6      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::39            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::40            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::41            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::42            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::45            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::46            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::48            3      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::52            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::56            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::60            9      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::samples       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.056284                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     1.078784                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::0       376287     98.48%     98.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::1         1278      0.33%     98.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::2         3738      0.98%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::3           24      0.01%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::4          152      0.04%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::5           86      0.02%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::6           88      0.02%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::7          127      0.03%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::8           10      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::9           65      0.02%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::10            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::11            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::12            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::14            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::16            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::18            3      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::19            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::20            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::22            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::23            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::24            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::25            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::26            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::28            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::29            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::30            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::32            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::33           21      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::34           43      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::35           42      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::36           40      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::37            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::38            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::39            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::40            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::44            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::50            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::54            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::56           19      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::58           33      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::62            3      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           62                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::total       382097                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.ooo_stall_signals           40                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_insts_processed         9048                       # Number of cycles stalled due to buffer (Unspecified)

---------- End Simulation Statistics   ----------
