// Seed: 1619729786
module module_0 ();
  assign id_1[1] = id_1;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(negedge id_7) begin : id_12
    $display(id_2, 1, id_2, 1);
  end
  wire id_13;
  assign id_7 = id_9;
  wire id_14, id_15;
  assign id_13 = id_9;
  module_0();
  wire id_16;
  id_17(
      .id_0(1 - id_11),
      .id_1(id_16),
      .id_2(id_10 - 1),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_5),
      .id_8(1'd0),
      .id_9(id_2),
      .id_10(id_14),
      .id_11(id_1 == id_10),
      .id_12(1),
      .id_13(id_8)
  );
endmodule
