#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr 10 01:03:28 2024
# Process ID: 1864
# Current directory: C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16292 C:\VProject\Attempt_2_09-04-2024\SAXI_MB_PR_01\SAXI_MB_PR_01.xpr
# Log file: C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/vivado.log
# Journal file: C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01\vivado.jou
# Running On: Jasmeet, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16990 MB
#-----------------------------------------------------------
start_gui
open_project C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.xpr
update_compile_order -fileset sources_1
close_project
create_project LedCount C:/VProject/Attempt_3_10-04-2024/LedCount -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
create_peripheral xilinx.com user Led_AXI 1.0 -dir C:/VProject/Attempt_3_10-04-2024/LedCount/../ip_repo
add_peripheral_interface S_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Led_AXI:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Led_AXI:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Led_AXI:1.0]
set_property  ip_repo_paths  C:/VProject/Attempt_3_10-04-2024/LedCount/../ip_repo/Led_AXI_1_0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Led_AXI_v1_0 -directory C:/VProject/Attempt_3_10-04-2024/LedCount/../ip_repo c:/VProject/Attempt_3_10-04-2024/ip_repo/Led_AXI_1_0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/VProject/Attempt_3_10-04-2024/ip_repo/Led_AXI_1_0/src C:/VProject/Attempt_3_10-04-2024/ip_repo/Led_AXI_1_0/hdl/LedCount.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project LedCount
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
set_property -dict [list \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
set_property CONFIG.NUM_PORTS {1} [get_bd_cells microblaze_0_xlconcat]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {led_16bits} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {led_16bits ( 16 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
current_project edit_Led_AXI_v1_0
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXI_CLK -of_objects [ipx::current_core]]
set_property value 100000000 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces S_AXI_CLK -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
startgroup
current_project LedCount
create_bd_cell -type ip -vlnv xilinx.com:user:Led_AXI:1.0 Led_AXI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/Led_AXI_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Led_AXI_0/S_AXI]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target Simulation [get_files C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.ip_user_files/sim_scripts -ip_user_files_dir C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.ip_user_files -ipstatic_source_dir C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.cache/compile_simlib/modelsim} {questa=C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.cache/compile_simlib/questa} {riviera=C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.cache/compile_simlib/riviera} {activehdl=C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_project edit_Led_AXI_v1_0
add_files -norecurse -copy_to c:/VProject/Attempt_3_10-04-2024/ip_repo/Led_AXI_1_0/src C:/VProject/Attempt_3_10-04-2024/ip_repo/Led_AXI_1_0/hdl/LedCount.vhd
add_files -norecurse -force  -copy_to c:/VProject/Attempt_3_10-04-2024/ip_repo/Led_AXI_1_0/src C:/VProject/Attempt_3_10-04-2024/ip_repo/Led_AXI_1_0/hdl/LedCount.vhd
current_project LedCount
open_run synth_1 -name synth_1
open_bd_design {C:/VProject/Attempt_3_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd}
create_project CountUp C:/VProject/Attempt_3_10-04-2024/LedCount/netlist/CountUp/CountUp -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse C:/VProject/Attempt_3_10-04-2024/LedCount/netlist/CountUp/LedCount.vhd
import_files -force -norecurse
update_compile_order -fileset sources_1
synth_design -mode out_of_context -top LedCount
write_checkpoint ../../Attempt_3_10-04-2024/LedCount/netlist/CountUp/LedCount
create_project LedCount C:/VProject/Attempt_3_10-04-2024/LedCount/netlist/CountDown/LedCount -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse C:/VProject/Attempt_3_10-04-2024/LedCount/netlist/CountDown/LedCount.vhd
import_files -force -norecurse
update_compile_order -fileset sources_1
synth_design -mode out_of_context -top LedCount
