$date
  Sun Jan  8 10:37:05 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module freq_div_tb $end
$var reg 1 ! test_in0 $end
$var reg 1 " test_out $end
$scope module uut $end
$var reg 1 # clk $end
$var reg 1 $ clk_o $end
$var integer 32 % counter $end
$var reg 1 & clk_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
b0 %
0&
#50000000
1!
1#
b1 %
#100000000
0!
0#
#150000000
1!
1#
b10 %
#200000000
0!
0#
#250000000
1!
1"
1#
1$
b0 %
1&
#300000000
0!
0#
#350000000
1!
1#
b1 %
#400000000
0!
0#
#450000000
1!
1#
b10 %
#500000000
0!
0#
#550000000
1!
0"
1#
0$
b0 %
0&
#600000000
0!
0#
#650000000
1!
1#
b1 %
#700000000
0!
0#
#750000000
1!
1#
b10 %
#800000000
0!
0#
#850000000
1!
1"
1#
1$
b0 %
1&
#900000000
0!
0#
#950000000
1!
1#
b1 %
#1000000000
0!
0#
#1050000000
1!
1#
b10 %
#1100000000
0!
0#
#1150000000
1!
0"
1#
0$
b0 %
0&
#1200000000
0!
0#
#1250000000
1!
1#
b1 %
#1300000000
0!
0#
#1350000000
1!
1#
b10 %
#1400000000
0!
0#
#1450000000
1!
1"
1#
1$
b0 %
1&
#1500000000
