<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>DRAMSimII: DRAMSimII::dramSystem Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.4 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul>
</div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul>
</div>
<div class="nav">
<b>DRAMSimII</b>::<a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html">dramSystem</a></div>
<h1>DRAMSimII::dramSystem Class Reference</h1><!-- doxytag: class="DRAMSimII::dramSystem" -->represents a DRAM system, the memory controller(s) and associated channels  
<a href="#_details">More...</a>
<p>
<code>#include &lt;dramSystem.h&gt;</code>
<p>
<div class="dynheader">
Inheritance diagram for DRAMSimII::dramSystem:</div>
<div class="dynsection">
<p><center><img src="class_d_r_a_m_sim_i_i_1_1dram_system__inherit__graph.png" border="0" usemap="#_d_r_a_m_sim_i_i_1_1dram_system__inherit__map" alt="Inheritance graph"></center>
<map name="_d_r_a_m_sim_i_i_1_1dram_system__inherit__map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1fbd_system.html" title="a specialty type of dramSystem" alt="" coords="12,80,169,107"></map>
<center><font size="2">[<a target="top" href="graph_legend.html">legend</a>]</font></center></div>
<div class="dynheader">
Collaboration diagram for DRAMSimII::dramSystem:</div>
<div class="dynsection">
<p><center><img src="class_d_r_a_m_sim_i_i_1_1dram_system__coll__graph.png" border="0" usemap="#_d_r_a_m_sim_i_i_1_1dram_system__coll__map" alt="Collaboration graph"></center>
<map name="_d_r_a_m_sim_i_i_1_1dram_system__coll__map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html" title="stores the system configuration options for a dramSystem" alt="" coords="5,5,251,32"><area shape="rect" href="class_d_r_a_m_sim_i_i_1_1input_stream.html" title="creates transactions in standalone mode, whether random or from a trace file" alt="" coords="45,56,211,82"><area shape="rect" href="class_d_r_a_m_sim_i_i_1_1dram_statistics.html" title="stores statistics about this memory system, primarily relating to counts of transactions/commands..." alt="" coords="39,106,217,133"><area shape="rect" href="class_d_r_a_m_sim_i_i_1_1simulation_parameters.html" title="the parameters for the simulation, including where the requests come from and how..." alt="" coords="17,157,239,184"></map>
<center><font size="2">[<a target="top" href="graph_legend.html">legend</a>]</font></center></div>

<p>
<a href="class_d_r_a_m_sim_i_i_1_1dram_system-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">const void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#5f00e8ecf7e3e07fad8a7cb78e7dea21">moveAllChannelsToTime</a> (const tick_t endTime, tick_t *transFinishTime)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">moves all channels to the specified time  <a href="#5f00e8ecf7e3e07fad8a7cb78e7dea21"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#d2692408a7a47d2d1abe0ca84c40d83a">enqueue</a> (<a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html">transaction</a> *trans)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">enqueue the <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a>  <a href="#d2692408a7a47d2d1abe0ca84c40d83a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ad3d88160a3f7098be02b1de6ba81029"></a><!-- doxytag: member="DRAMSimII::dramSystem::enqueueTimeShift" ref="ad3d88160a3f7098be02b1de6ba81029" args="(transaction *trans)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#ad3d88160a3f7098be02b1de6ba81029">enqueueTimeShift</a> (<a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html">transaction</a> *trans)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Move time forward to ensure that the <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> was successfully enqueued. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual tick_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#fefdf76984f62afe0e7d2e6b2baadc12">nextTick</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">returns the time at which the next <a class="el" href="class_d_r_a_m_sim_i_i_1_1event.html" title="pending event queue">event</a> happens  <a href="#fefdf76984f62afe0e7d2e6b2baadc12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#358d27c228105d0cd67f0282d5569278">doPowerCalculation</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">calculate and print the power consumption for each channel  <a href="#358d27c228105d0cd67f0282d5569278"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#3564ed52eeb1d84ba2d03424226559cd">printStatistics</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">prints out the statistics accumulated so far and about the current epoch  <a href="#3564ed52eeb1d84ba2d03424226559cd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#4a60c8850fca7d722c6c157f6b47fd31">runSimulations3</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">automatically runs the simulations according to the set parameters  <a href="#4a60c8850fca7d722c6c157f6b47fd31"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="affcc40c5796fda3a199ea77fbdd47c5"></a><!-- doxytag: member="DRAMSimII::dramSystem::isFull" ref="affcc40c5796fda3a199ea77fbdd47c5" args="(const unsigned channelNumber) const " -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#affcc40c5796fda3a199ea77fbdd47c5">isFull</a> (const unsigned channelNumber) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">returns true if this channel has no more room <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b5a454645cfb6b4fbd5f4b605445e9de"></a><!-- doxytag: member="DRAMSimII::dramSystem::Frequency" ref="b5a454645cfb6b4fbd5f4b605445e9de" args="() const " -->
double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#b5a454645cfb6b4fbd5f4b605445e9de">Frequency</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">accessor to get the frequency of the DRAM system <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#7a6c24ea86a253888232e167a5c39374">dramSystem</a> (const <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_settings.html">dramSettings</a> &amp;settings)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">constructor for a <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html" title="represents a DRAM system, the memory controller(s) and associated channels">dramSystem</a>, based on <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_settings.html" title="stores the settings to be used to initialize a dramSystem object">dramSettings</a>  <a href="#7a6c24ea86a253888232e167a5c39374"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#c733db92b8653cf3e20875c0a45a744a">findOldestChannel</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">goes through each channel to find the channel whose time is the least  <a href="#c733db92b8653cf3e20875c0a45a744a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#b19c53507a247dfae400d3e0f169e2c5">updateSystemTime</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">updates the system time to be the same as that of the oldest channel  <a href="#b19c53507a247dfae400d3e0f169e2c5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html">transaction</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#17dea597983f32180edb61570a50385b">getNextIncomingTransaction</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">get the next logical <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a>  <a href="#17dea597983f32180edb61570a50385b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html">transaction</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#452bf5ef7997ee4f00d1f07810646fdc">getNextRandomRequest</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">get a random request  <a href="#452bf5ef7997ee4f00d1f07810646fdc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#390c9fadb5b84dd7b345205bf8a66f3d">convertAddress</a> (<a class="el" href="class_d_r_a_m_sim_i_i_1_1addresses.html">addresses</a> &amp;) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">converts a given memory request from a physical address to a rank/bank/row/column representation  <a href="#390c9fadb5b84dd7b345205bf8a66f3d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a846ad864b7aa441d155def443c68792"></a><!-- doxytag: member="DRAMSimII::dramSystem::systemConfig" ref="a846ad864b7aa441d155def443c68792" args="" -->
<a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system_configuration.html">dramSystemConfiguration</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#a846ad864b7aa441d155def443c68792">systemConfig</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stores the parameters for the DRAM system, including channel/rank/bank/row counts <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="146090aae1d381b2d3efd827570708f2"></a><!-- doxytag: member="DRAMSimII::dramSystem::channel" ref="146090aae1d381b2d3efd827570708f2" args="" -->
std::vector&lt; <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_channel.html">dramChannel</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#146090aae1d381b2d3efd827570708f2">channel</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">represents the independent channels <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="fcf1e5e74613638268cb39b0ed43b79e"></a><!-- doxytag: member="DRAMSimII::dramSystem::simParameters" ref="fcf1e5e74613638268cb39b0ed43b79e" args="" -->
<a class="el" href="class_d_r_a_m_sim_i_i_1_1simulation_parameters.html">simulationParameters</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#fcf1e5e74613638268cb39b0ed43b79e">simParameters</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">has all the necessary parameters for the simulation run <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3ea2c63bc54dcd0bbc75ceec5db2dc8f"></a><!-- doxytag: member="DRAMSimII::dramSystem::statistics" ref="3ea2c63bc54dcd0bbc75ceec5db2dc8f" args="" -->
<a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_statistics.html">dramStatistics</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#3ea2c63bc54dcd0bbc75ceec5db2dc8f">statistics</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">keeps running statistics about the simulation <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b4b232968ff2ff9410c6f657bb790183"></a><!-- doxytag: member="DRAMSimII::dramSystem::input_stream" ref="b4b232968ff2ff9410c6f657bb790183" args="" -->
<a class="el" href="class_d_r_a_m_sim_i_i_1_1input_stream.html">inputStream</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#b4b232968ff2ff9410c6f657bb790183">input_stream</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">provides an interface to the input trace for the simulation <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="40f83b6d2a3b72bfb472114e292f1dd8"></a><!-- doxytag: member="DRAMSimII::dramSystem::time" ref="40f83b6d2a3b72bfb472114e292f1dd8" args="" -->
tick_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html#40f83b6d2a3b72bfb472114e292f1dd8">time</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">master clock, usually set to the oldest channel's time <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
represents a DRAM system, the memory controller(s) and associated channels 
<p>
contains a representation for a DRAM system, with the memory controller(s), channels, ranks, banks statistics, ability to read input streams, handle asynchronous requests, return requests at certain times <dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="7a6c24ea86a253888232e167a5c39374"></a><!-- doxytag: member="DRAMSimII::dramSystem::dramSystem" ref="7a6c24ea86a253888232e167a5c39374" args="(const dramSettings &amp;settings)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dramSystem::dramSystem           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_settings.html">dramSettings</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>settings</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
constructor for a <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_system.html" title="represents a DRAM system, the memory controller(s) and associated channels">dramSystem</a>, based on <a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_settings.html" title="stores the settings to be used to initialize a dramSystem object">dramSettings</a> 
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>settings</em>&nbsp;</td><td>the settings that define what the system should look like </td></tr>
  </table>
</dl>

</div>
</div><p>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="c733db92b8653cf3e20875c0a45a744a"></a><!-- doxytag: member="DRAMSimII::dramSystem::findOldestChannel" ref="c733db92b8653cf3e20875c0a45a744a" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned dramSystem::findOldestChannel           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
goes through each channel to find the channel whose time is the least 
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the ordinal of the oldest channel </dd></dl>

</div>
</div><p>
<a class="anchor" name="b19c53507a247dfae400d3e0f169e2c5"></a><!-- doxytag: member="DRAMSimII::dramSystem::updateSystemTime" ref="b19c53507a247dfae400d3e0f169e2c5" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dramSystem::updateSystemTime           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
updates the system time to be the same as that of the oldest channel 
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>

</div>
</div><p>
<a class="anchor" name="17dea597983f32180edb61570a50385b"></a><!-- doxytag: member="DRAMSimII::dramSystem::getNextIncomingTransaction" ref="17dea597983f32180edb61570a50385b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html">transaction</a> * dramSystem::getNextIncomingTransaction           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
get the next logical <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> 
<p>
get the <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> from whichever source is currently being used whether a random input, mase, k6 or mapped trace file <dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the next <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a>, NULL if there are no more available transactions </dd></dl>

</div>
</div><p>
<a class="anchor" name="452bf5ef7997ee4f00d1f07810646fdc"></a><!-- doxytag: member="DRAMSimII::dramSystem::getNextRandomRequest" ref="452bf5ef7997ee4f00d1f07810646fdc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html">transaction</a> * dramSystem::getNextRandomRequest           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
get a random request 
<p>
create a random <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> according to the parameters in systemConfig use the probabilities specified to generate a mapped request <dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>a pointer to the <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> that was generated </dd></dl>

</div>
</div><p>
<a class="anchor" name="390c9fadb5b84dd7b345205bf8a66f3d"></a><!-- doxytag: member="DRAMSimII::dramSystem::convertAddress" ref="390c9fadb5b84dd7b345205bf8a66f3d" args="(addresses &amp;) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dramSystem::convertAddress           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_d_r_a_m_sim_i_i_1_1addresses.html">addresses</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>thisAddress</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
converts a given memory request from a physical address to a rank/bank/row/column representation 
<p>
converts according to the address mapping scheme in systemConfig <dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>thisAddress</em>&nbsp;</td><td>the <a class="el" href="class_d_r_a_m_sim_i_i_1_1addresses.html" title="This class logically represents several interpretations of a memory address.">addresses</a> representation to be decoded in-place </td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if the conversion was successful, false if there was some problem </dd></dl>

</div>
</div><p>
<a class="anchor" name="5f00e8ecf7e3e07fad8a7cb78e7dea21"></a><!-- doxytag: member="DRAMSimII::dramSystem::moveAllChannelsToTime" ref="5f00e8ecf7e3e07fad8a7cb78e7dea21" args="(const tick_t endTime, tick_t *transFinishTime)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const void * dramSystem::moveAllChannelsToTime           </td>
          <td>(</td>
          <td class="paramtype">const tick_t&nbsp;</td>
          <td class="paramname"> <em>endTime</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">tick_t *&nbsp;</td>
          <td class="paramname"> <em>transFinishTime</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
moves all channels to the specified time 
<p>
if a <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> completes before the end time is reached, it is returned and transFinishTime variable is set <dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>endTime</em>&nbsp;</td><td>the time which the channels should be moved to, assuming no transactions finish </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>transFinishTime</em>&nbsp;</td><td>the time at which the <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> finished, less than the endTime </td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>a <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> which finished somewhere before the end time </dd></dl>

</div>
</div><p>
<a class="anchor" name="d2692408a7a47d2d1abe0ca84c40d83a"></a><!-- doxytag: member="DRAMSimII::dramSystem::enqueue" ref="d2692408a7a47d2d1abe0ca84c40d83a" args="(transaction *trans)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dramSystem::enqueue           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html">transaction</a> *&nbsp;</td>
          <td class="paramname"> <em>currentTransaction</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
enqueue the <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> 
<p>
attempts to enqueue the <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> in the correct channel also sets the enqueue time to the current time <dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>currentTransaction</em>&nbsp;</td><td>the <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> to be added to the per-channel queues </td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if the <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> was able to be enqueued </dd></dl>

</div>
</div><p>
<a class="anchor" name="fefdf76984f62afe0e7d2e6b2baadc12"></a><!-- doxytag: member="DRAMSimII::dramSystem::nextTick" ref="fefdf76984f62afe0e7d2e6b2baadc12" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tick_t dramSystem::nextTick           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
returns the time at which the next <a class="el" href="class_d_r_a_m_sim_i_i_1_1event.html" title="pending event queue">event</a> happens 
<p>
returns the time when the memory system next has an <a class="el" href="class_d_r_a_m_sim_i_i_1_1event.html" title="pending event queue">event</a><br>
 the <a class="el" href="class_d_r_a_m_sim_i_i_1_1event.html" title="pending event queue">event</a> may either be a conversion of a <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> into commands or it may be the the next time a <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> may be issued <dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the time of the next <a class="el" href="class_d_r_a_m_sim_i_i_1_1event.html" title="pending event queue">event</a>, or TICK_T_MAX if there was no next <a class="el" href="class_d_r_a_m_sim_i_i_1_1event.html" title="pending event queue">event</a> found </dd></dl>

</div>
</div><p>
<a class="anchor" name="358d27c228105d0cd67f0282d5569278"></a><!-- doxytag: member="DRAMSimII::dramSystem::doPowerCalculation" ref="358d27c228105d0cd67f0282d5569278" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dramSystem::doPowerCalculation           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
calculate and print the power consumption for each channel 
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>

</div>
</div><p>
<a class="anchor" name="3564ed52eeb1d84ba2d03424226559cd"></a><!-- doxytag: member="DRAMSimII::dramSystem::printStatistics" ref="3564ed52eeb1d84ba2d03424226559cd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dramSystem::printStatistics           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
prints out the statistics accumulated so far and about the current epoch 
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>

</div>
</div><p>
<a class="anchor" name="4a60c8850fca7d722c6c157f6b47fd31"></a><!-- doxytag: member="DRAMSimII::dramSystem::runSimulations3" ref="4a60c8850fca7d722c6c157f6b47fd31" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dramSystem::runSimulations3           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
automatically runs the simulations according to the set parameters 
<p>
runs either until the trace file runs out or the request count reaches zero<br>
 will print power and general stats at regular intervals<br>
 pulls data from either a trace file or generates random requests according to parameters <dl class="author" compact><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>

</div>
</div><p>
<hr>The documentation for this class was generated from the following files:<ul>
<li>src/dramSystem.h<li>src/dramSystem.cpp<li>src/runSimulations.cpp</ul>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Apr 30 01:03:56 2008 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.4 </small></address>
</body>
</html>
