From f31ad93f23a1909b3ea1b92c8fe9fec3b78b9e24 Mon Sep 17 00:00:00 2001
From: Alvin Chang <alvinga@andestech.com>
Date: Tue, 5 Mar 2024 17:40:46 +0800
Subject: [PATCH 08/17] core: riscv: Temporarily disable PLIC for QEMU virt
 platform

Signed-off-by: Alvin Chang <alvinga@andestech.com>
---
 core/arch/riscv/plat-virt/conf.mk | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/core/arch/riscv/plat-virt/conf.mk b/core/arch/riscv/plat-virt/conf.mk
index 935dadc2b..90be7941f 100644
--- a/core/arch/riscv/plat-virt/conf.mk
+++ b/core/arch/riscv/plat-virt/conf.mk
@@ -27,7 +27,7 @@ rv64-platform-isa ?= rv64imafdc_zicsr_zifencei
 
 $(call force,CFG_RISCV_M_MODE,n)
 $(call force,CFG_RISCV_S_MODE,y)
-$(call force,CFG_RISCV_PLIC,y)
+$(call force,CFG_RISCV_PLIC,n)
 $(call force,CFG_SBI_CONSOLE,n)
 $(call force,CFG_16550_UART,y)
 $(call force,CFG_RISCV_TIME_SOURCE_RDTIME,y)
-- 
2.34.1

