

================================================================
== Vitis HLS Report for 'cshake256_simple_32_Pipeline_VITIS_LOOP_570_1'
================================================================
* Date:           Tue May 20 14:30:09 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_570_1  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_254 = alloca i32 1" [src/sha3/fips202.c:559]   --->   Operation 5 'alloca' 'i_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln559 = store i6 0, i6 %i_254" [src/sha3/fips202.c:559]   --->   Operation 6 'store' 'store_ln559' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i6 %i_254" [src/sha3/fips202.c:570]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%icmp_ln570 = icmp_eq  i6 %i, i6 32" [src/sha3/fips202.c:570]   --->   Operation 9 'icmp' 'icmp_ln570' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%add_ln570 = add i6 %i, i6 1" [src/sha3/fips202.c:570]   --->   Operation 11 'add' 'add_ln570' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln570 = br i1 %icmp_ln570, void %for.inc.split, void %if.end.exitStub" [src/sha3/fips202.c:570]   --->   Operation 12 'br' 'br_ln570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i, i32 2, i32 4" [src/sha3/fips202.c:559]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln571 = zext i3 %lshr_ln" [src/sha3/fips202.c:571]   --->   Operation 14 'zext' 'zext_ln571' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i32 0, i32 %zext_ln571" [src/sha3/fips202.c:571]   --->   Operation 15 'getelementptr' 't_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_133_addr = getelementptr i8 %t_133, i32 0, i32 %zext_ln571" [src/sha3/fips202.c:571]   --->   Operation 16 'getelementptr' 't_133_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t_134_addr = getelementptr i8 %t_134, i32 0, i32 %zext_ln571" [src/sha3/fips202.c:571]   --->   Operation 17 'getelementptr' 't_134_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%t_135_addr = getelementptr i8 %t_135, i32 0, i32 %zext_ln571" [src/sha3/fips202.c:571]   --->   Operation 18 'getelementptr' 't_135_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%t_load = load i6 %t_addr" [src/sha3/fips202.c:571]   --->   Operation 19 'load' 't_load' <Predicate = (!icmp_ln570)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%t_133_load = load i6 %t_133_addr" [src/sha3/fips202.c:571]   --->   Operation 20 'load' 't_133_load' <Predicate = (!icmp_ln570)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%t_134_load = load i6 %t_134_addr" [src/sha3/fips202.c:571]   --->   Operation 21 'load' 't_134_load' <Predicate = (!icmp_ln570)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%t_135_load = load i6 %t_135_addr" [src/sha3/fips202.c:571]   --->   Operation 22 'load' 't_135_load' <Predicate = (!icmp_ln570)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln559 = store i6 %add_ln570, i6 %i_254" [src/sha3/fips202.c:559]   --->   Operation 23 'store' 'store_ln559' <Predicate = (!icmp_ln570)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln570)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.47>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln570 = trunc i6 %i" [src/sha3/fips202.c:570]   --->   Operation 24 'trunc' 'trunc_ln570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln570_1 = trunc i6 %i" [src/sha3/fips202.c:570]   --->   Operation 25 'trunc' 'trunc_ln570_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln559 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:559]   --->   Operation 26 'specpipeline' 'specpipeline_ln559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/sha3/fips202.c:570]   --->   Operation 27 'specloopname' 'specloopname_ln570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_load = load i6 %t_addr" [src/sha3/fips202.c:571]   --->   Operation 28 'load' 't_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_133_load = load i6 %t_133_addr" [src/sha3/fips202.c:571]   --->   Operation 29 'load' 't_133_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_134_load = load i6 %t_134_addr" [src/sha3/fips202.c:571]   --->   Operation 30 'load' 't_134_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_135_load = load i6 %t_135_addr" [src/sha3/fips202.c:571]   --->   Operation 31 'load' 't_135_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %t_load, i2 1, i8 %t_133_load, i2 2, i8 %t_134_load, i2 3, i8 %t_135_load, i8 0, i2 %trunc_ln570" [src/sha3/fips202.c:571]   --->   Operation 32 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln571_1 = zext i5 %trunc_ln570_1" [src/sha3/fips202.c:571]   --->   Operation 33 'zext' 'zext_ln571_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ephemeralsk_addr = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln571_1" [src/sha3/fips202.c:571]   --->   Operation 34 'getelementptr' 'ephemeralsk_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln571 = store i8 %tmp, i5 %ephemeralsk_addr" [src/sha3/fips202.c:571]   --->   Operation 35 'store' 'store_ln571' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln570 = br void %for.inc" [src/sha3/fips202.c:570]   --->   Operation 36 'br' 'br_ln570' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln559', src/sha3/fips202.c:559) of constant 0 on local variable 'i', src/sha3/fips202.c:559 [7]  (1.588 ns)
	'load' operation 6 bit ('i', src/sha3/fips202.c:570) on local variable 'i', src/sha3/fips202.c:559 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln570', src/sha3/fips202.c:570) [11]  (1.825 ns)
	'store' operation 0 bit ('store_ln559', src/sha3/fips202.c:559) of variable 'add_ln570', src/sha3/fips202.c:570 on local variable 'i', src/sha3/fips202.c:559 [34]  (1.588 ns)

 <State 2>: 6.471ns
The critical path consists of the following:
	'load' operation 8 bit ('t_load', src/sha3/fips202.c:571) on array 't' [26]  (2.322 ns)
	'sparsemux' operation 8 bit ('tmp', src/sha3/fips202.c:571) [30]  (1.827 ns)
	'store' operation 0 bit ('store_ln571', src/sha3/fips202.c:571) of variable 'tmp', src/sha3/fips202.c:571 on array 'ephemeralsk' [33]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
