# Hardware acceleration of SHA256

## Introduction
The goal of this project is to design a **SHA256** hardware accelarator that will be synthesized on the **Zynq** core of the **Zybo** board. 
