$date
	Thu Nov  2 10:51:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q2_tb $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module q2 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 3 $ Q [2:0] $end
$scope module ff0 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 % r $end
$var wire 1 & s $end
$var reg 1 ' Q $end
$upscope $end
$scope module ff1 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 ( r $end
$var wire 1 ) s $end
$var reg 1 * Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 + r $end
$var wire 1 , s $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
0,
0+
1*
0)
0(
1'
0&
1%
b111 $
1#
1"
b111 !
$end
#10
0#
#20
1(
0%
1&
b110 !
b110 $
0'
1#
0"
#30
0#
#40
0(
1+
0&
0*
b101 !
b101 $
1'
1#
#50
0#
#60
1%
1)
b1 !
b1 $
0-
1#
#70
0#
#80
0)
0%
1&
0+
1*
b10 !
b10 $
0'
1#
#90
0#
#100
1%
1(
0&
b11 !
b11 $
1'
1#
#110
0#
#120
1)
0%
0(
1,
1&
0*
b0 !
b0 $
0'
1#
#130
0#
#140
1%
0,
0(
0)
0&
1'
1*
b111 !
b111 $
1-
1#
#150
0#
#160
1(
0%
1&
b110 !
b110 $
0'
1#
#170
0#
#180
0(
0&
1+
1'
b101 !
b101 $
0*
1#
#190
0#
#200
1%
1)
b1 !
b1 $
0-
1#
#210
0#
#220
0%
0)
1&
0+
0'
b10 !
b10 $
1*
1#
#230
0#
#240
1%
1(
0&
b11 !
b11 $
1'
1#
#250
0#
#260
0(
0%
1)
1,
1&
0'
b0 !
b0 $
0*
1#
#270
0#
#280
0(
0)
1%
0,
0&
0+
1-
1*
b111 !
b111 $
1'
1#
#290
0#
#300
1(
0%
1&
b110 !
b110 $
0'
1#
#310
0#
#320
0(
1+
0&
0*
b101 !
b101 $
1'
1#
#330
0#
#340
1%
1)
b1 !
b1 $
0-
1#
#350
0#
#360
0)
0%
1&
0+
1*
b10 !
b10 $
0'
1#
#370
0#
#380
1%
1(
0&
b11 !
b11 $
1'
1#
#390
0#
#400
1)
0%
0(
1,
1&
0*
b0 !
b0 $
0'
1#
#410
0#
#420
1%
0,
0(
0)
0&
1'
1*
b111 !
b111 $
1-
1#
