# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prac2.srcs/sources_1/new/locktop_async.vhd" \
"../../../../reg_simple.vhd" \
"../../../../prac2.srcs/sim_1/new/test_locktop_async.vhd" \

# Do not sort compile order
nosort
