// Seed: 402781531
`define pp_2 0
module module_0 (
    output id_0,
    output logic id_1
);
  logic id_3;
  wire  id_4;
  logic id_5 = 1;
  tri0  id_6;
  assign id_6[1] = id_4[1];
  assign id_2 = 1;
  assign id_1 = id_2;
  logic id_7;
endmodule
