Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ykhodke/ChampSim/dpc3_traces/server_022.champsimtrace.xz
LHT KB: 126.25
SCC KB: 1.56
Total KB: 127.81
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3623980 heartbeat IPC: 2.7594 cumulative IPC: 2.7594 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7254216 heartbeat IPC: 2.75464 cumulative IPC: 2.75702 (Simulation time: 0 hr 6 min 3 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10877801 heartbeat IPC: 2.7597 cumulative IPC: 2.75791 (Simulation time: 0 hr 9 min 1 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14508898 heartbeat IPC: 2.75399 cumulative IPC: 2.75693 (Simulation time: 0 hr 12 min 22 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 18130230 heartbeat IPC: 2.76141 cumulative IPC: 2.75783 (Simulation time: 0 hr 15 min 32 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 18130230 (Simulation time: 0 hr 15 min 32 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 35476203 heartbeat IPC: 0.576503 cumulative IPC: 0.576503 (Simulation time: 0 hr 19 min 28 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 53059497 heartbeat IPC: 0.568722 cumulative IPC: 0.572586 (Simulation time: 0 hr 23 min 23 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 70442155 heartbeat IPC: 0.575286 cumulative IPC: 0.573483 (Simulation time: 0 hr 27 min 19 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 88038135 heartbeat IPC: 0.568312 cumulative IPC: 0.572181 (Simulation time: 0 hr 29 min 29 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 105303421 heartbeat IPC: 0.579197 cumulative IPC: 0.573571 (Simulation time: 0 hr 30 min 18 sec) 
Finished CPU 0 instructions: 50000001 cycles: 87173191 cumulative IPC: 0.573571 (Simulation time: 0 hr 30 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.573571 instructions: 50000001 cycles: 87173191
L1D TOTAL     ACCESS:   18735563  HIT:   16524741  MISS:    2210822
L1D LOAD      ACCESS:    7056998  HIT:    6336324  MISS:     720674
L1D RFO       ACCESS:    5935331  HIT:    4955510  MISS:     979821
L1D PREFETCH  ACCESS:    5743234  HIT:    5232907  MISS:     510327
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7100462  ISSUED:    6893386  USEFUL:     189094  USELESS:     321238
L1D AVERAGE MISS LATENCY: 179.043 cycles
L1I TOTAL     ACCESS:   22857358  HIT:   19945254  MISS:    2912104
L1I LOAD      ACCESS:   10085401  HIT:    9842656  MISS:     242745
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   12771957  HIT:   10102598  MISS:    2669359
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   14170575  ISSUED:   14170575  USEFUL:    2167384  USELESS:     501947
L1I AVERAGE MISS LATENCY: 15.9149 cycles
L2C TOTAL     ACCESS:    7351655  HIT:    5490843  MISS:    1860812
L2C LOAD      ACCESS:     505377  HIT:     258371  MISS:     247006
L2C RFO       ACCESS:     979024  HIT:      21787  MISS:     957237
L2C PREFETCH  ACCESS:    4682080  HIT:    4027412  MISS:     654668
L2C WRITEBACK ACCESS:    1185174  HIT:    1183273  MISS:       1901
L2C PREFETCH  REQUESTED:    3162806  ISSUED:    3162180  USEFUL:      20696  USELESS:     633865
L2C AVERAGE MISS LATENCY: 220.628 cycles
LLC TOTAL     ACCESS:    3793613  HIT:    2418041  MISS:    1375572
LLC LOAD      ACCESS:     247003  HIT:     171350  MISS:      75653
LLC RFO       ACCESS:     957237  HIT:     142394  MISS:     814843
LLC PREFETCH  ACCESS:    1473346  HIT:     990253  MISS:     483093
LLC WRITEBACK ACCESS:    1116027  HIT:    1114044  MISS:       1983
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      23666  USELESS:     459696
LLC AVERAGE MISS LATENCY: 288.096 cycles
Major fault: 0 Minor fault: 23513
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     388997  ROW_BUFFER_MISS:     984331
 DBUS_CONGESTED:    1393840
 WQ ROW_BUFFER_HIT:     286131  ROW_BUFFER_MISS:     610491  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8317% MPKI: 0.27564 Average ROB Occupancy at Mispredict: 218.873

Branch types
NOT_BRANCH: 41811139 83.6223%
BRANCH_DIRECT_JUMP: 445742 0.891484%
BRANCH_INDIRECT: 48876 0.097752%
BRANCH_CONDITIONAL: 5859405 11.7188%
BRANCH_DIRECT_CALL: 758266 1.51653%
BRANCH_INDIRECT_CALL: 159103 0.318206%
BRANCH_RETURN: 917372 1.83474%
BRANCH_OTHER: 0 0%

