 
#ifndef _nbif_6_1_OFFSET_HEADER
#define _nbif_6_1_OFFSET_HEADER




#define cfgVENDOR_ID                                                                                    0x0000 
#define cfgDEVICE_ID                                                                                    0x0002 
#define cfgCOMMAND                                                                                      0x0004 
#define cfgSTATUS                                                                                       0x0006 
#define cfgREVISION_ID                                                                                  0x0008 
#define cfgPROG_INTERFACE                                                                               0x0009 
#define cfgSUB_CLASS                                                                                    0x000a 
#define cfgBASE_CLASS                                                                                   0x000b 
#define cfgCACHE_LINE                                                                                   0x000c 
#define cfgLATENCY                                                                                      0x000d 
#define cfgHEADER                                                                                       0x000e 
#define cfgBIST                                                                                         0x000f 
#define cfgBASE_ADDR_1                                                                                  0x0010 
#define cfgBASE_ADDR_2                                                                                  0x0014 
#define cfgBASE_ADDR_3                                                                                  0x0018 
#define cfgBASE_ADDR_4                                                                                  0x001c 
#define cfgBASE_ADDR_5                                                                                  0x0020 
#define cfgBASE_ADDR_6                                                                                  0x0024 
#define cfgADAPTER_ID                                                                                   0x002c 
#define cfgROM_BASE_ADDR                                                                                0x0030 
#define cfgCAP_PTR                                                                                      0x0034 
#define cfgINTERRUPT_LINE                                                                               0x003c 
#define cfgINTERRUPT_PIN                                                                                0x003d 
#define cfgMIN_GRANT                                                                                    0x003e 
#define cfgMAX_LATENCY                                                                                  0x003f 
#define cfgVENDOR_CAP_LIST                                                                              0x0048 
#define cfgADAPTER_ID_W                                                                                 0x004c 
#define cfgPMI_CAP_LIST                                                                                 0x0050 
#define cfgPMI_CAP                                                                                      0x0052 
#define cfgPMI_STATUS_CNTL                                                                              0x0054 
#define cfgPCIE_CAP_LIST                                                                                0x0064 
#define cfgPCIE_CAP                                                                                     0x0066 
#define cfgDEVICE_CAP                                                                                   0x0068 
#define cfgDEVICE_CNTL                                                                                  0x006c 
#define cfgDEVICE_STATUS                                                                                0x006e 
#define cfgLINK_CAP                                                                                     0x0070 
#define cfgLINK_CNTL                                                                                    0x0074 
#define cfgLINK_STATUS                                                                                  0x0076 
#define cfgDEVICE_CAP2                                                                                  0x0088 
#define cfgDEVICE_CNTL2                                                                                 0x008c 
#define cfgDEVICE_STATUS2                                                                               0x008e 
#define cfgLINK_CAP2                                                                                    0x0090 
#define cfgLINK_CNTL2                                                                                   0x0094 
#define cfgLINK_STATUS2                                                                                 0x0096 
#define cfgSLOT_CAP2                                                                                    0x0098 
#define cfgSLOT_CNTL2                                                                                   0x009c 
#define cfgSLOT_STATUS2                                                                                 0x009e 
#define cfgMSI_CAP_LIST                                                                                 0x00a0 
#define cfgMSI_MSG_CNTL                                                                                 0x00a2 
#define cfgMSI_MSG_ADDR_LO                                                                              0x00a4 
#define cfgMSI_MSG_ADDR_HI                                                                              0x00a8 
#define cfgMSI_MSG_DATA                                                                                 0x00a8 
#define cfgMSI_MSG_DATA_64                                                                              0x00ac 
#define cfgMSI_MASK                                                                                     0x00ac 
#define cfgMSI_PENDING                                                                                  0x00b0 
#define cfgMSI_MASK_64                                                                                  0x00b0 
#define cfgMSI_PENDING_64                                                                               0x00b4 
#define cfgMSIX_CAP_LIST                                                                                0x00c0 
#define cfgMSIX_MSG_CNTL                                                                                0x00c2 
#define cfgMSIX_TABLE                                                                                   0x00c4 
#define cfgMSIX_PBA                                                                                     0x00c8 
#define cfgPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                                            0x0100 
#define cfgPCIE_VENDOR_SPECIFIC_HDR                                                                     0x0104 
#define cfgPCIE_VENDOR_SPECIFIC1                                                                        0x0108 
#define cfgPCIE_VENDOR_SPECIFIC2                                                                        0x010c 
#define cfgPCIE_VC_ENH_CAP_LIST                                                                         0x0110 
#define cfgPCIE_PORT_VC_CAP_REG1                                                                        0x0114 
#define cfgPCIE_PORT_VC_CAP_REG2                                                                        0x0118 
#define cfgPCIE_PORT_VC_CNTL                                                                            0x011c 
#define cfgPCIE_PORT_VC_STATUS                                                                          0x011e 
#define cfgPCIE_VC0_RESOURCE_CAP                                                                        0x0120 
#define cfgPCIE_VC0_RESOURCE_CNTL                                                                       0x0124 
#define cfgPCIE_VC0_RESOURCE_STATUS                                                                     0x012a 
#define cfgPCIE_VC1_RESOURCE_CAP                                                                        0x012c 
#define cfgPCIE_VC1_RESOURCE_CNTL                                                                       0x0130 
#define cfgPCIE_VC1_RESOURCE_STATUS                                                                     0x0136 
#define cfgPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                                             0x0140 
#define cfgPCIE_DEV_SERIAL_NUM_DW1                                                                      0x0144 
#define cfgPCIE_DEV_SERIAL_NUM_DW2                                                                      0x0148 
#define cfgPCIE_ADV_ERR_RPT_ENH_CAP_LIST                                                                0x0150 
#define cfgPCIE_UNCORR_ERR_STATUS                                                                       0x0154 
#define cfgPCIE_UNCORR_ERR_MASK                                                                         0x0158 
#define cfgPCIE_UNCORR_ERR_SEVERITY                                                                     0x015c 
#define cfgPCIE_CORR_ERR_STATUS                                                                         0x0160 
#define cfgPCIE_CORR_ERR_MASK                                                                           0x0164 
#define cfgPCIE_ADV_ERR_CAP_CNTL                                                                        0x0168 
#define cfgPCIE_HDR_LOG0                                                                                0x016c 
#define cfgPCIE_HDR_LOG1                                                                                0x0170 
#define cfgPCIE_HDR_LOG2                                                                                0x0174 
#define cfgPCIE_HDR_LOG3                                                                                0x0178 
#define cfgPCIE_ROOT_ERR_CMD                                                                            0x017c 
#define cfgPCIE_ROOT_ERR_STATUS                                                                         0x0180 
#define cfgPCIE_ERR_SRC_ID                                                                              0x0184 
#define cfgPCIE_TLP_PREFIX_LOG0                                                                         0x0188 
#define cfgPCIE_TLP_PREFIX_LOG1                                                                         0x018c 
#define cfgPCIE_TLP_PREFIX_LOG2                                                                         0x0190 
#define cfgPCIE_TLP_PREFIX_LOG3                                                                         0x0194 
#define cfgPCIE_BAR_ENH_CAP_LIST                                                                        0x0200 
#define cfgPCIE_BAR1_CAP                                                                                0x0204 
#define cfgPCIE_BAR1_CNTL                                                                               0x0208 
#define cfgPCIE_BAR2_CAP                                                                                0x020c 
#define cfgPCIE_BAR2_CNTL                                                                               0x0210 
#define cfgPCIE_BAR3_CAP                                                                                0x0214 
#define cfgPCIE_BAR3_CNTL                                                                               0x0218 
#define cfgPCIE_BAR4_CAP                                                                                0x021c 
#define cfgPCIE_BAR4_CNTL                                                                               0x0220 
#define cfgPCIE_BAR5_CAP                                                                                0x0224 
#define cfgPCIE_BAR5_CNTL                                                                               0x0228 
#define cfgPCIE_BAR6_CAP                                                                                0x022c 
#define cfgPCIE_BAR6_CNTL                                                                               0x0230 
#define cfgPCIE_PWR_BUDGET_ENH_CAP_LIST                                                                 0x0240 
#define cfgPCIE_PWR_BUDGET_DATA_SELECT                                                                  0x0244 
#define cfgPCIE_PWR_BUDGET_DATA                                                                         0x0248 
#define cfgPCIE_PWR_BUDGET_CAP                                                                          0x024c 
#define cfgPCIE_DPA_ENH_CAP_LIST                                                                        0x0250 
#define cfgPCIE_DPA_CAP                                                                                 0x0254 
#define cfgPCIE_DPA_LATENCY_INDICATOR                                                                   0x0258 
#define cfgPCIE_DPA_STATUS                                                                              0x025c 
#define cfgPCIE_DPA_CNTL                                                                                0x025e 
#define cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_0                                                                0x0260 
#define cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_1                                                                0x0261 
#define cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_2                                                                0x0262 
#define cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_3                                                                0x0263 
#define cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_4                                                                0x0264 
#define cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_5                                                                0x0265 
#define cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_6                                                                0x0266 
#define cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_7                                                                0x0267 
#define cfgPCIE_SECONDARY_ENH_CAP_LIST                                                                  0x0270 
#define cfgPCIE_LINK_CNTL3                                                                              0x0274 
#define cfgPCIE_LANE_ERROR_STATUS                                                                       0x0278 
#define cfgPCIE_LANE_0_EQUALIZATION_CNTL                                                                0x027c 
#define cfgPCIE_LANE_1_EQUALIZATION_CNTL                                                                0x027e 
#define cfgPCIE_LANE_2_EQUALIZATION_CNTL                                                                0x0280 
#define cfgPCIE_LANE_3_EQUALIZATION_CNTL                                                                0x0282 
#define cfgPCIE_LANE_4_EQUALIZATION_CNTL                                                                0x0284 
#define cfgPCIE_LANE_5_EQUALIZATION_CNTL                                                                0x0286 
#define cfgPCIE_LANE_6_EQUALIZATION_CNTL                                                                0x0288 
#define cfgPCIE_LANE_7_EQUALIZATION_CNTL                                                                0x028a 
#define cfgPCIE_LANE_8_EQUALIZATION_CNTL                                                                0x028c 
#define cfgPCIE_LANE_9_EQUALIZATION_CNTL                                                                0x028e 
#define cfgPCIE_LANE_10_EQUALIZATION_CNTL                                                               0x0290 
#define cfgPCIE_LANE_11_EQUALIZATION_CNTL                                                               0x0292 
#define cfgPCIE_LANE_12_EQUALIZATION_CNTL                                                               0x0294 
#define cfgPCIE_LANE_13_EQUALIZATION_CNTL                                                               0x0296 
#define cfgPCIE_LANE_14_EQUALIZATION_CNTL                                                               0x0298 
#define cfgPCIE_LANE_15_EQUALIZATION_CNTL                                                               0x029a 
#define cfgPCIE_ACS_ENH_CAP_LIST                                                                        0x02a0 
#define cfgPCIE_ACS_CAP                                                                                 0x02a4 
#define cfgPCIE_ACS_CNTL                                                                                0x02a6 
#define cfgPCIE_ATS_ENH_CAP_LIST                                                                        0x02b0 
#define cfgPCIE_ATS_CAP                                                                                 0x02b4 
#define cfgPCIE_ATS_CNTL                                                                                0x02b6 
#define cfgPCIE_PAGE_REQ_ENH_CAP_LIST                                                                   0x02c0 
#define cfgPCIE_PAGE_REQ_CNTL                                                                           0x02c4 
#define cfgPCIE_PAGE_REQ_STATUS                                                                         0x02c6 
#define cfgPCIE_OUTSTAND_PAGE_REQ_CAPACITY                                                              0x02c8 
#define cfgPCIE_OUTSTAND_PAGE_REQ_ALLOC                                                                 0x02cc 
#define cfgPCIE_PASID_ENH_CAP_LIST                                                                      0x02d0 
#define cfgPCIE_PASID_CAP                                                                               0x02d4 
#define cfgPCIE_PASID_CNTL                                                                              0x02d6 
#define cfgPCIE_TPH_REQR_ENH_CAP_LIST                                                                   0x02e0 
#define cfgPCIE_TPH_REQR_CAP                                                                            0x02e4 
#define cfgPCIE_TPH_REQR_CNTL                                                                           0x02e8 
#define cfgPCIE_MC_ENH_CAP_LIST                                                                         0x02f0 
#define cfgPCIE_MC_CAP                                                                                  0x02f4 
#define cfgPCIE_MC_CNTL                                                                                 0x02f6 
#define cfgPCIE_MC_ADDR0                                                                                0x02f8 
#define cfgPCIE_MC_ADDR1                                                                                0x02fc 
#define cfgPCIE_MC_RCV0                                                                                 0x0300 
#define cfgPCIE_MC_RCV1                                                                                 0x0304 
#define cfgPCIE_MC_BLOCK_ALL0                                                                           0x0308 
#define cfgPCIE_MC_BLOCK_ALL1                                                                           0x030c 
#define cfgPCIE_MC_BLOCK_UNTRANSLATED_0                                                                 0x0310 
#define cfgPCIE_MC_BLOCK_UNTRANSLATED_1                                                                 0x0314 
#define cfgPCIE_LTR_ENH_CAP_LIST                                                                        0x0320 
#define cfgPCIE_LTR_CAP                                                                                 0x0324 
#define cfgPCIE_ARI_ENH_CAP_LIST                                                                        0x0328 
#define cfgPCIE_ARI_CAP                                                                                 0x032c 
#define cfgPCIE_ARI_CNTL                                                                                0x032e 
#define cfgPCIE_SRIOV_ENH_CAP_LIST                                                                      0x0330 
#define cfgPCIE_SRIOV_CAP                                                                               0x0334 
#define cfgPCIE_SRIOV_CONTROL                                                                           0x0338 
#define cfgPCIE_SRIOV_STATUS                                                                            0x033a 
#define cfgPCIE_SRIOV_INITIAL_VFS                                                                       0x033c 
#define cfgPCIE_SRIOV_TOTAL_VFS                                                                         0x033e 
#define cfgPCIE_SRIOV_NUM_VFS                                                                           0x0340 
#define cfgPCIE_SRIOV_FUNC_DEP_LINK                                                                     0x0342 
#define cfgPCIE_SRIOV_FIRST_VF_OFFSET                                                                   0x0344 
#define cfgPCIE_SRIOV_VF_STRIDE                                                                         0x0346 
#define cfgPCIE_SRIOV_VF_DEVICE_ID                                                                      0x034a 
#define cfgPCIE_SRIOV_SUPPORTED_PAGE_SIZE                                                               0x034c 
#define cfgPCIE_SRIOV_SYSTEM_PAGE_SIZE                                                                  0x0350 
#define cfgPCIE_SRIOV_VF_BASE_ADDR_0                                                                    0x0354 
#define cfgPCIE_SRIOV_VF_BASE_ADDR_1                                                                    0x0358 
#define cfgPCIE_SRIOV_VF_BASE_ADDR_2                                                                    0x035c 
#define cfgPCIE_SRIOV_VF_BASE_ADDR_3                                                                    0x0360 
#define cfgPCIE_SRIOV_VF_BASE_ADDR_4                                                                    0x0364 
#define cfgPCIE_SRIOV_VF_BASE_ADDR_5                                                                    0x0368 
#define cfgPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET                                                   0x036c 
#define cfgPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV                                                     0x0400 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV                                                              0x0404 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW                                                 0x0408 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE                                                  0x040c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS                                                  0x0410 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL                                                0x0414 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0                                                0x0418 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1                                                0x041c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2                                                0x0420 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT                                                      0x0424 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB                                                     0x0428 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS                                                      0x042c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB                                                       0x0430 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB                                                       0x0434 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB                                                       0x0438 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB                                                       0x043c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB                                                       0x0440 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB                                                       0x0444 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB                                                       0x0448 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB                                                       0x044c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB                                                       0x0450 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB                                                       0x0454 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB                                                      0x0458 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB                                                      0x045c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB                                                      0x0460 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB                                                      0x0464 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB                                                      0x0468 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB                                                      0x046c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0                                                   0x0470 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1                                                   0x0474 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2                                                   0x0478 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3                                                   0x047c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4                                                   0x0480 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5                                                   0x0484 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6                                                   0x0488 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7                                                   0x048c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0                                                   0x0490 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1                                                   0x0494 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2                                                   0x0498 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3                                                   0x049c 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4                                                   0x04a0 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5                                                   0x04a4 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6                                                   0x04a8 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7                                                   0x04ac 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0                                                   0x04b0 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1                                                   0x04b4 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2                                                   0x04b8 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3                                                   0x04bc 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4                                                   0x04c0 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5                                                   0x04c4 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6                                                   0x04c8 
#define cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7                                                   0x04cc 




#define mmSUB_BUS_NUMBER_LATENCY                                                                       0x0006 
#define mmSUB_BUS_NUMBER_LATENCY_BASE_IDX                                                              0
#define mmIO_BASE_LIMIT                                                                                0x0007 
#define mmIO_BASE_LIMIT_BASE_IDX                                                                       0
#define mmSECONDARY_STATUS                                                                             0x0007 
#define mmSECONDARY_STATUS_BASE_IDX                                                                    0
#define mmMEM_BASE_LIMIT                                                                               0x0008 
#define mmMEM_BASE_LIMIT_BASE_IDX                                                                      0
#define mmPREF_BASE_LIMIT                                                                              0x0009 
#define mmPREF_BASE_LIMIT_BASE_IDX                                                                     0
#define mmPREF_BASE_UPPER                                                                              0x000a 
#define mmPREF_BASE_UPPER_BASE_IDX                                                                     0
#define mmPREF_LIMIT_UPPER                                                                             0x000b 
#define mmPREF_LIMIT_UPPER_BASE_IDX                                                                    0
#define mmIO_BASE_LIMIT_HI                                                                             0x000c 
#define mmIO_BASE_LIMIT_HI_BASE_IDX                                                                    0
#define mmIRQ_BRIDGE_CNTL                                                                              0x000f 
#define mmIRQ_BRIDGE_CNTL_BASE_IDX                                                                     0
#define mmSLOT_CAP                                                                                     0x001b 
#define mmSLOT_CAP_BASE_IDX                                                                            0
#define mmSLOT_CNTL                                                                                    0x001c 
#define mmSLOT_CNTL_BASE_IDX                                                                           0
#define mmSLOT_STATUS                                                                                  0x001c 
#define mmSLOT_STATUS_BASE_IDX                                                                         0
#define mmSSID_CAP_LIST                                                                                0x0030 
#define mmSSID_CAP_LIST_BASE_IDX                                                                       0
#define mmSSID_CAP                                                                                     0x0031 
#define mmSSID_CAP_BASE_IDX                                                                            0




#define ixSHADOW_COMMAND                                                                               0x0004 
#define ixSHADOW_BASE_ADDR_1                                                                           0x0010 
#define ixSHADOW_BASE_ADDR_2                                                                           0x0014 
#define ixSHADOW_SUB_BUS_NUMBER_LATENCY                                                                0x0018 
#define ixSHADOW_IO_BASE_LIMIT                                                                         0x001c 
#define ixSHADOW_MEM_BASE_LIMIT                                                                        0x0020 
#define ixSHADOW_PREF_BASE_LIMIT                                                                       0x0024 
#define ixSHADOW_PREF_BASE_UPPER                                                                       0x0028 
#define ixSHADOW_PREF_LIMIT_UPPER                                                                      0x002c 
#define ixSHADOW_IO_BASE_LIMIT_HI                                                                      0x0030 
#define ixSHADOW_IRQ_BRIDGE_CNTL                                                                       0x003e 
#define ixSUC_INDEX                                                                                    0x00e0 
#define ixSUC_DATA                                                                                     0x00e4 




#define ixSUM_INDEX                                                                                    0x00e0 
#define ixSUM_DATA                                                                                     0x00e4 




#define mmA2S_CNTL_CL0                                                                                 0x4f0ab0 
#define mmA2S_CNTL_CL0_BASE_IDX                                                                        3
#define mmA2S_CNTL_CL1                                                                                 0x4f0ab1 
#define mmA2S_CNTL_CL1_BASE_IDX                                                                        3
#define mmA2S_CNTL_CL2                                                                                 0x4f0ab2 
#define mmA2S_CNTL_CL2_BASE_IDX                                                                        3
#define mmA2S_CNTL_CL3                                                                                 0x4f0ab3 
#define mmA2S_CNTL_CL3_BASE_IDX                                                                        3
#define mmA2S_CNTL_CL4                                                                                 0x4f0ab4 
#define mmA2S_CNTL_CL4_BASE_IDX                                                                        3
#define mmA2S_CNTL_SW0                                                                                 0x4f0ad0 
#define mmA2S_CNTL_SW0_BASE_IDX                                                                        3
#define mmA2S_CNTL_SW1                                                                                 0x4f0ad1 
#define mmA2S_CNTL_SW1_BASE_IDX                                                                        3
#define mmA2S_CNTL_SW2                                                                                 0x4f0ad2 
#define mmA2S_CNTL_SW2_BASE_IDX                                                                        3
#define mmNGDC_MGCG_CTRL                                                                               0x4f0ae0 
#define mmNGDC_MGCG_CTRL_BASE_IDX                                                                      3
#define mmA2S_MISC_CNTL                                                                                0x4f0ae1 
#define mmA2S_MISC_CNTL_BASE_IDX                                                                       3
#define mmNGDC_SDP_PORT_CTRL                                                                           0x4f0ae2 
#define mmNGDC_SDP_PORT_CTRL_BASE_IDX                                                                  3
#define mmNGDC_RESERVED_0                                                                              0x4f0aeb 
#define mmNGDC_RESERVED_0_BASE_IDX                                                                     3
#define mmNGDC_RESERVED_1                                                                              0x4f0aec 
#define mmNGDC_RESERVED_1_BASE_IDX                                                                     3
#define mmBIF_SDMA0_DOORBELL_RANGE                                                                     0x4f0af0 
#define mmBIF_SDMA0_DOORBELL_RANGE_BASE_IDX                                                            3
#define mmBIF_SDMA1_DOORBELL_RANGE                                                                     0x4f0af1 
#define mmBIF_SDMA1_DOORBELL_RANGE_BASE_IDX                                                            3
#define mmBIF_IH_DOORBELL_RANGE                                                                        0x4f0af2 
#define mmBIF_IH_DOORBELL_RANGE_BASE_IDX                                                               3
#define mmBIF_MMSCH0_DOORBELL_RANGE                                                                    0x4f0af3 
#define mmBIF_MMSCH0_DOORBELL_RANGE_BASE_IDX                                                           3
#define mmBIF_DOORBELL_FENCE_CNTL                                                                      0x4f0afe 
#define mmBIF_DOORBELL_FENCE_CNTL_BASE_IDX                                                             3
#define mmS2A_MISC_CNTL                                                                                0x4f0aff 
#define mmS2A_MISC_CNTL_BASE_IDX                                                                       3
#define mmA2S_CNTL2_SEC_CL0                                                                            0x4f0b00 
#define mmA2S_CNTL2_SEC_CL0_BASE_IDX                                                                   3
#define mmA2S_CNTL2_SEC_CL1                                                                            0x4f0b01 
#define mmA2S_CNTL2_SEC_CL1_BASE_IDX                                                                   3
#define mmA2S_CNTL2_SEC_CL2                                                                            0x4f0b02 
#define mmA2S_CNTL2_SEC_CL2_BASE_IDX                                                                   3
#define mmA2S_CNTL2_SEC_CL3                                                                            0x4f0b03 
#define mmA2S_CNTL2_SEC_CL3_BASE_IDX                                                                   3
#define mmA2S_CNTL2_SEC_CL4                                                                            0x4f0b04 
#define mmA2S_CNTL2_SEC_CL4_BASE_IDX                                                                   3




#define ixSION_CL0_RdRsp_BurstTarget_REG0                                                              0x1e000 
#define ixSION_CL0_RdRsp_BurstTarget_REG1                                                              0x1e004 
#define ixSION_CL0_RdRsp_TimeSlot_REG0                                                                 0x1e008 
#define ixSION_CL0_RdRsp_TimeSlot_REG1                                                                 0x1e00c 
#define ixSION_CL0_WrRsp_BurstTarget_REG0                                                              0x1e010 
#define ixSION_CL0_WrRsp_BurstTarget_REG1                                                              0x1e014 
#define ixSION_CL0_WrRsp_TimeSlot_REG0                                                                 0x1e018 
#define ixSION_CL0_WrRsp_TimeSlot_REG1                                                                 0x1e01c 
#define ixSION_CL0_Req_BurstTarget_REG0                                                                0x1e020 
#define ixSION_CL0_Req_BurstTarget_REG1                                                                0x1e024 
#define ixSION_CL0_Req_TimeSlot_REG0                                                                   0x1e028 
#define ixSION_CL0_Req_TimeSlot_REG1                                                                   0x1e02c 
#define ixSION_CL0_ReqPoolCredit_Alloc_REG0                                                            0x1e030 
#define ixSION_CL0_ReqPoolCredit_Alloc_REG1                                                            0x1e034 
#define ixSION_CL0_DataPoolCredit_Alloc_REG0                                                           0x1e038 
#define ixSION_CL0_DataPoolCredit_Alloc_REG1                                                           0x1e03c 
#define ixSION_CL0_RdRspPoolCredit_Alloc_REG0                                                          0x1e040 
#define ixSION_CL0_RdRspPoolCredit_Alloc_REG1                                                          0x1e044 
#define ixSION_CL0_WrRspPoolCredit_Alloc_REG0                                                          0x1e048 
#define ixSION_CL0_WrRspPoolCredit_Alloc_REG1                                                          0x1e04c 
#define ixSION_CL1_RdRsp_BurstTarget_REG0                                                              0x1e050 
#define ixSION_CL1_RdRsp_BurstTarget_REG1                                                              0x1e054 
#define ixSION_CL1_RdRsp_TimeSlot_REG0                                                                 0x1e058 
#define ixSION_CL1_RdRsp_TimeSlot_REG1                                                                 0x1e05c 
#define ixSION_CL1_WrRsp_BurstTarget_REG0                                                              0x1e060 
#define ixSION_CL1_WrRsp_BurstTarget_REG1                                                              0x1e064 
#define ixSION_CL1_WrRsp_TimeSlot_REG0                                                                 0x1e068 
#define ixSION_CL1_WrRsp_TimeSlot_REG1                                                                 0x1e06c 
#define ixSION_CL1_Req_BurstTarget_REG0                                                                0x1e070 
#define ixSION_CL1_Req_BurstTarget_REG1                                                                0x1e074 
#define ixSION_CL1_Req_TimeSlot_REG0                                                                   0x1e078 
#define ixSION_CL1_Req_TimeSlot_REG1                                                                   0x1e07c 
#define ixSION_CL1_ReqPoolCredit_Alloc_REG0                                                            0x1e080 
#define ixSION_CL1_ReqPoolCredit_Alloc_REG1                                                            0x1e084 
#define ixSION_CL1_DataPoolCredit_Alloc_REG0                                                           0x1e088 
#define ixSION_CL1_DataPoolCredit_Alloc_REG1                                                           0x1e08c 
#define ixSION_CL1_RdRspPoolCredit_Alloc_REG0                                                          0x1e090 
#define ixSION_CL1_RdRspPoolCredit_Alloc_REG1                                                          0x1e094 
#define ixSION_CL1_WrRspPoolCredit_Alloc_REG0                                                          0x1e098 
#define ixSION_CL1_WrRspPoolCredit_Alloc_REG1                                                          0x1e09c 
#define ixSION_CL2_RdRsp_BurstTarget_REG0                                                              0x1e0a0 
#define ixSION_CL2_RdRsp_BurstTarget_REG1                                                              0x1e0a4 
#define ixSION_CL2_RdRsp_TimeSlot_REG0                                                                 0x1e0a8 
#define ixSION_CL2_RdRsp_TimeSlot_REG1                                                                 0x1e0ac 
#define ixSION_CL2_WrRsp_BurstTarget_REG0                                                              0x1e0b0 
#define ixSION_CL2_WrRsp_BurstTarget_REG1                                                              0x1e0b4 
#define ixSION_CL2_WrRsp_TimeSlot_REG0                                                                 0x1e0b8 
#define ixSION_CL2_WrRsp_TimeSlot_REG1                                                                 0x1e0bc 
#define ixSION_CL2_Req_BurstTarget_REG0                                                                0x1e0c0 
#define ixSION_CL2_Req_BurstTarget_REG1                                                                0x1e0c4 
#define ixSION_CL2_Req_TimeSlot_REG0                                                                   0x1e0c8 
#define ixSION_CL2_Req_TimeSlot_REG1                                                                   0x1e0cc 
#define ixSION_CL2_ReqPoolCredit_Alloc_REG0                                                            0x1e0d0 
#define ixSION_CL2_ReqPoolCredit_Alloc_REG1                                                            0x1e0d4 
#define ixSION_CL2_DataPoolCredit_Alloc_REG0                                                           0x1e0d8 
#define ixSION_CL2_DataPoolCredit_Alloc_REG1                                                           0x1e0dc 
#define ixSION_CL2_RdRspPoolCredit_Alloc_REG0                                                          0x1e0e0 
#define ixSION_CL2_RdRspPoolCredit_Alloc_REG1                                                          0x1e0e4 
#define ixSION_CL2_WrRspPoolCredit_Alloc_REG0                                                          0x1e0e8 
#define ixSION_CL2_WrRspPoolCredit_Alloc_REG1                                                          0x1e0ec 
#define ixSION_CL3_RdRsp_BurstTarget_REG0                                                              0x1e0f0 
#define ixSION_CL3_RdRsp_BurstTarget_REG1                                                              0x1e0f4 
#define ixSION_CL3_RdRsp_TimeSlot_REG0                                                                 0x1e0f8 
#define ixSION_CL3_RdRsp_TimeSlot_REG1                                                                 0x1e0fc 
#define ixSION_CL3_WrRsp_BurstTarget_REG0                                                              0x1e100 
#define ixSION_CL3_WrRsp_BurstTarget_REG1                                                              0x1e104 
#define ixSION_CL3_WrRsp_TimeSlot_REG0                                                                 0x1e108 
#define ixSION_CL3_WrRsp_TimeSlot_REG1                                                                 0x1e10c 
#define ixSION_CL3_Req_BurstTarget_REG0                                                                0x1e110 
#define ixSION_CL3_Req_BurstTarget_REG1                                                                0x1e114 
#define ixSION_CL3_Req_TimeSlot_REG0                                                                   0x1e118 
#define ixSION_CL3_Req_TimeSlot_REG1                                                                   0x1e11c 
#define ixSION_CL3_ReqPoolCredit_Alloc_REG0                                                            0x1e120 
#define ixSION_CL3_ReqPoolCredit_Alloc_REG1                                                            0x1e124 
#define ixSION_CL3_DataPoolCredit_Alloc_REG0                                                           0x1e128 
#define ixSION_CL3_DataPoolCredit_Alloc_REG1                                                           0x1e12c 
#define ixSION_CL3_RdRspPoolCredit_Alloc_REG0                                                          0x1e130 
#define ixSION_CL3_RdRspPoolCredit_Alloc_REG1                                                          0x1e134 
#define ixSION_CL3_WrRspPoolCredit_Alloc_REG0                                                          0x1e138 
#define ixSION_CL3_WrRspPoolCredit_Alloc_REG1                                                          0x1e13c 
#define ixSION_CL4_RdRsp_BurstTarget_REG0                                                              0x1e140 
#define ixSION_CL4_RdRsp_BurstTarget_REG1                                                              0x1e144 
#define ixSION_CL4_RdRsp_TimeSlot_REG0                                                                 0x1e148 
#define ixSION_CL4_RdRsp_TimeSlot_REG1                                                                 0x1e14c 
#define ixSION_CL4_WrRsp_BurstTarget_REG0                                                              0x1e150 
#define ixSION_CL4_WrRsp_BurstTarget_REG1                                                              0x1e154 
#define ixSION_CL4_WrRsp_TimeSlot_REG0                                                                 0x1e158 
#define ixSION_CL4_WrRsp_TimeSlot_REG1                                                                 0x1e15c 
#define ixSION_CL4_Req_BurstTarget_REG0                                                                0x1e160 
#define ixSION_CL4_Req_BurstTarget_REG1                                                                0x1e164 
#define ixSION_CL4_Req_TimeSlot_REG0                                                                   0x1e168 
#define ixSION_CL4_Req_TimeSlot_REG1                                                                   0x1e16c 
#define ixSION_CL4_ReqPoolCredit_Alloc_REG0                                                            0x1e170 
#define ixSION_CL4_ReqPoolCredit_Alloc_REG1                                                            0x1e174 
#define ixSION_CL4_DataPoolCredit_Alloc_REG0                                                           0x1e178 
#define ixSION_CL4_DataPoolCredit_Alloc_REG1                                                           0x1e17c 
#define ixSION_CL4_RdRspPoolCredit_Alloc_REG0                                                          0x1e180 
#define ixSION_CL4_RdRspPoolCredit_Alloc_REG1                                                          0x1e184 
#define ixSION_CL4_WrRspPoolCredit_Alloc_REG0                                                          0x1e188 
#define ixSION_CL4_WrRspPoolCredit_Alloc_REG1                                                          0x1e18c 
#define ixSION_CL5_RdRsp_BurstTarget_REG0                                                              0x1e190 
#define ixSION_CL5_RdRsp_BurstTarget_REG1                                                              0x1e194 
#define ixSION_CL5_RdRsp_TimeSlot_REG0                                                                 0x1e198 
#define ixSION_CL5_RdRsp_TimeSlot_REG1                                                                 0x1e19c 
#define ixSION_CL5_WrRsp_BurstTarget_REG0                                                              0x1e1a0 
#define ixSION_CL5_WrRsp_BurstTarget_REG1                                                              0x1e1a4 
#define ixSION_CL5_WrRsp_TimeSlot_REG0                                                                 0x1e1a8 
#define ixSION_CL5_WrRsp_TimeSlot_REG1                                                                 0x1e1ac 
#define ixSION_CL5_Req_BurstTarget_REG0                                                                0x1e1b0 
#define ixSION_CL5_Req_BurstTarget_REG1                                                                0x1e1b4 
#define ixSION_CL5_Req_TimeSlot_REG0                                                                   0x1e1b8 
#define ixSION_CL5_Req_TimeSlot_REG1                                                                   0x1e1bc 
#define ixSION_CL5_ReqPoolCredit_Alloc_REG0                                                            0x1e1c0 
#define ixSION_CL5_ReqPoolCredit_Alloc_REG1                                                            0x1e1c4 
#define ixSION_CL5_DataPoolCredit_Alloc_REG0                                                           0x1e1c8 
#define ixSION_CL5_DataPoolCredit_Alloc_REG1                                                           0x1e1cc 
#define ixSION_CL5_RdRspPoolCredit_Alloc_REG0                                                          0x1e1d0 
#define ixSION_CL5_RdRspPoolCredit_Alloc_REG1                                                          0x1e1d4 
#define ixSION_CL5_WrRspPoolCredit_Alloc_REG0                                                          0x1e1d8 
#define ixSION_CL5_WrRspPoolCredit_Alloc_REG1                                                          0x1e1dc 
#define ixSION_CNTL_REG0                                                                               0x1e1e0 
#define ixSION_CNTL_REG1                                                                               0x1e1e4 




#define ixSYSHUB_DS_CTRL_SOCCLK                                                                        0x10000 
#define ixSYSHUB_DS_CTRL2_SOCCLK                                                                       0x10004 
#define ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK                                                     0x10008 
#define ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK                                                        0x1000c 
#define ixDMA_CLK0_SW0_SYSHUB_QOS_CNTL                                                                 0x10010 
#define ixDMA_CLK0_SW1_SYSHUB_QOS_CNTL                                                                 0x10014 
#define ixDMA_CLK0_SW0_CL0_CNTL                                                                        0x10018 
#define ixDMA_CLK0_SW0_CL1_CNTL                                                                        0x1001c 
#define ixDMA_CLK0_SW0_CL2_CNTL                                                                        0x10020 
#define ixDMA_CLK0_SW0_CL3_CNTL                                                                        0x10024 
#define ixDMA_CLK0_SW0_CL4_CNTL                                                                        0x10028 
#define ixDMA_CLK0_SW0_CL5_CNTL                                                                        0x1002c 
#define ixDMA_CLK0_SW1_CL0_CNTL                                                                        0x10030 
#define ixDMA_CLK0_SW2_CL0_CNTL                                                                        0x10034 
#define ixSYSHUB_CG_CNTL                                                                               0x10300 
#define ixSYSHUB_TRANS_IDLE                                                                            0x10308 
#define ixSYSHUB_HP_TIMER                                                                              0x1030c 
#define ixSYSHUB_SCRATCH                                                                               0x10f00 
#define ixSYSHUB_DS_CTRL_SHUBCLK                                                                       0x11000 
#define ixSYSHUB_DS_CTRL2_SHUBCLK                                                                      0x11004 
#define ixSYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK                                                    0x11008 
#define ixSYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK                                                       0x1100c 
#define ixDMA_CLK1_SW0_SYSHUB_QOS_CNTL                                                                 0x11010 
#define ixDMA_CLK1_SW1_SYSHUB_QOS_CNTL                                                                 0x11014 
#define ixDMA_CLK1_SW0_CL0_CNTL                                                                        0x11018 
#define ixDMA_CLK1_SW0_CL1_CNTL                                                                        0x1101c 
#define ixDMA_CLK1_SW0_CL2_CNTL                                                                        0x11020 
#define ixDMA_CLK1_SW0_CL3_CNTL                                                                        0x11024 
#define ixDMA_CLK1_SW0_CL4_CNTL                                                                        0x11028 
#define ixDMA_CLK1_SW1_CL0_CNTL                                                                        0x1102c 
#define ixDMA_CLK1_SW1_CL1_CNTL                                                                        0x11030 
#define ixDMA_CLK1_SW1_CL2_CNTL                                                                        0x11034 
#define ixDMA_CLK1_SW1_CL3_CNTL                                                                        0x11038 
#define ixDMA_CLK1_SW1_CL4_CNTL                                                                        0x1103c 




#define ixGDC_RAS_LEAF0_CTRL                                                                           0x1f800 
#define ixGDC_RAS_LEAF1_CTRL                                                                           0x1f804 
#define ixGDC_RAS_LEAF2_CTRL                                                                           0x1f808 
#define ixGDC_RAS_LEAF3_CTRL                                                                           0x1f80c 
#define ixGDC_RAS_LEAF4_CTRL                                                                           0x1f810 
#define ixGDC_RAS_LEAF5_CTRL                                                                           0x1f814 




#define ixSHUB_PF_FLR_RST                                                                              0x1f000 
#define ixSHUB_GFX_DRV_MODE1_RST                                                                       0x1f004 
#define ixSHUB_LINK_RESET                                                                              0x1f008 
#define ixSHUB_PF0_VF_FLR_RST                                                                          0x1f020 
#define ixSHUB_HARD_RST_CTRL                                                                           0x1f040 
#define ixSHUB_SOFT_RST_CTRL                                                                           0x1f044 
#define ixSHUB_SDP_PORT_RST                                                                            0x1f048 







#define mmSBIOS_SCRATCH_0                                                                              0x0048 
#define mmSBIOS_SCRATCH_0_BASE_IDX                                                                     0
#define mmSBIOS_SCRATCH_1                                                                              0x0049 
#define mmSBIOS_SCRATCH_1_BASE_IDX                                                                     0
#define mmSBIOS_SCRATCH_2                                                                              0x004a 
#define mmSBIOS_SCRATCH_2_BASE_IDX                                                                     0
#define mmSBIOS_SCRATCH_3                                                                              0x004b 
#define mmSBIOS_SCRATCH_3_BASE_IDX                                                                     0
#define mmBIOS_SCRATCH_0                                                                               0x004c 
#define mmBIOS_SCRATCH_0_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_1                                                                               0x004d 
#define mmBIOS_SCRATCH_1_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_2                                                                               0x004e 
#define mmBIOS_SCRATCH_2_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_3                                                                               0x004f 
#define mmBIOS_SCRATCH_3_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_4                                                                               0x0050 
#define mmBIOS_SCRATCH_4_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_5                                                                               0x0051 
#define mmBIOS_SCRATCH_5_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_6                                                                               0x0052 
#define mmBIOS_SCRATCH_6_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_7                                                                               0x0053 
#define mmBIOS_SCRATCH_7_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_8                                                                               0x0054 
#define mmBIOS_SCRATCH_8_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_9                                                                               0x0055 
#define mmBIOS_SCRATCH_9_BASE_IDX                                                                      0
#define mmBIOS_SCRATCH_10                                                                              0x0056 
#define mmBIOS_SCRATCH_10_BASE_IDX                                                                     0
#define mmBIOS_SCRATCH_11                                                                              0x0057 
#define mmBIOS_SCRATCH_11_BASE_IDX                                                                     0
#define mmBIOS_SCRATCH_12                                                                              0x0058 
#define mmBIOS_SCRATCH_12_BASE_IDX                                                                     0
#define mmBIOS_SCRATCH_13                                                                              0x0059 
#define mmBIOS_SCRATCH_13_BASE_IDX                                                                     0
#define mmBIOS_SCRATCH_14                                                                              0x005a 
#define mmBIOS_SCRATCH_14_BASE_IDX                                                                     0
#define mmBIOS_SCRATCH_15                                                                              0x005b 
#define mmBIOS_SCRATCH_15_BASE_IDX                                                                     0
#define mmBIF_RLC_INTR_CNTL                                                                            0x0060 
#define mmBIF_RLC_INTR_CNTL_BASE_IDX                                                                   0
#define mmBIF_VCE_INTR_CNTL                                                                            0x0061 
#define mmBIF_VCE_INTR_CNTL_BASE_IDX                                                                   0
#define mmBIF_UVD_INTR_CNTL                                                                            0x0062 
#define mmBIF_UVD_INTR_CNTL_BASE_IDX                                                                   0
#define mmGFX_MMIOREG_CAM_ADDR0                                                                        0x0080 
#define mmGFX_MMIOREG_CAM_ADDR0_BASE_IDX                                                               0
#define mmGFX_MMIOREG_CAM_REMAP_ADDR0                                                                  0x0081 
#define mmGFX_MMIOREG_CAM_REMAP_ADDR0_BASE_IDX                                                         0
#define mmGFX_MMIOREG_CAM_ADDR1                                                                        0x0082 
#define mmGFX_MMIOREG_CAM_ADDR1_BASE_IDX                                                               0
#define mmGFX_MMIOREG_CAM_REMAP_ADDR1                                                                  0x0083 
#define mmGFX_MMIOREG_CAM_REMAP_ADDR1_BASE_IDX                                                         0
#define mmGFX_MMIOREG_CAM_ADDR2                                                                        0x0084 
#define mmGFX_MMIOREG_CAM_ADDR2_BASE_IDX                                                               0
#define mmGFX_MMIOREG_CAM_REMAP_ADDR2                                                                  0x0085 
#define mmGFX_MMIOREG_CAM_REMAP_ADDR2_BASE_IDX                                                         0
#define mmGFX_MMIOREG_CAM_ADDR3                                                                        0x0086 
#define mmGFX_MMIOREG_CAM_ADDR3_BASE_IDX                                                               0
#define mmGFX_MMIOREG_CAM_REMAP_ADDR3                                                                  0x0087 
#define mmGFX_MMIOREG_CAM_REMAP_ADDR3_BASE_IDX                                                         0
#define mmGFX_MMIOREG_CAM_ADDR4                                                                        0x0088 
#define mmGFX_MMIOREG_CAM_ADDR4_BASE_IDX                                                               0
#define mmGFX_MMIOREG_CAM_REMAP_ADDR4                                                                  0x0089 
#define mmGFX_MMIOREG_CAM_REMAP_ADDR4_BASE_IDX                                                         0
#define mmGFX_MMIOREG_CAM_ADDR5                                                                        0x008a 
#define mmGFX_MMIOREG_CAM_ADDR5_BASE_IDX                                                               0
#define mmGFX_MMIOREG_CAM_REMAP_ADDR5                                                                  0x008b 
#define mmGFX_MMIOREG_CAM_REMAP_ADDR5_BASE_IDX                                                         0
#define mmGFX_MMIOREG_CAM_ADDR6                                                                        0x008c 
#define mmGFX_MMIOREG_CAM_ADDR6_BASE_IDX                                                               0
#define mmGFX_MMIOREG_CAM_REMAP_ADDR6                                                                  0x008d 
#define mmGFX_MMIOREG_CAM_REMAP_ADDR6_BASE_IDX                                                         0
#define mmGFX_MMIOREG_CAM_ADDR7                                                                        0x008e 
#define mmGFX_MMIOREG_CAM_ADDR7_BASE_IDX                                                               0
#define mmGFX_MMIOREG_CAM_REMAP_ADDR7                                                                  0x008f 
#define mmGFX_MMIOREG_CAM_REMAP_ADDR7_BASE_IDX                                                         0
#define mmGFX_MMIOREG_CAM_CNTL                                                                         0x0090 
#define mmGFX_MMIOREG_CAM_CNTL_BASE_IDX                                                                0
#define mmGFX_MMIOREG_CAM_ZERO_CPL                                                                     0x0091 
#define mmGFX_MMIOREG_CAM_ZERO_CPL_BASE_IDX                                                            0
#define mmGFX_MMIOREG_CAM_ONE_CPL                                                                      0x0092 
#define mmGFX_MMIOREG_CAM_ONE_CPL_BASE_IDX                                                             0
#define mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL                                                             0x0093 
#define mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL_BASE_IDX                                                    0




#define mmMM_INDEX                                                                                     0x0000 
#define mmMM_INDEX_BASE_IDX                                                                            0
#define mmMM_DATA                                                                                      0x0001 
#define mmMM_DATA_BASE_IDX                                                                             0
#define mmMM_INDEX_HI                                                                                  0x0006 
#define mmMM_INDEX_HI_BASE_IDX                                                                         0
#define mmSYSHUB_INDEX_OVLP                                                                            0x0008 
#define mmSYSHUB_INDEX_OVLP_BASE_IDX                                                                   0
#define mmSYSHUB_DATA_OVLP                                                                             0x0009 
#define mmSYSHUB_DATA_OVLP_BASE_IDX                                                                    0
#define mmPCIE_INDEX                                                                                   0x000c 
#define mmPCIE_INDEX_BASE_IDX                                                                          0
#define mmPCIE_DATA                                                                                    0x000d 
#define mmPCIE_DATA_BASE_IDX                                                                           0
#define mmPCIE_INDEX2                                                                                  0x000e 
#define mmPCIE_INDEX2_BASE_IDX                                                                         0
#define mmPCIE_DATA2                                                                                   0x000f 
#define mmPCIE_DATA2_BASE_IDX                                                                          0




#define mmDN_PCIE_RESERVED                                                                             0x0d60 
#define mmDN_PCIE_RESERVED_BASE_IDX                                                                    0
#define mmDN_PCIE_SCRATCH                                                                              0x0d61 
#define mmDN_PCIE_SCRATCH_BASE_IDX                                                                     0
#define mmDN_PCIE_CNTL                                                                                 0x0d63 
#define mmDN_PCIE_CNTL_BASE_IDX                                                                        0
#define mmDN_PCIE_CONFIG_CNTL                                                                          0x0d64 
#define mmDN_PCIE_CONFIG_CNTL_BASE_IDX                                                                 0
#define mmDN_PCIE_RX_CNTL2                                                                             0x0d65 
#define mmDN_PCIE_RX_CNTL2_BASE_IDX                                                                    0
#define mmDN_PCIE_BUS_CNTL                                                                             0x0d66 
#define mmDN_PCIE_BUS_CNTL_BASE_IDX                                                                    0
#define mmDN_PCIE_CFG_CNTL                                                                             0x0d67 
#define mmDN_PCIE_CFG_CNTL_BASE_IDX                                                                    0
#define mmDN_PCIE_STRAP_F0                                                                             0x0d68 
#define mmDN_PCIE_STRAP_F0_BASE_IDX                                                                    0
#define mmDN_PCIE_STRAP_MISC                                                                           0x0d69 
#define mmDN_PCIE_STRAP_MISC_BASE_IDX                                                                  0
#define mmDN_PCIE_STRAP_MISC2                                                                          0x0d6a 
#define mmDN_PCIE_STRAP_MISC2_BASE_IDX                                                                 0




#define mmPCIEP_RESERVED                                                                               0x0d6c 
#define mmPCIEP_RESERVED_BASE_IDX                                                                      0
#define mmPCIEP_SCRATCH                                                                                0x0d6d 
#define mmPCIEP_SCRATCH_BASE_IDX                                                                       0
#define mmPCIE_ERR_CNTL                                                                                0x0d6f 
#define mmPCIE_ERR_CNTL_BASE_IDX                                                                       0
#define mmPCIE_RX_CNTL                                                                                 0x0d70 
#define mmPCIE_RX_CNTL_BASE_IDX                                                                        0
#define mmPCIE_LC_SPEED_CNTL                                                                           0x0d71 
#define mmPCIE_LC_SPEED_CNTL_BASE_IDX                                                                  0
#define mmPCIE_LC_CNTL2                                                                                0x0d72 
#define mmPCIE_LC_CNTL2_BASE_IDX                                                                       0
#define mmPCIEP_STRAP_MISC                                                                             0x0d73 
#define mmPCIEP_STRAP_MISC_BASE_IDX                                                                    0
#define mmLTR_MSG_INFO_FROM_EP                                                                         0x0d74 
#define mmLTR_MSG_INFO_FROM_EP_BASE_IDX                                                                0




#define mmEP_PCIE_SCRATCH                                                                              0x0d43 
#define mmEP_PCIE_SCRATCH_BASE_IDX                                                                     0
#define mmEP_PCIE_CNTL                                                                                 0x0d45 
#define mmEP_PCIE_CNTL_BASE_IDX                                                                        0
#define mmEP_PCIE_INT_CNTL                                                                             0x0d46 
#define mmEP_PCIE_INT_CNTL_BASE_IDX                                                                    0
#define mmEP_PCIE_INT_STATUS                                                                           0x0d47 
#define mmEP_PCIE_INT_STATUS_BASE_IDX                                                                  0
#define mmEP_PCIE_RX_CNTL2                                                                             0x0d48 
#define mmEP_PCIE_RX_CNTL2_BASE_IDX                                                                    0
#define mmEP_PCIE_BUS_CNTL                                                                             0x0d49 
#define mmEP_PCIE_BUS_CNTL_BASE_IDX                                                                    0
#define mmEP_PCIE_CFG_CNTL                                                                             0x0d4a 
#define mmEP_PCIE_CFG_CNTL_BASE_IDX                                                                    0
#define mmEP_PCIE_OBFF_CNTL                                                                            0x0d4b 
#define mmEP_PCIE_OBFF_CNTL_BASE_IDX                                                                   0
#define mmEP_PCIE_TX_LTR_CNTL                                                                          0x0d4c 
#define mmEP_PCIE_TX_LTR_CNTL_BASE_IDX                                                                 0
#define mmEP_PCIE_STRAP_MISC                                                                           0x0d4f 
#define mmEP_PCIE_STRAP_MISC_BASE_IDX                                                                  0
#define mmEP_PCIE_STRAP_MISC2                                                                          0x0d50 
#define mmEP_PCIE_STRAP_MISC2_BASE_IDX                                                                 0
#define mmEP_PCIE_STRAP_PI                                                                             0x0d51 
#define mmEP_PCIE_STRAP_PI_BASE_IDX                                                                    0
#define mmEP_PCIE_F0_DPA_CAP                                                                           0x0d52 
#define mmEP_PCIE_F0_DPA_CAP_BASE_IDX                                                                  0
#define mmEP_PCIE_F0_DPA_LATENCY_INDICATOR                                                             0x0d53 
#define mmEP_PCIE_F0_DPA_LATENCY_INDICATOR_BASE_IDX                                                    0
#define mmEP_PCIE_F0_DPA_CNTL                                                                          0x0d53 
#define mmEP_PCIE_F0_DPA_CNTL_BASE_IDX                                                                 0
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0                                                             0x0d53 
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0_BASE_IDX                                                    0
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1                                                             0x0d54 
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1_BASE_IDX                                                    0
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2                                                             0x0d54 
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2_BASE_IDX                                                    0
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3                                                             0x0d54 
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3_BASE_IDX                                                    0
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4                                                             0x0d54 
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4_BASE_IDX                                                    0
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5                                                             0x0d55 
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5_BASE_IDX                                                    0
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6                                                             0x0d55 
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6_BASE_IDX                                                    0
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7                                                             0x0d55 
#define mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7_BASE_IDX                                                    0
#define mmEP_PCIE_PME_CONTROL                                                                          0x0d55 
#define mmEP_PCIE_PME_CONTROL_BASE_IDX                                                                 0
#define mmEP_PCIEP_RESERVED                                                                            0x0d56 
#define mmEP_PCIEP_RESERVED_BASE_IDX                                                                   0
#define mmEP_PCIE_TX_CNTL                                                                              0x0d58 
#define mmEP_PCIE_TX_CNTL_BASE_IDX                                                                     0
#define mmEP_PCIE_TX_REQUESTER_ID                                                                      0x0d59 
#define mmEP_PCIE_TX_REQUESTER_ID_BASE_IDX                                                             0
#define mmEP_PCIE_ERR_CNTL                                                                             0x0d5a 
#define mmEP_PCIE_ERR_CNTL_BASE_IDX                                                                    0
#define mmEP_PCIE_RX_CNTL                                                                              0x0d5b 
#define mmEP_PCIE_RX_CNTL_BASE_IDX                                                                     0
#define mmEP_PCIE_LC_SPEED_CNTL                                                                        0x0d5c 
#define mmEP_PCIE_LC_SPEED_CNTL_BASE_IDX                                                               0




#define mmBIF_MM_INDACCESS_CNTL                                                                        0x0e06 
#define mmBIF_MM_INDACCESS_CNTL_BASE_IDX                                                               0
#define mmBUS_CNTL                                                                                     0x0e07 
#define mmBUS_CNTL_BASE_IDX                                                                            0
#define mmBIF_SCRATCH0                                                                                 0x0e08 
#define mmBIF_SCRATCH0_BASE_IDX                                                                        0
#define mmBIF_SCRATCH1                                                                                 0x0e09 
#define mmBIF_SCRATCH1_BASE_IDX                                                                        0
#define mmBX_RESET_EN                                                                                  0x0e0d 
#define mmBX_RESET_EN_BASE_IDX                                                                         0
#define mmMM_CFGREGS_CNTL                                                                              0x0e0e 
#define mmMM_CFGREGS_CNTL_BASE_IDX                                                                     0
#define mmBX_RESET_CNTL                                                                                0x0e10 
#define mmBX_RESET_CNTL_BASE_IDX                                                                       0
#define mmINTERRUPT_CNTL                                                                               0x0e11 
#define mmINTERRUPT_CNTL_BASE_IDX                                                                      0
#define mmINTERRUPT_CNTL2                                                                              0x0e12 
#define mmINTERRUPT_CNTL2_BASE_IDX                                                                     0
#define mmCLKREQB_PAD_CNTL                                                                             0x0e18 
#define mmCLKREQB_PAD_CNTL_BASE_IDX                                                                    0
#define mmCLKREQB_PERF_COUNTER                                                                         0x0e19 
#define mmCLKREQB_PERF_COUNTER_BASE_IDX                                                                0
#define mmBIF_CLK_CTRL                                                                                 0x0e1a 
#define mmBIF_CLK_CTRL_BASE_IDX                                                                        0
#define mmBIF_FEATURES_CONTROL_MISC                                                                    0x0e1b 
#define mmBIF_FEATURES_CONTROL_MISC_BASE_IDX                                                           0
#define mmBIF_DOORBELL_CNTL                                                                            0x0e1c 
#define mmBIF_DOORBELL_CNTL_BASE_IDX                                                                   0
#define mmBIF_DOORBELL_INT_CNTL                                                                        0x0e1d 
#define mmBIF_DOORBELL_INT_CNTL_BASE_IDX                                                               0
#define mmBIF_SLVARB_MODE                                                                              0x0e1e 
#define mmBIF_SLVARB_MODE_BASE_IDX                                                                     0
#define mmBIF_FB_EN                                                                                    0x0e1f 
#define mmBIF_FB_EN_BASE_IDX                                                                           0
#define mmBIF_BUSY_DELAY_CNTR                                                                          0x0e20 
#define mmBIF_BUSY_DELAY_CNTR_BASE_IDX                                                                 0
#define mmBIF_PERFMON_CNTL                                                                             0x0e21 
#define mmBIF_PERFMON_CNTL_BASE_IDX                                                                    0
#define mmBIF_PERFCOUNTER0_RESULT                                                                      0x0e22 
#define mmBIF_PERFCOUNTER0_RESULT_BASE_IDX                                                             0
#define mmBIF_PERFCOUNTER1_RESULT                                                                      0x0e23 
#define mmBIF_PERFCOUNTER1_RESULT_BASE_IDX                                                             0
#define mmBIF_MST_TRANS_PENDING_VF                                                                     0x0e29 
#define mmBIF_MST_TRANS_PENDING_VF_BASE_IDX                                                            0
#define mmBIF_SLV_TRANS_PENDING_VF                                                                     0x0e2a 
#define mmBIF_SLV_TRANS_PENDING_VF_BASE_IDX                                                            0
#define mmBACO_CNTL                                                                                    0x0e2b 
#define mmBACO_CNTL_BASE_IDX                                                                           0
#define mmBIF_BACO_EXIT_TIME0                                                                          0x0e2c 
#define mmBIF_BACO_EXIT_TIME0_BASE_IDX                                                                 0
#define mmBIF_BACO_EXIT_TIMER1                                                                         0x0e2d 
#define mmBIF_BACO_EXIT_TIMER1_BASE_IDX                                                                0
#define mmBIF_BACO_EXIT_TIMER2                                                                         0x0e2e 
#define mmBIF_BACO_EXIT_TIMER2_BASE_IDX                                                                0
#define mmBIF_BACO_EXIT_TIMER3                                                                         0x0e2f 
#define mmBIF_BACO_EXIT_TIMER3_BASE_IDX                                                                0
#define mmBIF_BACO_EXIT_TIMER4                                                                         0x0e30 
#define mmBIF_BACO_EXIT_TIMER4_BASE_IDX                                                                0
#define mmMEM_TYPE_CNTL                                                                                0x0e31 
#define mmMEM_TYPE_CNTL_BASE_IDX                                                                       0
#define mmSMU_BIF_VDDGFX_PWR_STATUS                                                                    0x0e33 
#define mmSMU_BIF_VDDGFX_PWR_STATUS_BASE_IDX                                                           0
#define mmBIF_VDDGFX_GFX0_LOWER                                                                        0x0e34 
#define mmBIF_VDDGFX_GFX0_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX0_UPPER                                                                        0x0e35 
#define mmBIF_VDDGFX_GFX0_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX1_LOWER                                                                        0x0e36 
#define mmBIF_VDDGFX_GFX1_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX1_UPPER                                                                        0x0e37 
#define mmBIF_VDDGFX_GFX1_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX2_LOWER                                                                        0x0e38 
#define mmBIF_VDDGFX_GFX2_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX2_UPPER                                                                        0x0e39 
#define mmBIF_VDDGFX_GFX2_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX3_LOWER                                                                        0x0e3a 
#define mmBIF_VDDGFX_GFX3_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX3_UPPER                                                                        0x0e3b 
#define mmBIF_VDDGFX_GFX3_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX4_LOWER                                                                        0x0e3c 
#define mmBIF_VDDGFX_GFX4_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX4_UPPER                                                                        0x0e3d 
#define mmBIF_VDDGFX_GFX4_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX5_LOWER                                                                        0x0e3e 
#define mmBIF_VDDGFX_GFX5_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_GFX5_UPPER                                                                        0x0e3f 
#define mmBIF_VDDGFX_GFX5_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_RSV1_LOWER                                                                        0x0e40 
#define mmBIF_VDDGFX_RSV1_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_RSV1_UPPER                                                                        0x0e41 
#define mmBIF_VDDGFX_RSV1_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_RSV2_LOWER                                                                        0x0e42 
#define mmBIF_VDDGFX_RSV2_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_RSV2_UPPER                                                                        0x0e43 
#define mmBIF_VDDGFX_RSV2_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_RSV3_LOWER                                                                        0x0e44 
#define mmBIF_VDDGFX_RSV3_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_RSV3_UPPER                                                                        0x0e45 
#define mmBIF_VDDGFX_RSV3_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_RSV4_LOWER                                                                        0x0e46 
#define mmBIF_VDDGFX_RSV4_LOWER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_RSV4_UPPER                                                                        0x0e47 
#define mmBIF_VDDGFX_RSV4_UPPER_BASE_IDX                                                               0
#define mmBIF_VDDGFX_FB_CMP                                                                            0x0e48 
#define mmBIF_VDDGFX_FB_CMP_BASE_IDX                                                                   0
#define mmBIF_DOORBELL_GBLAPER1_LOWER                                                                  0x0e49 
#define mmBIF_DOORBELL_GBLAPER1_LOWER_BASE_IDX                                                         0
#define mmBIF_DOORBELL_GBLAPER1_UPPER                                                                  0x0e4a 
#define mmBIF_DOORBELL_GBLAPER1_UPPER_BASE_IDX                                                         0
#define mmBIF_DOORBELL_GBLAPER2_LOWER                                                                  0x0e4b 
#define mmBIF_DOORBELL_GBLAPER2_LOWER_BASE_IDX                                                         0
#define mmBIF_DOORBELL_GBLAPER2_UPPER                                                                  0x0e4c 
#define mmBIF_DOORBELL_GBLAPER2_UPPER_BASE_IDX                                                         0
#define mmREMAP_HDP_MEM_FLUSH_CNTL                                                                     0x0e4d 
#define mmREMAP_HDP_MEM_FLUSH_CNTL_BASE_IDX                                                            0
#define mmREMAP_HDP_REG_FLUSH_CNTL                                                                     0x0e4e 
#define mmREMAP_HDP_REG_FLUSH_CNTL_BASE_IDX                                                            0
#define mmBIF_RB_CNTL                                                                                  0x0e4f 
#define mmBIF_RB_CNTL_BASE_IDX                                                                         0
#define mmBIF_RB_BASE                                                                                  0x0e50 
#define mmBIF_RB_BASE_BASE_IDX                                                                         0
#define mmBIF_RB_RPTR                                                                                  0x0e51 
#define mmBIF_RB_RPTR_BASE_IDX                                                                         0
#define mmBIF_RB_WPTR                                                                                  0x0e52 
#define mmBIF_RB_WPTR_BASE_IDX                                                                         0
#define mmBIF_RB_WPTR_ADDR_HI                                                                          0x0e53 
#define mmBIF_RB_WPTR_ADDR_HI_BASE_IDX                                                                 0
#define mmBIF_RB_WPTR_ADDR_LO                                                                          0x0e54 
#define mmBIF_RB_WPTR_ADDR_LO_BASE_IDX                                                                 0
#define mmMAILBOX_INDEX                                                                                0x0e55 
#define mmMAILBOX_INDEX_BASE_IDX                                                                       0
#define mmBIF_GPUIOV_RESET_NOTIFICATION                                                                0x0e62 
#define mmBIF_GPUIOV_RESET_NOTIFICATION_BASE_IDX                                                       0
#define mmBIF_UVD_GPUIOV_CFG_SIZE                                                                      0x0e63 
#define mmBIF_UVD_GPUIOV_CFG_SIZE_BASE_IDX                                                             0
#define mmBIF_VCE_GPUIOV_CFG_SIZE                                                                      0x0e64 
#define mmBIF_VCE_GPUIOV_CFG_SIZE_BASE_IDX                                                             0
#define mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE                                                                 0x0e65 
#define mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE_BASE_IDX                                                        0
#define mmBIF_GMI_WRR_WEIGHT                                                                           0x0e66 
#define mmBIF_GMI_WRR_WEIGHT_BASE_IDX                                                                  0
#define mmNBIF_STRAP_WRITE_CTRL                                                                        0x0e67 
#define mmNBIF_STRAP_WRITE_CTRL_BASE_IDX                                                               0
#define mmBIF_PERSTB_PAD_CNTL                                                                          0x0e68 
#define mmBIF_PERSTB_PAD_CNTL_BASE_IDX                                                                 0
#define mmBIF_PX_EN_PAD_CNTL                                                                           0x0e69 
#define mmBIF_PX_EN_PAD_CNTL_BASE_IDX                                                                  0
#define mmBIF_REFPADKIN_PAD_CNTL                                                                       0x0e6a 
#define mmBIF_REFPADKIN_PAD_CNTL_BASE_IDX                                                              0
#define mmBIF_CLKREQB_PAD_CNTL                                                                         0x0e6b 
#define mmBIF_CLKREQB_PAD_CNTL_BASE_IDX                                                                0




#define mmRCC_BACO_CNTL_MISC                                                                           0x0da7 
#define mmRCC_BACO_CNTL_MISC_BASE_IDX                                                                  0
#define mmRCC_RESET_EN                                                                                 0x0da8 
#define mmRCC_RESET_EN_BASE_IDX                                                                        0
#define mmRCC_VDM_SUPPORT                                                                              0x0da9 
#define mmRCC_VDM_SUPPORT_BASE_IDX                                                                     0
#define mmRCC_PEER_REG_RANGE0                                                                          0x0dde 
#define mmRCC_PEER_REG_RANGE0_BASE_IDX                                                                 0
#define mmRCC_PEER_REG_RANGE1                                                                          0x0ddf 
#define mmRCC_PEER_REG_RANGE1_BASE_IDX                                                                 0
#define mmRCC_BUS_CNTL                                                                                 0x0de1 
#define mmRCC_BUS_CNTL_BASE_IDX                                                                        0
#define mmRCC_CONFIG_CNTL                                                                              0x0de2 
#define mmRCC_CONFIG_CNTL_BASE_IDX                                                                     0
#define mmRCC_CONFIG_F0_BASE                                                                           0x0de6 
#define mmRCC_CONFIG_F0_BASE_BASE_IDX                                                                  0
#define mmRCC_CONFIG_APER_SIZE                                                                         0x0de7 
#define mmRCC_CONFIG_APER_SIZE_BASE_IDX                                                                0
#define mmRCC_CONFIG_REG_APER_SIZE                                                                     0x0de8 
#define mmRCC_CONFIG_REG_APER_SIZE_BASE_IDX                                                            0
#define mmRCC_XDMA_LO                                                                                  0x0de9 
#define mmRCC_XDMA_LO_BASE_IDX                                                                         0
#define mmRCC_XDMA_HI                                                                                  0x0dea 
#define mmRCC_XDMA_HI_BASE_IDX                                                                         0
#define mmRCC_FEATURES_CONTROL_MISC                                                                    0x0deb 
#define mmRCC_FEATURES_CONTROL_MISC_BASE_IDX                                                           0
#define mmRCC_BUSNUM_CNTL1                                                                             0x0dec 
#define mmRCC_BUSNUM_CNTL1_BASE_IDX                                                                    0
#define mmRCC_BUSNUM_LIST0                                                                             0x0ded 
#define mmRCC_BUSNUM_LIST0_BASE_IDX                                                                    0
#define mmRCC_BUSNUM_LIST1                                                                             0x0dee 
#define mmRCC_BUSNUM_LIST1_BASE_IDX                                                                    0
#define mmRCC_BUSNUM_CNTL2                                                                             0x0def 
#define mmRCC_BUSNUM_CNTL2_BASE_IDX                                                                    0
#define mmRCC_CAPTURE_HOST_BUSNUM                                                                      0x0df0 
#define mmRCC_CAPTURE_HOST_BUSNUM_BASE_IDX                                                             0
#define mmRCC_HOST_BUSNUM                                                                              0x0df1 
#define mmRCC_HOST_BUSNUM_BASE_IDX                                                                     0
#define mmRCC_PEER0_FB_OFFSET_HI                                                                       0x0df2 
#define mmRCC_PEER0_FB_OFFSET_HI_BASE_IDX                                                              0
#define mmRCC_PEER0_FB_OFFSET_LO                                                                       0x0df3 
#define mmRCC_PEER0_FB_OFFSET_LO_BASE_IDX                                                              0
#define mmRCC_PEER1_FB_OFFSET_HI                                                                       0x0df4 
#define mmRCC_PEER1_FB_OFFSET_HI_BASE_IDX                                                              0
#define mmRCC_PEER1_FB_OFFSET_LO                                                                       0x0df5 
#define mmRCC_PEER1_FB_OFFSET_LO_BASE_IDX                                                              0
#define mmRCC_PEER2_FB_OFFSET_HI                                                                       0x0df6 
#define mmRCC_PEER2_FB_OFFSET_HI_BASE_IDX                                                              0
#define mmRCC_PEER2_FB_OFFSET_LO                                                                       0x0df7 
#define mmRCC_PEER2_FB_OFFSET_LO_BASE_IDX                                                              0
#define mmRCC_PEER3_FB_OFFSET_HI                                                                       0x0df8 
#define mmRCC_PEER3_FB_OFFSET_HI_BASE_IDX                                                              0
#define mmRCC_PEER3_FB_OFFSET_LO                                                                       0x0df9 
#define mmRCC_PEER3_FB_OFFSET_LO_BASE_IDX                                                              0
#define mmRCC_DEVFUNCNUM_LIST0                                                                         0x0dfa 
#define mmRCC_DEVFUNCNUM_LIST0_BASE_IDX                                                                0
#define mmRCC_DEVFUNCNUM_LIST1                                                                         0x0dfb 
#define mmRCC_DEVFUNCNUM_LIST1_BASE_IDX                                                                0
#define mmRCC_DEV0_LINK_CNTL                                                                           0x0dfd 
#define mmRCC_DEV0_LINK_CNTL_BASE_IDX                                                                  0
#define mmRCC_CMN_LINK_CNTL                                                                            0x0dfe 
#define mmRCC_CMN_LINK_CNTL_BASE_IDX                                                                   0
#define mmRCC_EP_REQUESTERID_RESTORE                                                                   0x0dff 
#define mmRCC_EP_REQUESTERID_RESTORE_BASE_IDX                                                          0
#define mmRCC_LTR_LSWITCH_CNTL                                                                         0x0e00 
#define mmRCC_LTR_LSWITCH_CNTL_BASE_IDX                                                                0
#define mmRCC_MH_ARB_CNTL                                                                              0x0e01 
#define mmRCC_MH_ARB_CNTL_BASE_IDX                                                                     0




#define mmGFXMSIX_VECT0_ADDR_LO                                                                        0x10800 
#define mmGFXMSIX_VECT0_ADDR_LO_BASE_IDX                                                               0
#define mmGFXMSIX_VECT0_ADDR_HI                                                                        0x10801 
#define mmGFXMSIX_VECT0_ADDR_HI_BASE_IDX                                                               0
#define mmGFXMSIX_VECT0_MSG_DATA                                                                       0x10802 
#define mmGFXMSIX_VECT0_MSG_DATA_BASE_IDX                                                              0
#define mmGFXMSIX_VECT0_CONTROL                                                                        0x10803 
#define mmGFXMSIX_VECT0_CONTROL_BASE_IDX                                                               0
#define mmGFXMSIX_VECT1_ADDR_LO                                                                        0x10804 
#define mmGFXMSIX_VECT1_ADDR_LO_BASE_IDX                                                               0
#define mmGFXMSIX_VECT1_ADDR_HI                                                                        0x10805 
#define mmGFXMSIX_VECT1_ADDR_HI_BASE_IDX                                                               0
#define mmGFXMSIX_VECT1_MSG_DATA                                                                       0x10806 
#define mmGFXMSIX_VECT1_MSG_DATA_BASE_IDX                                                              0
#define mmGFXMSIX_VECT1_CONTROL                                                                        0x10807 
#define mmGFXMSIX_VECT1_CONTROL_BASE_IDX                                                               0
#define mmGFXMSIX_VECT2_ADDR_LO                                                                        0x10808 
#define mmGFXMSIX_VECT2_ADDR_LO_BASE_IDX                                                               0
#define mmGFXMSIX_VECT2_ADDR_HI                                                                        0x10809 
#define mmGFXMSIX_VECT2_ADDR_HI_BASE_IDX                                                               0
#define mmGFXMSIX_VECT2_MSG_DATA                                                                       0x1080a 
#define mmGFXMSIX_VECT2_MSG_DATA_BASE_IDX                                                              0
#define mmGFXMSIX_VECT2_CONTROL                                                                        0x1080b 
#define mmGFXMSIX_VECT2_CONTROL_BASE_IDX                                                               0
#define mmGFXMSIX_PBA                                                                                  0x10c00 
#define mmGFXMSIX_PBA_BASE_IDX                                                                         0




#define mmRCC_DEV0_PORT_STRAP0                                                                         0x0d27 
#define mmRCC_DEV0_PORT_STRAP0_BASE_IDX                                                                0
#define mmRCC_DEV0_PORT_STRAP1                                                                         0x0d28 
#define mmRCC_DEV0_PORT_STRAP1_BASE_IDX                                                                0
#define mmRCC_DEV0_PORT_STRAP2                                                                         0x0d29 
#define mmRCC_DEV0_PORT_STRAP2_BASE_IDX                                                                0
#define mmRCC_DEV0_PORT_STRAP3                                                                         0x0d2a 
#define mmRCC_DEV0_PORT_STRAP3_BASE_IDX                                                                0
#define mmRCC_DEV0_PORT_STRAP4                                                                         0x0d2b 
#define mmRCC_DEV0_PORT_STRAP4_BASE_IDX                                                                0
#define mmRCC_DEV0_PORT_STRAP5                                                                         0x0d2c 
#define mmRCC_DEV0_PORT_STRAP5_BASE_IDX                                                                0
#define mmRCC_DEV0_PORT_STRAP6                                                                         0x0d2d 
#define mmRCC_DEV0_PORT_STRAP6_BASE_IDX                                                                0
#define mmRCC_DEV0_PORT_STRAP7                                                                         0x0d2e 
#define mmRCC_DEV0_PORT_STRAP7_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF0_STRAP0                                                                         0x0d2f 
#define mmRCC_DEV0_EPF0_STRAP0_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF0_STRAP1                                                                         0x0d30 
#define mmRCC_DEV0_EPF0_STRAP1_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF0_STRAP13                                                                        0x0d31 
#define mmRCC_DEV0_EPF0_STRAP13_BASE_IDX                                                               0
#define mmRCC_DEV0_EPF0_STRAP2                                                                         0x0d32 
#define mmRCC_DEV0_EPF0_STRAP2_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF0_STRAP3                                                                         0x0d33 
#define mmRCC_DEV0_EPF0_STRAP3_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF0_STRAP4                                                                         0x0d34 
#define mmRCC_DEV0_EPF0_STRAP4_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF0_STRAP5                                                                         0x0d35 
#define mmRCC_DEV0_EPF0_STRAP5_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF0_STRAP8                                                                         0x0d36 
#define mmRCC_DEV0_EPF0_STRAP8_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF0_STRAP9                                                                         0x0d37 
#define mmRCC_DEV0_EPF0_STRAP9_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF1_STRAP0                                                                         0x0d38 
#define mmRCC_DEV0_EPF1_STRAP0_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF1_STRAP10                                                                        0x0d39 
#define mmRCC_DEV0_EPF1_STRAP10_BASE_IDX                                                               0
#define mmRCC_DEV0_EPF1_STRAP11                                                                        0x0d3a 
#define mmRCC_DEV0_EPF1_STRAP11_BASE_IDX                                                               0
#define mmRCC_DEV0_EPF1_STRAP12                                                                        0x0d3b 
#define mmRCC_DEV0_EPF1_STRAP12_BASE_IDX                                                               0
#define mmRCC_DEV0_EPF1_STRAP13                                                                        0x0d3c 
#define mmRCC_DEV0_EPF1_STRAP13_BASE_IDX                                                               0
#define mmRCC_DEV0_EPF1_STRAP2                                                                         0x0d3d 
#define mmRCC_DEV0_EPF1_STRAP2_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF1_STRAP3                                                                         0x0d3e 
#define mmRCC_DEV0_EPF1_STRAP3_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF1_STRAP4                                                                         0x0d3f 
#define mmRCC_DEV0_EPF1_STRAP4_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF1_STRAP5                                                                         0x0d40 
#define mmRCC_DEV0_EPF1_STRAP5_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF1_STRAP6                                                                         0x0d41 
#define mmRCC_DEV0_EPF1_STRAP6_BASE_IDX                                                                0
#define mmRCC_DEV0_EPF1_STRAP7                                                                         0x0d42 
#define mmRCC_DEV0_EPF1_STRAP7_BASE_IDX                                                                0




#define mmBIF_BME_STATUS                                                                               0x0e0b 
#define mmBIF_BME_STATUS_BASE_IDX                                                                      0
#define mmBIF_ATOMIC_ERR_LOG                                                                           0x0e0c 
#define mmBIF_ATOMIC_ERR_LOG_BASE_IDX                                                                  0
#define mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH                                                         0x0e13 
#define mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH_BASE_IDX                                                0
#define mmDOORBELL_SELFRING_GPA_APER_BASE_LOW                                                          0x0e14 
#define mmDOORBELL_SELFRING_GPA_APER_BASE_LOW_BASE_IDX                                                 0
#define mmDOORBELL_SELFRING_GPA_APER_CNTL                                                              0x0e15 
#define mmDOORBELL_SELFRING_GPA_APER_CNTL_BASE_IDX                                                     0
#define mmHDP_REG_COHERENCY_FLUSH_CNTL                                                                 0x0e16 
#define mmHDP_REG_COHERENCY_FLUSH_CNTL_BASE_IDX                                                        0
#define mmHDP_MEM_COHERENCY_FLUSH_CNTL                                                                 0x0e17 
#define mmHDP_MEM_COHERENCY_FLUSH_CNTL_BASE_IDX                                                        0
#define mmGPU_HDP_FLUSH_REQ                                                                            0x0e26 
#define mmGPU_HDP_FLUSH_REQ_BASE_IDX                                                                   0
#define mmGPU_HDP_FLUSH_DONE                                                                           0x0e27 
#define mmGPU_HDP_FLUSH_DONE_BASE_IDX                                                                  0
#define mmBIF_TRANS_PENDING                                                                            0x0e28 
#define mmBIF_TRANS_PENDING_BASE_IDX                                                                   0
#define mmMAILBOX_MSGBUF_TRN_DW0                                                                       0x0e56 
#define mmMAILBOX_MSGBUF_TRN_DW0_BASE_IDX                                                              0
#define mmMAILBOX_MSGBUF_TRN_DW1                                                                       0x0e57 
#define mmMAILBOX_MSGBUF_TRN_DW1_BASE_IDX                                                              0
#define mmMAILBOX_MSGBUF_TRN_DW2                                                                       0x0e58 
#define mmMAILBOX_MSGBUF_TRN_DW2_BASE_IDX                                                              0
#define mmMAILBOX_MSGBUF_TRN_DW3                                                                       0x0e59 
#define mmMAILBOX_MSGBUF_TRN_DW3_BASE_IDX                                                              0
#define mmMAILBOX_MSGBUF_RCV_DW0                                                                       0x0e5a 
#define mmMAILBOX_MSGBUF_RCV_DW0_BASE_IDX                                                              0
#define mmMAILBOX_MSGBUF_RCV_DW1                                                                       0x0e5b 
#define mmMAILBOX_MSGBUF_RCV_DW1_BASE_IDX                                                              0
#define mmMAILBOX_MSGBUF_RCV_DW2                                                                       0x0e5c 
#define mmMAILBOX_MSGBUF_RCV_DW2_BASE_IDX                                                              0
#define mmMAILBOX_MSGBUF_RCV_DW3                                                                       0x0e5d 
#define mmMAILBOX_MSGBUF_RCV_DW3_BASE_IDX                                                              0
#define mmMAILBOX_CONTROL                                                                              0x0e5e 
#define mmMAILBOX_CONTROL_BASE_IDX                                                                     0
#define mmMAILBOX_INT_CNTL                                                                             0x0e5f 
#define mmMAILBOX_INT_CNTL_BASE_IDX                                                                    0
#define mmBIF_VMHV_MAILBOX                                                                             0x0e60 
#define mmBIF_VMHV_MAILBOX_BASE_IDX                                                                    0




#define mmRCC_DOORBELL_APER_EN                                                                         0x0de0 
#define mmRCC_DOORBELL_APER_EN_BASE_IDX                                                                0
#define mmRCC_CONFIG_MEMSIZE                                                                           0x0de3 
#define mmRCC_CONFIG_MEMSIZE_BASE_IDX                                                                  0
#define mmRCC_CONFIG_RESERVED                                                                          0x0de4 
#define mmRCC_CONFIG_RESERVED_BASE_IDX                                                                 0
#ifndef mmRCC_IOV_FUNC_IDENTIFIER
#define mmRCC_IOV_FUNC_IDENTIFIER                                                                      0x0de5 
#define mmRCC_IOV_FUNC_IDENTIFIER_BASE_IDX                                                             0
#endif




#define mmSYSHUB_INDEX                                                                                 0x0008 
#define mmSYSHUB_INDEX_BASE_IDX                                                                        0
#define mmSYSHUB_DATA                                                                                  0x0009 
#define mmSYSHUB_DATA_BASE_IDX                                                                         0




#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP0                                                        0x403c000 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP0_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP1                                                        0x403c001 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP1_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP2                                                        0x403c002 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP2_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP3                                                        0x403c003 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP3_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP4                                                        0x403c004 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP4_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP5                                                        0x403c005 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP5_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP6                                                        0x403c006 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP6_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP7                                                        0x403c007 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_PORT_STRAP7_BASE_IDX                                               3
#define mmRCC_DEV1_PORT_STRAP0                                                                         0x403c080 
#define mmRCC_DEV1_PORT_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV1_PORT_STRAP1                                                                         0x403c081 
#define mmRCC_DEV1_PORT_STRAP1_BASE_IDX                                                                3
#define mmRCC_DEV1_PORT_STRAP2                                                                         0x403c082 
#define mmRCC_DEV1_PORT_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV1_PORT_STRAP3                                                                         0x403c083 
#define mmRCC_DEV1_PORT_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV1_PORT_STRAP4                                                                         0x403c084 
#define mmRCC_DEV1_PORT_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV1_PORT_STRAP5                                                                         0x403c085 
#define mmRCC_DEV1_PORT_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV1_PORT_STRAP6                                                                         0x403c086 
#define mmRCC_DEV1_PORT_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV1_PORT_STRAP7                                                                         0x403c087 
#define mmRCC_DEV1_PORT_STRAP7_BASE_IDX                                                                3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP0                                                        0x403cc00 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP0_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP1                                                        0x403cc01 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP1_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP2                                                        0x403cc02 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP2_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP3                                                        0x403cc03 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP3_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP4                                                        0x403cc04 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP4_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP5                                                        0x403cc05 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP5_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP8                                                        0x403cc08 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP8_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP9                                                        0x403cc09 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP9_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP13                                                       0x403cc0d 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF0_STRAP13_BASE_IDX                                              3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP0                                                        0x403cc80 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP0_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP2                                                        0x403cc82 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP2_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP3                                                        0x403cc83 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP3_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP4                                                        0x403cc84 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP4_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP5                                                        0x403cc85 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP5_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP6                                                        0x403cc86 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP6_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP7                                                        0x403cc87 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP7_BASE_IDX                                               3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP10                                                       0x403cc8a 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP10_BASE_IDX                                              3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP11                                                       0x403cc8b 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP11_BASE_IDX                                              3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP12                                                       0x403cc8c 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP12_BASE_IDX                                              3
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP13                                                       0x403cc8d 
#define mmRCCSTRAPRCCSTRAP_RCC_DEV0_EPF1_STRAP13_BASE_IDX                                              3
#define mmRCC_DEV0_EPF2_STRAP0                                                                         0x403cd00 
#define mmRCC_DEV0_EPF2_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF2_STRAP2                                                                         0x403cd02 
#define mmRCC_DEV0_EPF2_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF2_STRAP3                                                                         0x403cd03 
#define mmRCC_DEV0_EPF2_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF2_STRAP4                                                                         0x403cd04 
#define mmRCC_DEV0_EPF2_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF2_STRAP5                                                                         0x403cd05 
#define mmRCC_DEV0_EPF2_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF2_STRAP6                                                                         0x403cd06 
#define mmRCC_DEV0_EPF2_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF2_STRAP13                                                                        0x403cd0d 
#define mmRCC_DEV0_EPF2_STRAP13_BASE_IDX                                                               3
#define mmRCC_DEV0_EPF3_STRAP0                                                                         0x403cd80 
#define mmRCC_DEV0_EPF3_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF3_STRAP2                                                                         0x403cd82 
#define mmRCC_DEV0_EPF3_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF3_STRAP3                                                                         0x403cd83 
#define mmRCC_DEV0_EPF3_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF3_STRAP4                                                                         0x403cd84 
#define mmRCC_DEV0_EPF3_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF3_STRAP5                                                                         0x403cd85 
#define mmRCC_DEV0_EPF3_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF3_STRAP6                                                                         0x403cd86 
#define mmRCC_DEV0_EPF3_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF3_STRAP13                                                                        0x403cd8d 
#define mmRCC_DEV0_EPF3_STRAP13_BASE_IDX                                                               3
#define mmRCC_DEV0_EPF4_STRAP0                                                                         0x403ce00 
#define mmRCC_DEV0_EPF4_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF4_STRAP2                                                                         0x403ce02 
#define mmRCC_DEV0_EPF4_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF4_STRAP3                                                                         0x403ce03 
#define mmRCC_DEV0_EPF4_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF4_STRAP4                                                                         0x403ce04 
#define mmRCC_DEV0_EPF4_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF4_STRAP5                                                                         0x403ce05 
#define mmRCC_DEV0_EPF4_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF4_STRAP6                                                                         0x403ce06 
#define mmRCC_DEV0_EPF4_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF4_STRAP13                                                                        0x403ce0d 
#define mmRCC_DEV0_EPF4_STRAP13_BASE_IDX                                                               3
#define mmRCC_DEV0_EPF5_STRAP0                                                                         0x403ce80 
#define mmRCC_DEV0_EPF5_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF5_STRAP2                                                                         0x403ce82 
#define mmRCC_DEV0_EPF5_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF5_STRAP3                                                                         0x403ce83 
#define mmRCC_DEV0_EPF5_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF5_STRAP4                                                                         0x403ce84 
#define mmRCC_DEV0_EPF5_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF5_STRAP5                                                                         0x403ce85 
#define mmRCC_DEV0_EPF5_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF5_STRAP6                                                                         0x403ce86 
#define mmRCC_DEV0_EPF5_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF5_STRAP13                                                                        0x403ce8d 
#define mmRCC_DEV0_EPF5_STRAP13_BASE_IDX                                                               3
#define mmRCC_DEV0_EPF6_STRAP0                                                                         0x403cf00 
#define mmRCC_DEV0_EPF6_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF6_STRAP2                                                                         0x403cf02 
#define mmRCC_DEV0_EPF6_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF6_STRAP3                                                                         0x403cf03 
#define mmRCC_DEV0_EPF6_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF6_STRAP4                                                                         0x403cf04 
#define mmRCC_DEV0_EPF6_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF6_STRAP5                                                                         0x403cf05 
#define mmRCC_DEV0_EPF6_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF6_STRAP6                                                                         0x403cf06 
#define mmRCC_DEV0_EPF6_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF6_STRAP13                                                                        0x403cf0d 
#define mmRCC_DEV0_EPF6_STRAP13_BASE_IDX                                                               3
#define mmRCC_DEV0_EPF7_STRAP0                                                                         0x403cf80 
#define mmRCC_DEV0_EPF7_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF7_STRAP2                                                                         0x403cf82 
#define mmRCC_DEV0_EPF7_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF7_STRAP3                                                                         0x403cf83 
#define mmRCC_DEV0_EPF7_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF7_STRAP4                                                                         0x403cf84 
#define mmRCC_DEV0_EPF7_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF7_STRAP5                                                                         0x403cf85 
#define mmRCC_DEV0_EPF7_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF7_STRAP6                                                                         0x403cf86 
#define mmRCC_DEV0_EPF7_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV0_EPF7_STRAP13                                                                        0x403cf8d 
#define mmRCC_DEV0_EPF7_STRAP13_BASE_IDX                                                               3
#define mmRCC_DEV1_EPF0_STRAP0                                                                         0x403d000 
#define mmRCC_DEV1_EPF0_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF0_STRAP2                                                                         0x403d002 
#define mmRCC_DEV1_EPF0_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF0_STRAP3                                                                         0x403d003 
#define mmRCC_DEV1_EPF0_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF0_STRAP4                                                                         0x403d004 
#define mmRCC_DEV1_EPF0_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF0_STRAP5                                                                         0x403d005 
#define mmRCC_DEV1_EPF0_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF0_STRAP6                                                                         0x403d006 
#define mmRCC_DEV1_EPF0_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF0_STRAP13                                                                        0x403d00d 
#define mmRCC_DEV1_EPF0_STRAP13_BASE_IDX                                                               3
#define mmRCC_DEV1_EPF1_STRAP0                                                                         0x403d080 
#define mmRCC_DEV1_EPF1_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF1_STRAP2                                                                         0x403d082 
#define mmRCC_DEV1_EPF1_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF1_STRAP3                                                                         0x403d083 
#define mmRCC_DEV1_EPF1_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF1_STRAP4                                                                         0x403d084 
#define mmRCC_DEV1_EPF1_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF1_STRAP5                                                                         0x403d085 
#define mmRCC_DEV1_EPF1_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF1_STRAP6                                                                         0x403d086 
#define mmRCC_DEV1_EPF1_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF1_STRAP13                                                                        0x403d08d 
#define mmRCC_DEV1_EPF1_STRAP13_BASE_IDX                                                               3
#define mmRCC_DEV1_EPF2_STRAP0                                                                         0x403d100 
#define mmRCC_DEV1_EPF2_STRAP0_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF2_STRAP2                                                                         0x403d102 
#define mmRCC_DEV1_EPF2_STRAP2_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF2_STRAP3                                                                         0x403d103 
#define mmRCC_DEV1_EPF2_STRAP3_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF2_STRAP4                                                                         0x403d104 
#define mmRCC_DEV1_EPF2_STRAP4_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF2_STRAP5                                                                         0x403d105 
#define mmRCC_DEV1_EPF2_STRAP5_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF2_STRAP6                                                                         0x403d106 
#define mmRCC_DEV1_EPF2_STRAP6_BASE_IDX                                                                3
#define mmRCC_DEV1_EPF2_STRAP13                                                                        0x403d10d 
#define mmRCC_DEV1_EPF2_STRAP13_BASE_IDX                                                               3




#define ixHARD_RST_CTRL                                                                                0x38000 
#define ixRSMU_SOFT_RST_CTRL                                                                           0x38004 
#define ixSELF_SOFT_RST                                                                                0x38008 
#define ixGFX_DRV_MODE1_RST_CTRL                                                                       0x3800c 
#define ixBIF_RST_MISC_CTRL                                                                            0x38010 
#define ixBIF_RST_MISC_CTRL2                                                                           0x38014 
#define ixBIF_RST_MISC_CTRL3                                                                           0x38018 
#define ixBIF_RST_GFXVF_FLR_IDLE                                                                       0x3801c 
#define ixDEV0_PF0_FLR_RST_CTRL                                                                        0x38020 
#define ixDEV0_PF1_FLR_RST_CTRL                                                                        0x38024 
#define ixDEV0_PF2_FLR_RST_CTRL                                                                        0x38028 
#define ixDEV0_PF3_FLR_RST_CTRL                                                                        0x3802c 
#define ixDEV0_PF4_FLR_RST_CTRL                                                                        0x38030 
#define ixDEV0_PF5_FLR_RST_CTRL                                                                        0x38034 
#define ixDEV0_PF6_FLR_RST_CTRL                                                                        0x38038 
#define ixDEV0_PF7_FLR_RST_CTRL                                                                        0x3803c 
#define ixBIF_INST_RESET_INTR_STS                                                                      0x38040 
#define ixBIF_PF_FLR_INTR_STS                                                                          0x38044 
#define ixBIF_D3HOTD0_INTR_STS                                                                         0x38048 
#define ixBIF_POWER_INTR_STS                                                                           0x38050 
#define ixBIF_PF_DSTATE_INTR_STS                                                                       0x38054 
#define ixBIF_PF0_VF_FLR_INTR_STS                                                                      0x38060 
#define ixBIF_INST_RESET_INTR_MASK                                                                     0x38080 
#define ixBIF_PF_FLR_INTR_MASK                                                                         0x38084 
#define ixBIF_D3HOTD0_INTR_MASK                                                                        0x38088 
#define ixBIF_POWER_INTR_MASK                                                                          0x38090 
#define ixBIF_PF_DSTATE_INTR_MASK                                                                      0x38094 
#define ixBIF_PF0_VF_FLR_INTR_MASK                                                                     0x380a0 
#define ixBIF_PF_FLR_RST                                                                               0x38100 
#define ixBIF_PF0_VF_FLR_RST                                                                           0x38120 
#define ixBIF_DEV0_PF0_DSTATE_VALUE                                                                    0x38140 
#define ixBIF_DEV0_PF1_DSTATE_VALUE                                                                    0x38144 
#define ixBIF_DEV0_PF2_DSTATE_VALUE                                                                    0x38148 
#define ixBIF_DEV0_PF3_DSTATE_VALUE                                                                    0x3814c 
#define ixBIF_DEV0_PF4_DSTATE_VALUE                                                                    0x38150 
#define ixBIF_DEV0_PF5_DSTATE_VALUE                                                                    0x38154 
#define ixBIF_DEV0_PF6_DSTATE_VALUE                                                                    0x38158 
#define ixBIF_DEV0_PF7_DSTATE_VALUE                                                                    0x3815c 
#define ixDEV0_PF0_D3HOTD0_RST_CTRL                                                                    0x381e0 
#define ixDEV0_PF1_D3HOTD0_RST_CTRL                                                                    0x381e4 
#define ixDEV0_PF2_D3HOTD0_RST_CTRL                                                                    0x381e8 
#define ixDEV0_PF3_D3HOTD0_RST_CTRL                                                                    0x381ec 
#define ixDEV0_PF4_D3HOTD0_RST_CTRL                                                                    0x381f0 
#define ixDEV0_PF5_D3HOTD0_RST_CTRL                                                                    0x381f4 
#define ixDEV0_PF6_D3HOTD0_RST_CTRL                                                                    0x381f8 
#define ixDEV0_PF7_D3HOTD0_RST_CTRL                                                                    0x381fc 
#define ixBIF_PORT0_DSTATE_VALUE                                                                       0x388c0 




#define ixMISC_SCRATCH                                                                                 0x3a000 
#define ixINTR_LINE_POLARITY                                                                           0x3a004 
#define ixINTR_LINE_ENABLE                                                                             0x3a008 
#define ixOUTSTANDING_VC_ALLOC                                                                         0x3a00c 
#define ixBIFC_MISC_CTRL0                                                                              0x3a010 
#define ixBIFC_MISC_CTRL1                                                                              0x3a014 
#define ixBIFC_BME_ERR_LOG                                                                             0x3a018 
#define ixBIFC_RCCBIH_BME_ERR_LOG                                                                      0x3a01c 
#define ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1                                                            0x3a020 
#define ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3                                                            0x3a024 
#define ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5                                                            0x3a028 
#define ixBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7                                                            0x3a02c 
#define ixNBIF_VWIRE_CTRL                                                                              0x3a040 
#define ixNBIF_SMN_VWR_VCHG_DIS_CTRL                                                                   0x3a044 
#define ixNBIF_SMN_VWR_VCHG_RST_CTRL0                                                                  0x3a048 
#define ixNBIF_SMN_VWR_VCHG_TRIG                                                                       0x3a050 
#define ixNBIF_SMN_VWR_WTRIG_CNTL                                                                      0x3a054 
#define ixNBIF_SMN_VWR_VCHG_DIS_CTRL_1                                                                 0x3a058 
#define ixNBIF_MGCG_CTRL                                                                               0x3a05c 
#define ixNBIF_DS_CTRL_LCLK                                                                            0x3a060 
#define ixSMN_MST_CNTL0                                                                                0x3a064 
#define ixSMN_MST_EP_CNTL1                                                                             0x3a068 
#define ixSMN_MST_EP_CNTL2                                                                             0x3a06c 
#define ixNBIF_SDP_VWR_VCHG_DIS_CTRL                                                                   0x3a070 
#define ixNBIF_SDP_VWR_VCHG_RST_CTRL0                                                                  0x3a074 
#define ixNBIF_SDP_VWR_VCHG_RST_CTRL1                                                                  0x3a078 
#define ixNBIF_SDP_VWR_VCHG_TRIG                                                                       0x3a07c 
#define ixBME_DUMMY_CNTL_0                                                                             0x3a098 
#define ixBIFC_THT_CNTL                                                                                0x3a09c 
#define ixBIFC_HSTARB_CNTL                                                                             0x3a0a0 
#define ixBIFC_GSI_CNTL                                                                                0x3a0a4 
#define ixBIFC_PCIEFUNC_CNTL                                                                           0x3a0a8 
#define ixBIFC_SDP_CNTL_0                                                                              0x3a0b0 
#define ixBIFC_PERF_CNTL_0                                                                             0x3a0c0 
#define ixBIFC_PERF_CNTL_1                                                                             0x3a0c4 
#define ixBIFC_PERF_CNT_MMIO_RD                                                                        0x3a0c8 
#define ixBIFC_PERF_CNT_MMIO_WR                                                                        0x3a0cc 
#define ixBIFC_PERF_CNT_DMA_RD                                                                         0x3a0d0 
#define ixBIFC_PERF_CNT_DMA_WR                                                                         0x3a0d4 
#define ixNBIF_REGIF_ERRSET_CTRL                                                                       0x3a0d8 
#define ixSMN_MST_EP_CNTL3                                                                             0x3a0f0 
#define ixSMN_MST_EP_CNTL4                                                                             0x3a0f4 
#define ixBIF_SELFRING_BUFFER_VID                                                                      0x3a100 
#define ixBIF_SELFRING_VECTOR_CNTL                                                                     0x3a104 




#define ixBIF_RAS_LEAF0_CTRL                                                                           0x39000 
#define ixBIF_RAS_LEAF1_CTRL                                                                           0x39004 
#define ixBIF_RAS_LEAF2_CTRL                                                                           0x39008 
#define ixBIF_RAS_MISC_CTRL                                                                            0x39100 
#define ixBIF_IOHUB_RAS_IH_CNTL                                                                        0x39ff8 
#define ixBIF_RAS_VWR_FROM_IOHUB                                                                       0x39ffc 




#define ixRCC_PFC_LTR_CNTL                                                                             0x0100 
#define ixRCC_PFC_PME_RESTORE                                                                          0x0104 
#define ixRCC_PFC_STICKY_RESTORE_0                                                                     0x0108 
#define ixRCC_PFC_STICKY_RESTORE_1                                                                     0x010c 
#define ixRCC_PFC_STICKY_RESTORE_2                                                                     0x0110 
#define ixRCC_PFC_STICKY_RESTORE_3                                                                     0x0114 
#define ixRCC_PFC_STICKY_RESTORE_4                                                                     0x0118 
#define ixRCC_PFC_STICKY_RESTORE_5                                                                     0x011c 
#define ixRCC_PFC_AUXPWR_CNTL                                                                          0x0120 




#define ixRCCPFCAMDGFXAZ_RCC_PFC_LTR_CNTL                                                              0x0100 
#define ixRCCPFCAMDGFXAZ_RCC_PFC_PME_RESTORE                                                           0x0104 
#define ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_0                                                      0x0108 
#define ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_1                                                      0x010c 
#define ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_2                                                      0x0110 
#define ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_3                                                      0x0114 
#define ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_4                                                      0x0118 
#define ixRCCPFCAMDGFXAZ_RCC_PFC_STICKY_RESTORE_5                                                      0x011c 
#define ixRCCPFCAMDGFXAZ_RCC_PFC_AUXPWR_CNTL                                                           0x0120 




#define ixPCIEMSIX_VECT0_ADDR_LO                                                                       0x0000 
#define ixPCIEMSIX_VECT0_ADDR_HI                                                                       0x0004 
#define ixPCIEMSIX_VECT0_MSG_DATA                                                                      0x0008 
#define ixPCIEMSIX_VECT0_CONTROL                                                                       0x000c 
#define ixPCIEMSIX_VECT1_ADDR_LO                                                                       0x0010 
#define ixPCIEMSIX_VECT1_ADDR_HI                                                                       0x0014 
#define ixPCIEMSIX_VECT1_MSG_DATA                                                                      0x0018 
#define ixPCIEMSIX_VECT1_CONTROL                                                                       0x001c 
#define ixPCIEMSIX_VECT2_ADDR_LO                                                                       0x0020 
#define ixPCIEMSIX_VECT2_ADDR_HI                                                                       0x0024 
#define ixPCIEMSIX_VECT2_MSG_DATA                                                                      0x0028 
#define ixPCIEMSIX_VECT2_CONTROL                                                                       0x002c 
#define ixPCIEMSIX_VECT3_ADDR_LO                                                                       0x0030 
#define ixPCIEMSIX_VECT3_ADDR_HI                                                                       0x0034 
#define ixPCIEMSIX_VECT3_MSG_DATA                                                                      0x0038 
#define ixPCIEMSIX_VECT3_CONTROL                                                                       0x003c 
#define ixPCIEMSIX_VECT4_ADDR_LO                                                                       0x0040 
#define ixPCIEMSIX_VECT4_ADDR_HI                                                                       0x0044 
#define ixPCIEMSIX_VECT4_MSG_DATA                                                                      0x0048 
#define ixPCIEMSIX_VECT4_CONTROL                                                                       0x004c 
#define ixPCIEMSIX_VECT5_ADDR_LO                                                                       0x0050 
#define ixPCIEMSIX_VECT5_ADDR_HI                                                                       0x0054 
#define ixPCIEMSIX_VECT5_MSG_DATA                                                                      0x0058 
#define ixPCIEMSIX_VECT5_CONTROL                                                                       0x005c 
#define ixPCIEMSIX_VECT6_ADDR_LO                                                                       0x0060 
#define ixPCIEMSIX_VECT6_ADDR_HI                                                                       0x0064 
#define ixPCIEMSIX_VECT6_MSG_DATA                                                                      0x0068 
#define ixPCIEMSIX_VECT6_CONTROL                                                                       0x006c 
#define ixPCIEMSIX_VECT7_ADDR_LO                                                                       0x0070 
#define ixPCIEMSIX_VECT7_ADDR_HI                                                                       0x0074 
#define ixPCIEMSIX_VECT7_MSG_DATA                                                                      0x0078 
#define ixPCIEMSIX_VECT7_CONTROL                                                                       0x007c 
#define ixPCIEMSIX_VECT8_ADDR_LO                                                                       0x0080 
#define ixPCIEMSIX_VECT8_ADDR_HI                                                                       0x0084 
#define ixPCIEMSIX_VECT8_MSG_DATA                                                                      0x0088 
#define ixPCIEMSIX_VECT8_CONTROL                                                                       0x008c 
#define ixPCIEMSIX_VECT9_ADDR_LO                                                                       0x0090 
#define ixPCIEMSIX_VECT9_ADDR_HI                                                                       0x0094 
#define ixPCIEMSIX_VECT9_MSG_DATA                                                                      0x0098 
#define ixPCIEMSIX_VECT9_CONTROL                                                                       0x009c 
#define ixPCIEMSIX_VECT10_ADDR_LO                                                                      0x00a0 
#define ixPCIEMSIX_VECT10_ADDR_HI                                                                      0x00a4 
#define ixPCIEMSIX_VECT10_MSG_DATA                                                                     0x00a8 
#define ixPCIEMSIX_VECT10_CONTROL                                                                      0x00ac 
#define ixPCIEMSIX_VECT11_ADDR_LO                                                                      0x00b0 
#define ixPCIEMSIX_VECT11_ADDR_HI                                                                      0x00b4 
#define ixPCIEMSIX_VECT11_MSG_DATA                                                                     0x00b8 
#define ixPCIEMSIX_VECT11_CONTROL                                                                      0x00bc 
#define ixPCIEMSIX_VECT12_ADDR_LO                                                                      0x00c0 
#define ixPCIEMSIX_VECT12_ADDR_HI                                                                      0x00c4 
#define ixPCIEMSIX_VECT12_MSG_DATA                                                                     0x00c8 
#define ixPCIEMSIX_VECT12_CONTROL                                                                      0x00cc 
#define ixPCIEMSIX_VECT13_ADDR_LO                                                                      0x00d0 
#define ixPCIEMSIX_VECT13_ADDR_HI                                                                      0x00d4 
#define ixPCIEMSIX_VECT13_MSG_DATA                                                                     0x00d8 
#define ixPCIEMSIX_VECT13_CONTROL                                                                      0x00dc 
#define ixPCIEMSIX_VECT14_ADDR_LO                                                                      0x00e0 
#define ixPCIEMSIX_VECT14_ADDR_HI                                                                      0x00e4 
#define ixPCIEMSIX_VECT14_MSG_DATA                                                                     0x00e8 
#define ixPCIEMSIX_VECT14_CONTROL                                                                      0x00ec 
#define ixPCIEMSIX_VECT15_ADDR_LO                                                                      0x00f0 
#define ixPCIEMSIX_VECT15_ADDR_HI                                                                      0x00f4 
#define ixPCIEMSIX_VECT15_MSG_DATA                                                                     0x00f8 
#define ixPCIEMSIX_VECT15_CONTROL                                                                      0x00fc 
#define ixPCIEMSIX_VECT16_ADDR_LO                                                                      0x0100 
#define ixPCIEMSIX_VECT16_ADDR_HI                                                                      0x0104 
#define ixPCIEMSIX_VECT16_MSG_DATA                                                                     0x0108 
#define ixPCIEMSIX_VECT16_CONTROL                                                                      0x010c 
#define ixPCIEMSIX_VECT17_ADDR_LO                                                                      0x0110 
#define ixPCIEMSIX_VECT17_ADDR_HI                                                                      0x0114 
#define ixPCIEMSIX_VECT17_MSG_DATA                                                                     0x0118 
#define ixPCIEMSIX_VECT17_CONTROL                                                                      0x011c 
#define ixPCIEMSIX_VECT18_ADDR_LO                                                                      0x0120 
#define ixPCIEMSIX_VECT18_ADDR_HI                                                                      0x0124 
#define ixPCIEMSIX_VECT18_MSG_DATA                                                                     0x0128 
#define ixPCIEMSIX_VECT18_CONTROL                                                                      0x012c 
#define ixPCIEMSIX_VECT19_ADDR_LO                                                                      0x0130 
#define ixPCIEMSIX_VECT19_ADDR_HI                                                                      0x0134 
#define ixPCIEMSIX_VECT19_MSG_DATA                                                                     0x0138 
#define ixPCIEMSIX_VECT19_CONTROL                                                                      0x013c 
#define ixPCIEMSIX_VECT20_ADDR_LO                                                                      0x0140 
#define ixPCIEMSIX_VECT20_ADDR_HI                                                                      0x0144 
#define ixPCIEMSIX_VECT20_MSG_DATA                                                                     0x0148 
#define ixPCIEMSIX_VECT20_CONTROL                                                                      0x014c 
#define ixPCIEMSIX_VECT21_ADDR_LO                                                                      0x0150 
#define ixPCIEMSIX_VECT21_ADDR_HI                                                                      0x0154 
#define ixPCIEMSIX_VECT21_MSG_DATA                                                                     0x0158 
#define ixPCIEMSIX_VECT21_CONTROL                                                                      0x015c 
#define ixPCIEMSIX_VECT22_ADDR_LO                                                                      0x0160 
#define ixPCIEMSIX_VECT22_ADDR_HI                                                                      0x0164 
#define ixPCIEMSIX_VECT22_MSG_DATA                                                                     0x0168 
#define ixPCIEMSIX_VECT22_CONTROL                                                                      0x016c 
#define ixPCIEMSIX_VECT23_ADDR_LO                                                                      0x0170 
#define ixPCIEMSIX_VECT23_ADDR_HI                                                                      0x0174 
#define ixPCIEMSIX_VECT23_MSG_DATA                                                                     0x0178 
#define ixPCIEMSIX_VECT23_CONTROL                                                                      0x017c 
#define ixPCIEMSIX_VECT24_ADDR_LO                                                                      0x0180 
#define ixPCIEMSIX_VECT24_ADDR_HI                                                                      0x0184 
#define ixPCIEMSIX_VECT24_MSG_DATA                                                                     0x0188 
#define ixPCIEMSIX_VECT24_CONTROL                                                                      0x018c 
#define ixPCIEMSIX_VECT25_ADDR_LO                                                                      0x0190 
#define ixPCIEMSIX_VECT25_ADDR_HI                                                                      0x0194 
#define ixPCIEMSIX_VECT25_MSG_DATA                                                                     0x0198 
#define ixPCIEMSIX_VECT25_CONTROL                                                                      0x019c 
#define ixPCIEMSIX_VECT26_ADDR_LO                                                                      0x01a0 
#define ixPCIEMSIX_VECT26_ADDR_HI                                                                      0x01a4 
#define ixPCIEMSIX_VECT26_MSG_DATA                                                                     0x01a8 
#define ixPCIEMSIX_VECT26_CONTROL                                                                      0x01ac 
#define ixPCIEMSIX_VECT27_ADDR_LO                                                                      0x01b0 
#define ixPCIEMSIX_VECT27_ADDR_HI                                                                      0x01b4 
#define ixPCIEMSIX_VECT27_MSG_DATA                                                                     0x01b8 
#define ixPCIEMSIX_VECT27_CONTROL                                                                      0x01bc 
#define ixPCIEMSIX_VECT28_ADDR_LO                                                                      0x01c0 
#define ixPCIEMSIX_VECT28_ADDR_HI                                                                      0x01c4 
#define ixPCIEMSIX_VECT28_MSG_DATA                                                                     0x01c8 
#define ixPCIEMSIX_VECT28_CONTROL                                                                      0x01cc 
#define ixPCIEMSIX_VECT29_ADDR_LO                                                                      0x01d0 
#define ixPCIEMSIX_VECT29_ADDR_HI                                                                      0x01d4 
#define ixPCIEMSIX_VECT29_MSG_DATA                                                                     0x01d8 
#define ixPCIEMSIX_VECT29_CONTROL                                                                      0x01dc 
#define ixPCIEMSIX_VECT30_ADDR_LO                                                                      0x01e0 
#define ixPCIEMSIX_VECT30_ADDR_HI                                                                      0x01e4 
#define ixPCIEMSIX_VECT30_MSG_DATA                                                                     0x01e8 
#define ixPCIEMSIX_VECT30_CONTROL                                                                      0x01ec 
#define ixPCIEMSIX_VECT31_ADDR_LO                                                                      0x01f0 
#define ixPCIEMSIX_VECT31_ADDR_HI                                                                      0x01f4 
#define ixPCIEMSIX_VECT31_MSG_DATA                                                                     0x01f8 
#define ixPCIEMSIX_VECT31_CONTROL                                                                      0x01fc 




#define ixPCIEMSIX_PBA                                                                                 0x0000 




#define ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SOCCLK                                                         0x10000 
#define ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SOCCLK                                                        0x10004 
#define ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK                                      0x10008 
#define ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK                                         0x1000c 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL                                                  0x10010 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL                                                  0x10014 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL0_CNTL                                                         0x10018 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL1_CNTL                                                         0x1001c 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL2_CNTL                                                         0x10020 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL3_CNTL                                                         0x10024 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL4_CNTL                                                         0x10028 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW0_CL5_CNTL                                                         0x1002c 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW1_CL0_CNTL                                                         0x10030 
#define ixSYSHUBMMREGIND_DMA_CLK0_SW2_CL0_CNTL                                                         0x10034 
#define ixSYSHUBMMREGIND_SYSHUB_CG_CNTL                                                                0x10300 
#define ixSYSHUBMMREGIND_SYSHUB_TRANS_IDLE                                                             0x10308 
#define ixSYSHUBMMREGIND_SYSHUB_HP_TIMER                                                               0x1030c 
#define ixSYSHUBMMREGIND_SYSHUB_SCRATCH                                                                0x10f00 
#define ixSYSHUBMMREGIND_SYSHUB_DS_CTRL_SHUBCLK                                                        0x11000 
#define ixSYSHUBMMREGIND_SYSHUB_DS_CTRL2_SHUBCLK                                                       0x11004 
#define ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK                                     0x11008 
#define ixSYSHUBMMREGIND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK                                        0x1100c 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL                                                  0x11010 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL                                                  0x11014 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL0_CNTL                                                         0x11018 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL1_CNTL                                                         0x1101c 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL2_CNTL                                                         0x11020 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL3_CNTL                                                         0x11024 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW0_CL4_CNTL                                                         0x11028 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL0_CNTL                                                         0x1102c 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL1_CNTL                                                         0x11030 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL2_CNTL                                                         0x11034 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL3_CNTL                                                         0x11038 
#define ixSYSHUBMMREGIND_DMA_CLK1_SW1_CL4_CNTL                                                         0x1103c 

#endif
