

================================================================
== Synthesis Summary Report of 'soma'
================================================================
+ General Information: 
    * Date:           Sat May 24 13:50:48 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        soma
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ soma  |     -|  5.43|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  15 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| A    | ap_none | in        | 7        |
| B    | ap_none | in        | 7        |
| C    | ap_vld  | out       | 8        |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<7>  |
| B        | in        | ap_int<7>  |
| C        | out       | ap_int<8>& |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| A        | A            | port    |
| B        | B            | port    |
| C        | C            | port    |
| C        | C_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------+-----+--------+----------+-----+--------+---------+
| Name   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------+-----+--------+----------+-----+--------+---------+
| + soma | 0   |        |          |     |        |         |
|   C    |     |        | add_ln4  | add | fabric | 0       |
+--------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

