Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 19 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
-- Compiling package body VCOMPONENTS
-- Loading package VCOMPONENTS
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
###### D:\Xilinx\vivado\Vivado\2018.2\data\vhdl\src\unimacro\ADDMACC_MACRO.vhd(29): use UNISIM.vcomponents.all;
** Error: D:\Xilinx\vivado\Vivado\2018.2\data\vhdl\src\unimacro\ADDMACC_MACRO.vhd(29): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: D:\Xilinx\vivado\Vivado\2018.2\data\vhdl\src\unimacro\ADDMACC_MACRO.vhd(29): Unknown expanded name.
###### D:\Xilinx\vivado\Vivado\2018.2\data\vhdl\src\unimacro\ADDMACC_MACRO.vhd(35): entity ADDMACC_MACRO is
** Error: D:\Xilinx\vivado\Vivado\2018.2\data\vhdl\src\unimacro\ADDMACC_MACRO.vhd(35): VHDL Compiler exiting
