{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519873500607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519873500609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 19:05:00 2018 " "Processing started: Wed Feb 28 19:05:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519873500609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873500609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu -c pipelined_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu -c pipelined_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873500609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519873500820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519873500820 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signextend.sv(15) " "Verilog HDL warning at signextend.sv(15): extended using \"x\" or \"z\"" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/signextend.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1519873506337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/signextend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506337 ""} { "Info" "ISGN_ENTITY_NAME" "2 signextend_testbench " "Found entity 2: signextend_testbench" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/signextend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file setflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setflag " "Found entity 1: setflag" {  } { { "setflag.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/setflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506339 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/PC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506339 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_testbench " "Found entity 2: PC_testbench" {  } { { "PC.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/PC.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x64_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file mux8x64_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x64_1 " "Found entity 1: mux8x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506340 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x64_1 " "Found entity 2: mux2x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506340 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4x64_1 " "Found entity 3: mux4x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506340 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2x5_1 " "Found entity 4: mux2x5_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506340 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8x64_1_testbench " "Found entity 5: mux8x64_1_testbench" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 10 10 " "Found 10 design units, including 10 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8_1 " "Found entity 3: mux8_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux16_1 " "Found entity 4: mux16_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux32_1 " "Found entity 5: mux32_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_32_1_testbench " "Found entity 6: mux_32_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2_1_testbench " "Found entity 7: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_1_testbench " "Found entity 8: mux4_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux8_1_testbench " "Found entity 9: mux8_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux16_1_testbench " "Found entity 10: mux16_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 3 3 " "Found 3 design units, including 3 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mult.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506342 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mult.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506342 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/mult.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506342 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BENCHMARK instructmem.sv(46) " "Verilog HDL Compiler Directive warning at instructmem.sv(46): text macro \"BENCHMARK\" is undefined" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 46 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1519873506343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506343 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giantmux.sv 2 2 " "Found 2 design units, including 2 entities, in source file giantmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 giantMux " "Found entity 1: giantMux" {  } { { "giantMux.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/giantMux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506344 ""} { "Info" "ISGN_ENTITY_NAME" "2 giantMux_testbench " "Found entity 2: giantMux_testbench" {  } { { "giantMux.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/giantMux.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 5 5 " "Found 5 design units, including 5 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506344 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3_8 " "Found entity 2: decoder3_8" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506344 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder5_32 " "Found entity 3: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506344 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder5_32_testbench " "Found entity 4: decoder5_32_testbench" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506344 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder2_4_testbench " "Found entity 5: decoder2_4_testbench" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506345 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 5 5 " "Found 5 design units, including 5 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506346 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_Enabler " "Found entity 2: D_FF_Enabler" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506346 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF64 " "Found entity 3: D_FF64" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506346 ""} { "Info" "ISGN_ENTITY_NAME" "4 D_FF64_testbench " "Found entity 4: D_FF64_testbench" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506346 ""} { "Info" "ISGN_ENTITY_NAME" "5 D_FF_Enabler_testbench " "Found entity 5: D_FF_Enabler_testbench" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "createreg.sv 2 2 " "Found 2 design units, including 2 entities, in source file createreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 createReg " "Found entity 1: createReg" {  } { { "createReg.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/createReg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506347 ""} { "Info" "ISGN_ENTITY_NAME" "2 createReg_testbench " "Found entity 2: createReg_testbench" {  } { { "createReg.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/createReg.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cntrl " "Found entity 1: cpu_cntrl" {  } { { "cpu_cntrl.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/cpu_cntrl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506348 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a adder.sv(20) " "Verilog HDL Declaration information at adder.sv(20): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519873506349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 5 5 " "Found 5 design units, including 5 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506349 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64bit " "Found entity 2: adder_64bit" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506349 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtracter_64bit " "Found entity 3: subtracter_64bit" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506349 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_64bit_testbench " "Found entity 4: adder_64bit_testbench" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506349 ""} { "Info" "ISGN_ENTITY_NAME" "5 subtracter_64bit_testbench " "Found entity 5: subtracter_64bit_testbench" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipelined_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_cpu " "Found entity 1: pipelined_cpu" {  } { { "pipelined_cpu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506350 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelined_cpustim " "Found entity 2: pipelined_cpustim" {  } { { "pipelined_cpu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.sv 2 2 " "Found 2 design units, including 2 entities, in source file forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/forwarding.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506351 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_testbench " "Found entity 2: forwarding_testbench" {  } { { "forwarding.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/forwarding.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifde.sv 4 4 " "Found 4 design units, including 4 entities, in source file ifde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFDE " "Found entity 1: IFDE" {  } { { "IFDE.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/IFDE.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506351 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDEX " "Found entity 2: IDEX" {  } { { "IFDE.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/IFDE.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506351 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "IFDE.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/IFDE.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506351 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "IFDE.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/IFDE.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519873506351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_cpu " "Elaborating entity \"pipelined_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519873506390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"PC:ProgramCounter\"" {  } { { "pipelined_cpu.sv" "ProgramCounter" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_64bit PC:ProgramCounter\|adder_64bit:plusfour " "Elaborating entity \"adder_64bit\" for hierarchy \"PC:ProgramCounter\|adder_64bit:plusfour\"" {  } { { "PC.sv" "plusfour" { Text "E:/Engr/quartus/469Labs/Lab 4/PC.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder PC:ProgramCounter\|adder_64bit:plusfour\|adder:a " "Elaborating entity \"adder\" for hierarchy \"PC:ProgramCounter\|adder_64bit:plusfour\|adder:a\"" {  } { { "adder.sv" "a" { Text "E:/Engr/quartus/469Labs/Lab 4/adder.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x64_1 PC:ProgramCounter\|mux2x64_1:whichPC " "Elaborating entity \"mux2x64_1\" for hierarchy \"PC:ProgramCounter\|mux2x64_1:whichPC\"" {  } { { "PC.sv" "whichPC" { Text "E:/Engr/quartus/469Labs/Lab 4/PC.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 PC:ProgramCounter\|mux2x64_1:whichPC\|mux2_1:choosing\[0\].bestmux " "Elaborating entity \"mux2_1\" for hierarchy \"PC:ProgramCounter\|mux2x64_1:whichPC\|mux2_1:choosing\[0\].bestmux\"" {  } { { "mux8x64_1.sv" "choosing\[0\].bestmux" { Text "E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:NextInst " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:NextInst\"" {  } { { "pipelined_cpu.sv" "NextInst" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506415 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(28) " "Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1519873506415 "|pipelined_cpu|instructmem:NextInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(47) " "Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark: " {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873506415 "|pipelined_cpu|instructmem:NextInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(42) " "Net \"mem.data_a\" at instructmem.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519873506415 "|pipelined_cpu|instructmem:NextInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(42) " "Net \"mem.waddr_a\" at instructmem.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519873506415 "|pipelined_cpu|instructmem:NextInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(42) " "Net \"mem.we_a\" at instructmem.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/instructmem.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519873506415 "|pipelined_cpu|instructmem:NextInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFDE IFDE:pipeline1 " "Elaborating entity \"IFDE\" for hierarchy \"IFDE:pipeline1\"" {  } { { "pipelined_cpu.sv" "pipeline1" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cntrl cpu_cntrl:ControlBits " "Elaborating entity \"cpu_cntrl\" for hierarchy \"cpu_cntrl:ControlBits\"" {  } { { "pipelined_cpu.sv" "ControlBits" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:extension " "Elaborating entity \"signextend\" for hierarchy \"signextend:extension\"" {  } { { "pipelined_cpu.sv" "extension" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5_1 mux2x5_1:Reg2Location " "Elaborating entity \"mux2x5_1\" for hierarchy \"mux2x5_1:Reg2Location\"" {  } { { "pipelined_cpu.sv" "Reg2Location" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:registersyo " "Elaborating entity \"regfile\" for hierarchy \"regfile:registersyo\"" {  } { { "pipelined_cpu.sv" "registersyo" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 regfile:registersyo\|decoder5_32:decodeme " "Elaborating entity \"decoder5_32\" for hierarchy \"regfile:registersyo\|decoder5_32:decodeme\"" {  } { { "regfile.sv" "decodeme" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 regfile:registersyo\|decoder5_32:decodeme\|decoder2_4:a " "Elaborating entity \"decoder2_4\" for hierarchy \"regfile:registersyo\|decoder5_32:decodeme\|decoder2_4:a\"" {  } { { "decoder5_32.sv" "a" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 regfile:registersyo\|decoder5_32:decodeme\|decoder3_8:b " "Elaborating entity \"decoder3_8\" for hierarchy \"regfile:registersyo\|decoder5_32:decodeme\|decoder3_8:b\"" {  } { { "decoder5_32.sv" "b" { Text "E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "createReg regfile:registersyo\|createReg:regs " "Elaborating entity \"createReg\" for hierarchy \"regfile:registersyo\|createReg:regs\"" {  } { { "regfile.sv" "regs" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF64 regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister " "Elaborating entity \"D_FF64\" for hierarchy \"regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\"" {  } { { "createReg.sv" "eachreg\[0\].oneregister" { Text "E:/Engr/quartus/469Labs/Lab 4/createReg.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Enabler regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\|D_FF_Enabler:eachDff\[0\].dflipflop " "Elaborating entity \"D_FF_Enabler\" for hierarchy \"regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\|D_FF_Enabler:eachDff\[0\].dflipflop\"" {  } { { "D_FF.sv" "eachDff\[0\].dflipflop" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\|D_FF_Enabler:eachDff\[0\].dflipflop\|D_FF:d1 " "Elaborating entity \"D_FF\" for hierarchy \"regfile:registersyo\|createReg:regs\|D_FF64:eachreg\[0\].oneregister\|D_FF_Enabler:eachDff\[0\].dflipflop\|D_FF:d1\"" {  } { { "D_FF.sv" "d1" { Text "E:/Engr/quartus/469Labs/Lab 4/D_FF.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873506430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "giantMux regfile:registersyo\|giantMux:mux1 " "Elaborating entity \"giantMux\" for hierarchy \"regfile:registersyo\|giantMux:mux1\"" {  } { { "regfile.sv" "mux1" { Text "E:/Engr/quartus/469Labs/Lab 4/regfile.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873507691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\"" {  } { { "giantMux.sv" "muxing\[0\].mmmm" { Text "E:/Engr/quartus/469Labs/Lab 4/giantMux.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873507696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1 " "Elaborating entity \"mux16_1\" for hierarchy \"regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\"" {  } { { "mux2_1.sv" "m1" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873507697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\|mux8_1:m1 " "Elaborating entity \"mux8_1\" for hierarchy \"regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\|mux8_1:m1\"" {  } { { "mux2_1.sv" "m1" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873507697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"regfile:registersyo\|giantMux:mux1\|mux32_1:muxing\[0\].mmmm\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1\"" {  } { { "mux2_1.sv" "m1" { Text "E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873507697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:pipeline2 " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:pipeline2\"" {  } { { "pipelined_cpu.sv" "pipeline2" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:ImmShift " "Elaborating entity \"shifter\" for hierarchy \"shifter:ImmShift\"" {  } { { "pipelined_cpu.sv" "ImmShift" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding forwarding:ForwardUnit " "Elaborating entity \"forwarding\" for hierarchy \"forwarding:ForwardUnit\"" {  } { { "pipelined_cpu.sv" "ForwardUnit" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x64_1 mux4x64_1:ForwardedInput1 " "Elaborating entity \"mux4x64_1\" for hierarchy \"mux4x64_1:ForwardedInput1\"" {  } { { "pipelined_cpu.sv" "ForwardedInput1" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:DoStuff " "Elaborating entity \"alu\" for hierarchy \"alu:DoStuff\"" {  } { { "pipelined_cpu.sv" "DoStuff" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter_64bit alu:DoStuff\|subtracter_64bit:subme " "Elaborating entity \"subtracter_64bit\" for hierarchy \"alu:DoStuff\|subtracter_64bit:subme\"" {  } { { "alu.sv" "subme" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult alu:DoStuff\|mult:multiplyme " "Elaborating entity \"mult\" for hierarchy \"alu:DoStuff\|mult:multiplyme\"" {  } { { "alu.sv" "multiplyme" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x64_1 alu:DoStuff\|mux8x64_1:resulting " "Elaborating entity \"mux8x64_1\" for hierarchy \"alu:DoStuff\|mux8x64_1:resulting\"" {  } { { "alu.sv" "resulting" { Text "E:/Engr/quartus/469Labs/Lab 4/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setflag setflag:NegativeFlag " "Elaborating entity \"setflag\" for hierarchy \"setflag:NegativeFlag\"" {  } { { "pipelined_cpu.sv" "NegativeFlag" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:pipeline3 " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:pipeline3\"" {  } { { "pipelined_cpu.sv" "pipeline3" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:pipeline4 " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:pipeline4\"" {  } { { "pipelined_cpu.sv" "pipeline4" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873509277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Engr/quartus/469Labs/Lab 4/output_files/pipelined_cpu.map.smsg " "Generated suppressed messages file E:/Engr/quartus/469Labs/Lab 4/output_files/pipelined_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873512233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519873513250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519873513250 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "pipelined_cpu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519873513302 "|pipelined_cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "pipelined_cpu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519873513302 "|pipelined_cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519873513302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519873513302 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519873513302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519873513302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519873513325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 19:05:13 2018 " "Processing ended: Wed Feb 28 19:05:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519873513325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519873513325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519873513325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519873513325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1519873514493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519873514495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 19:05:14 2018 " "Processing started: Wed Feb 28 19:05:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519873514495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519873514495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipelined_cpu -c pipelined_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipelined_cpu -c pipelined_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519873514495 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1519873514940 ""}
{ "Info" "0" "" "Project  = pipelined_cpu" {  } {  } 0 0 "Project  = pipelined_cpu" 0 0 "Fitter" 0 0 1519873514940 ""}
{ "Info" "0" "" "Revision = pipelined_cpu" {  } {  } 0 0 "Revision = pipelined_cpu" 0 0 "Fitter" 0 0 1519873514940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519873515042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519873515042 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipelined_cpu 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"pipelined_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519873515045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519873515073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519873515073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519873515398 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519873515416 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519873515511 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1519873515629 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1519873520900 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519873520920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519873520927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519873520927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519873520927 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519873520927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519873520927 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519873520927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519873520927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1519873520928 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519873520928 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519873520933 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipelined_cpu.sdc " "Synopsys Design Constraints File file not found: 'pipelined_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1519873524327 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1519873524327 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1519873524327 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1519873524327 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1519873524328 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1519873524328 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1519873524328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519873524329 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1519873524356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519873525259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519873526131 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519873526377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519873526377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519873526919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "E:/Engr/quartus/469Labs/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1519873529921 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519873529921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1519873530043 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1519873530043 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519873530043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519873530047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1519873531226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519873531256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519873531516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519873531516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519873531850 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519873532656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Engr/quartus/469Labs/Lab 4/output_files/pipelined_cpu.fit.smsg " "Generated suppressed messages file E:/Engr/quartus/469Labs/Lab 4/output_files/pipelined_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519873532844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2782 " "Peak virtual memory: 2782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519873533304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 19:05:33 2018 " "Processing ended: Wed Feb 28 19:05:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519873533304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519873533304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519873533304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519873533304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519873534350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519873534352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 19:05:34 2018 " "Processing started: Wed Feb 28 19:05:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519873534352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519873534352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipelined_cpu -c pipelined_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipelined_cpu -c pipelined_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519873534352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1519873534800 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519873540288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519873540619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 19:05:40 2018 " "Processing ended: Wed Feb 28 19:05:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519873540619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519873540619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519873540619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519873540619 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519873541234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519873541622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519873541625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 19:05:41 2018 " "Processing started: Wed Feb 28 19:05:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519873541625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873541625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipelined_cpu -c pipelined_cpu " "Command: quartus_sta pipelined_cpu -c pipelined_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873541625 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1519873541687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipelined_cpu.sdc " "Synopsys Design Constraints File file not found: 'pipelined_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542456 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542456 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542456 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542456 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542456 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1519873542457 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542461 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519873542464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542497 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519873542501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873542527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543060 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543110 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543110 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543110 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543128 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519873543131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543601 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543626 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543626 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543626 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543640 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519873543664 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543759 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543759 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543759 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873543781 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873544124 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873544124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1099 " "Peak virtual memory: 1099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519873544157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 19:05:44 2018 " "Processing ended: Wed Feb 28 19:05:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519873544157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519873544157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519873544157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873544157 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519873544778 ""}
