{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715102962078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715102962079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:29:21 2024 " "Processing started: Tue May 07 19:29:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715102962079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102962079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off detector -c detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off detector -c detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102962079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715102962808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715102962809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/projectes/coincidence_detector/rtl/pos_edge_det.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/projectes/coincidence_detector/rtl/pos_edge_det.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "../rtl/pos_edge_det.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/pos_edge_det.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715102981275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/projectes/coincidence_detector/rtl/detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/projectes/coincidence_detector/rtl/detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector " "Found entity 1: detector" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715102981278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DelayGenerator.sv(34) " "Verilog HDL information at DelayGenerator.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/DelayGenerator.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/DelayGenerator.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715102981313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/projectes/coincidence_detector/rtl/delaygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/projectes/coincidence_detector/rtl/delaygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DelayGenerator " "Found entity 1: DelayGenerator" {  } { { "../rtl/DelayGenerator.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/DelayGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715102981314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "detector " "Elaborating entity \"detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715102981353 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[0\]\[0\] detector.sv(25) " "Inferred latch for \"Counts\[0\]\[0\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[0\]\[1\] detector.sv(25) " "Inferred latch for \"Counts\[0\]\[1\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[0\]\[2\] detector.sv(25) " "Inferred latch for \"Counts\[0\]\[2\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[0\]\[3\] detector.sv(25) " "Inferred latch for \"Counts\[0\]\[3\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[0\]\[4\] detector.sv(25) " "Inferred latch for \"Counts\[0\]\[4\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[0\]\[5\] detector.sv(25) " "Inferred latch for \"Counts\[0\]\[5\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[1\]\[1\] detector.sv(25) " "Inferred latch for \"Counts\[1\]\[1\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[1\]\[2\] detector.sv(25) " "Inferred latch for \"Counts\[1\]\[2\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[1\]\[3\] detector.sv(25) " "Inferred latch for \"Counts\[1\]\[3\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[1\]\[4\] detector.sv(25) " "Inferred latch for \"Counts\[1\]\[4\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[1\]\[5\] detector.sv(25) " "Inferred latch for \"Counts\[1\]\[5\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[2\]\[2\] detector.sv(25) " "Inferred latch for \"Counts\[2\]\[2\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[2\]\[3\] detector.sv(25) " "Inferred latch for \"Counts\[2\]\[3\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[2\]\[4\] detector.sv(25) " "Inferred latch for \"Counts\[2\]\[4\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[2\]\[5\] detector.sv(25) " "Inferred latch for \"Counts\[2\]\[5\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[3\]\[3\] detector.sv(25) " "Inferred latch for \"Counts\[3\]\[3\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[3\]\[4\] detector.sv(25) " "Inferred latch for \"Counts\[3\]\[4\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counts\[3\]\[5\] detector.sv(25) " "Inferred latch for \"Counts\[3\]\[5\]\" at detector.sv(25)" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981355 "|detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayGenerator DelayGenerator:delay " "Elaborating entity \"DelayGenerator\" for hierarchy \"DelayGenerator:delay\"" {  } { { "../rtl/detector.sv" "delay" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715102981356 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "4 3 0 1 delayRegs DelayGenerator.sv(41) " "Verilog HDL error at DelayGenerator.sv(41): index 4 cannot fall outside the declared range \[3:0\] for dimension 1 of array \"delayRegs\"" {  } { { "../rtl/DelayGenerator.sv" "" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/DelayGenerator.sv" 41 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715102981358 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DelayGenerator:delay " "Can't elaborate user hierarchy \"DelayGenerator:delay\"" {  } { { "../rtl/detector.sv" "delay" { Text "C:/Users/HP/Documents/Projectes/Coincidence_detector/rtl/detector.sv" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715102981359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/Projectes/Coincidence_detector/syn/output_files/detector.map.smsg " "Generated suppressed messages file C:/Users/HP/Documents/Projectes/Coincidence_detector/syn/output_files/detector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981398 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715102981501 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 07 19:29:41 2024 " "Processing ended: Tue May 07 19:29:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715102981501 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715102981501 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715102981501 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715102981501 ""}
