
2D-Detumbling-ACS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043a0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08004460  08004460  00005460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800450c  0800450c  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800450c  0800450c  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800450c  0800450c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800450c  0800450c  0000550c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004510  08004510  00005510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004514  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  2000000c  08004520  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08004520  00006110  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b170  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c30  00000000  00000000  000111a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  00012dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a5  00000000  00000000  00013a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011da3  00000000  00000000  000143c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f642  00000000  00000000  00026168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006da3f  00000000  00000000  000357aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a31e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d94  00000000  00000000  000a322c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000a5fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004448 	.word	0x08004448

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004448 	.word	0x08004448

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_fadd>:
 8000220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000222:	024b      	lsls	r3, r1, #9
 8000224:	0a5a      	lsrs	r2, r3, #9
 8000226:	4694      	mov	ip, r2
 8000228:	004a      	lsls	r2, r1, #1
 800022a:	0fc9      	lsrs	r1, r1, #31
 800022c:	46ce      	mov	lr, r9
 800022e:	4647      	mov	r7, r8
 8000230:	4689      	mov	r9, r1
 8000232:	0045      	lsls	r5, r0, #1
 8000234:	0246      	lsls	r6, r0, #9
 8000236:	0e2d      	lsrs	r5, r5, #24
 8000238:	0e12      	lsrs	r2, r2, #24
 800023a:	b580      	push	{r7, lr}
 800023c:	0999      	lsrs	r1, r3, #6
 800023e:	0a77      	lsrs	r7, r6, #9
 8000240:	0fc4      	lsrs	r4, r0, #31
 8000242:	09b6      	lsrs	r6, r6, #6
 8000244:	1aab      	subs	r3, r5, r2
 8000246:	454c      	cmp	r4, r9
 8000248:	d020      	beq.n	800028c <__aeabi_fadd+0x6c>
 800024a:	2b00      	cmp	r3, #0
 800024c:	dd0c      	ble.n	8000268 <__aeabi_fadd+0x48>
 800024e:	2a00      	cmp	r2, #0
 8000250:	d134      	bne.n	80002bc <__aeabi_fadd+0x9c>
 8000252:	2900      	cmp	r1, #0
 8000254:	d02a      	beq.n	80002ac <__aeabi_fadd+0x8c>
 8000256:	1e5a      	subs	r2, r3, #1
 8000258:	2b01      	cmp	r3, #1
 800025a:	d100      	bne.n	800025e <__aeabi_fadd+0x3e>
 800025c:	e08f      	b.n	800037e <__aeabi_fadd+0x15e>
 800025e:	2bff      	cmp	r3, #255	@ 0xff
 8000260:	d100      	bne.n	8000264 <__aeabi_fadd+0x44>
 8000262:	e0cd      	b.n	8000400 <__aeabi_fadd+0x1e0>
 8000264:	0013      	movs	r3, r2
 8000266:	e02f      	b.n	80002c8 <__aeabi_fadd+0xa8>
 8000268:	2b00      	cmp	r3, #0
 800026a:	d060      	beq.n	800032e <__aeabi_fadd+0x10e>
 800026c:	1b53      	subs	r3, r2, r5
 800026e:	2d00      	cmp	r5, #0
 8000270:	d000      	beq.n	8000274 <__aeabi_fadd+0x54>
 8000272:	e0ee      	b.n	8000452 <__aeabi_fadd+0x232>
 8000274:	2e00      	cmp	r6, #0
 8000276:	d100      	bne.n	800027a <__aeabi_fadd+0x5a>
 8000278:	e13e      	b.n	80004f8 <__aeabi_fadd+0x2d8>
 800027a:	1e5c      	subs	r4, r3, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	d100      	bne.n	8000282 <__aeabi_fadd+0x62>
 8000280:	e16b      	b.n	800055a <__aeabi_fadd+0x33a>
 8000282:	2bff      	cmp	r3, #255	@ 0xff
 8000284:	d100      	bne.n	8000288 <__aeabi_fadd+0x68>
 8000286:	e0b9      	b.n	80003fc <__aeabi_fadd+0x1dc>
 8000288:	0023      	movs	r3, r4
 800028a:	e0e7      	b.n	800045c <__aeabi_fadd+0x23c>
 800028c:	2b00      	cmp	r3, #0
 800028e:	dc00      	bgt.n	8000292 <__aeabi_fadd+0x72>
 8000290:	e0a4      	b.n	80003dc <__aeabi_fadd+0x1bc>
 8000292:	2a00      	cmp	r2, #0
 8000294:	d069      	beq.n	800036a <__aeabi_fadd+0x14a>
 8000296:	2dff      	cmp	r5, #255	@ 0xff
 8000298:	d100      	bne.n	800029c <__aeabi_fadd+0x7c>
 800029a:	e0b1      	b.n	8000400 <__aeabi_fadd+0x1e0>
 800029c:	2280      	movs	r2, #128	@ 0x80
 800029e:	04d2      	lsls	r2, r2, #19
 80002a0:	4311      	orrs	r1, r2
 80002a2:	2b1b      	cmp	r3, #27
 80002a4:	dc00      	bgt.n	80002a8 <__aeabi_fadd+0x88>
 80002a6:	e0e9      	b.n	800047c <__aeabi_fadd+0x25c>
 80002a8:	002b      	movs	r3, r5
 80002aa:	3605      	adds	r6, #5
 80002ac:	08f7      	lsrs	r7, r6, #3
 80002ae:	2bff      	cmp	r3, #255	@ 0xff
 80002b0:	d100      	bne.n	80002b4 <__aeabi_fadd+0x94>
 80002b2:	e0a5      	b.n	8000400 <__aeabi_fadd+0x1e0>
 80002b4:	027a      	lsls	r2, r7, #9
 80002b6:	0a52      	lsrs	r2, r2, #9
 80002b8:	b2d8      	uxtb	r0, r3
 80002ba:	e030      	b.n	800031e <__aeabi_fadd+0xfe>
 80002bc:	2dff      	cmp	r5, #255	@ 0xff
 80002be:	d100      	bne.n	80002c2 <__aeabi_fadd+0xa2>
 80002c0:	e09e      	b.n	8000400 <__aeabi_fadd+0x1e0>
 80002c2:	2280      	movs	r2, #128	@ 0x80
 80002c4:	04d2      	lsls	r2, r2, #19
 80002c6:	4311      	orrs	r1, r2
 80002c8:	2001      	movs	r0, #1
 80002ca:	2b1b      	cmp	r3, #27
 80002cc:	dc08      	bgt.n	80002e0 <__aeabi_fadd+0xc0>
 80002ce:	0008      	movs	r0, r1
 80002d0:	2220      	movs	r2, #32
 80002d2:	40d8      	lsrs	r0, r3
 80002d4:	1ad3      	subs	r3, r2, r3
 80002d6:	4099      	lsls	r1, r3
 80002d8:	000b      	movs	r3, r1
 80002da:	1e5a      	subs	r2, r3, #1
 80002dc:	4193      	sbcs	r3, r2
 80002de:	4318      	orrs	r0, r3
 80002e0:	1a36      	subs	r6, r6, r0
 80002e2:	0173      	lsls	r3, r6, #5
 80002e4:	d400      	bmi.n	80002e8 <__aeabi_fadd+0xc8>
 80002e6:	e071      	b.n	80003cc <__aeabi_fadd+0x1ac>
 80002e8:	01b6      	lsls	r6, r6, #6
 80002ea:	09b7      	lsrs	r7, r6, #6
 80002ec:	0038      	movs	r0, r7
 80002ee:	f000 fc69 	bl	8000bc4 <__clzsi2>
 80002f2:	003b      	movs	r3, r7
 80002f4:	3805      	subs	r0, #5
 80002f6:	4083      	lsls	r3, r0
 80002f8:	4285      	cmp	r5, r0
 80002fa:	dd4d      	ble.n	8000398 <__aeabi_fadd+0x178>
 80002fc:	4eb4      	ldr	r6, [pc, #720]	@ (80005d0 <__aeabi_fadd+0x3b0>)
 80002fe:	1a2d      	subs	r5, r5, r0
 8000300:	401e      	ands	r6, r3
 8000302:	075a      	lsls	r2, r3, #29
 8000304:	d068      	beq.n	80003d8 <__aeabi_fadd+0x1b8>
 8000306:	220f      	movs	r2, #15
 8000308:	4013      	ands	r3, r2
 800030a:	2b04      	cmp	r3, #4
 800030c:	d064      	beq.n	80003d8 <__aeabi_fadd+0x1b8>
 800030e:	3604      	adds	r6, #4
 8000310:	0173      	lsls	r3, r6, #5
 8000312:	d561      	bpl.n	80003d8 <__aeabi_fadd+0x1b8>
 8000314:	1c68      	adds	r0, r5, #1
 8000316:	2dfe      	cmp	r5, #254	@ 0xfe
 8000318:	d154      	bne.n	80003c4 <__aeabi_fadd+0x1a4>
 800031a:	20ff      	movs	r0, #255	@ 0xff
 800031c:	2200      	movs	r2, #0
 800031e:	05c0      	lsls	r0, r0, #23
 8000320:	4310      	orrs	r0, r2
 8000322:	07e4      	lsls	r4, r4, #31
 8000324:	4320      	orrs	r0, r4
 8000326:	bcc0      	pop	{r6, r7}
 8000328:	46b9      	mov	r9, r7
 800032a:	46b0      	mov	r8, r6
 800032c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800032e:	22fe      	movs	r2, #254	@ 0xfe
 8000330:	4690      	mov	r8, r2
 8000332:	1c68      	adds	r0, r5, #1
 8000334:	0002      	movs	r2, r0
 8000336:	4640      	mov	r0, r8
 8000338:	4210      	tst	r0, r2
 800033a:	d16b      	bne.n	8000414 <__aeabi_fadd+0x1f4>
 800033c:	2d00      	cmp	r5, #0
 800033e:	d000      	beq.n	8000342 <__aeabi_fadd+0x122>
 8000340:	e0dd      	b.n	80004fe <__aeabi_fadd+0x2de>
 8000342:	2e00      	cmp	r6, #0
 8000344:	d100      	bne.n	8000348 <__aeabi_fadd+0x128>
 8000346:	e102      	b.n	800054e <__aeabi_fadd+0x32e>
 8000348:	2900      	cmp	r1, #0
 800034a:	d0b3      	beq.n	80002b4 <__aeabi_fadd+0x94>
 800034c:	2280      	movs	r2, #128	@ 0x80
 800034e:	1a77      	subs	r7, r6, r1
 8000350:	04d2      	lsls	r2, r2, #19
 8000352:	4217      	tst	r7, r2
 8000354:	d100      	bne.n	8000358 <__aeabi_fadd+0x138>
 8000356:	e136      	b.n	80005c6 <__aeabi_fadd+0x3a6>
 8000358:	464c      	mov	r4, r9
 800035a:	1b8e      	subs	r6, r1, r6
 800035c:	d061      	beq.n	8000422 <__aeabi_fadd+0x202>
 800035e:	2001      	movs	r0, #1
 8000360:	4216      	tst	r6, r2
 8000362:	d130      	bne.n	80003c6 <__aeabi_fadd+0x1a6>
 8000364:	2300      	movs	r3, #0
 8000366:	08f7      	lsrs	r7, r6, #3
 8000368:	e7a4      	b.n	80002b4 <__aeabi_fadd+0x94>
 800036a:	2900      	cmp	r1, #0
 800036c:	d09e      	beq.n	80002ac <__aeabi_fadd+0x8c>
 800036e:	1e5a      	subs	r2, r3, #1
 8000370:	2b01      	cmp	r3, #1
 8000372:	d100      	bne.n	8000376 <__aeabi_fadd+0x156>
 8000374:	e0ca      	b.n	800050c <__aeabi_fadd+0x2ec>
 8000376:	2bff      	cmp	r3, #255	@ 0xff
 8000378:	d042      	beq.n	8000400 <__aeabi_fadd+0x1e0>
 800037a:	0013      	movs	r3, r2
 800037c:	e791      	b.n	80002a2 <__aeabi_fadd+0x82>
 800037e:	1a71      	subs	r1, r6, r1
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	d400      	bmi.n	8000386 <__aeabi_fadd+0x166>
 8000384:	e0d1      	b.n	800052a <__aeabi_fadd+0x30a>
 8000386:	018f      	lsls	r7, r1, #6
 8000388:	09bf      	lsrs	r7, r7, #6
 800038a:	0038      	movs	r0, r7
 800038c:	f000 fc1a 	bl	8000bc4 <__clzsi2>
 8000390:	003b      	movs	r3, r7
 8000392:	3805      	subs	r0, #5
 8000394:	4083      	lsls	r3, r0
 8000396:	2501      	movs	r5, #1
 8000398:	2220      	movs	r2, #32
 800039a:	1b40      	subs	r0, r0, r5
 800039c:	3001      	adds	r0, #1
 800039e:	1a12      	subs	r2, r2, r0
 80003a0:	001e      	movs	r6, r3
 80003a2:	4093      	lsls	r3, r2
 80003a4:	40c6      	lsrs	r6, r0
 80003a6:	1e5a      	subs	r2, r3, #1
 80003a8:	4193      	sbcs	r3, r2
 80003aa:	431e      	orrs	r6, r3
 80003ac:	d039      	beq.n	8000422 <__aeabi_fadd+0x202>
 80003ae:	0773      	lsls	r3, r6, #29
 80003b0:	d100      	bne.n	80003b4 <__aeabi_fadd+0x194>
 80003b2:	e11b      	b.n	80005ec <__aeabi_fadd+0x3cc>
 80003b4:	230f      	movs	r3, #15
 80003b6:	2500      	movs	r5, #0
 80003b8:	4033      	ands	r3, r6
 80003ba:	2b04      	cmp	r3, #4
 80003bc:	d1a7      	bne.n	800030e <__aeabi_fadd+0xee>
 80003be:	2001      	movs	r0, #1
 80003c0:	0172      	lsls	r2, r6, #5
 80003c2:	d57c      	bpl.n	80004be <__aeabi_fadd+0x29e>
 80003c4:	b2c0      	uxtb	r0, r0
 80003c6:	01b2      	lsls	r2, r6, #6
 80003c8:	0a52      	lsrs	r2, r2, #9
 80003ca:	e7a8      	b.n	800031e <__aeabi_fadd+0xfe>
 80003cc:	0773      	lsls	r3, r6, #29
 80003ce:	d003      	beq.n	80003d8 <__aeabi_fadd+0x1b8>
 80003d0:	230f      	movs	r3, #15
 80003d2:	4033      	ands	r3, r6
 80003d4:	2b04      	cmp	r3, #4
 80003d6:	d19a      	bne.n	800030e <__aeabi_fadd+0xee>
 80003d8:	002b      	movs	r3, r5
 80003da:	e767      	b.n	80002ac <__aeabi_fadd+0x8c>
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d023      	beq.n	8000428 <__aeabi_fadd+0x208>
 80003e0:	1b53      	subs	r3, r2, r5
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d17b      	bne.n	80004de <__aeabi_fadd+0x2be>
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d100      	bne.n	80003ec <__aeabi_fadd+0x1cc>
 80003ea:	e086      	b.n	80004fa <__aeabi_fadd+0x2da>
 80003ec:	1e5d      	subs	r5, r3, #1
 80003ee:	2b01      	cmp	r3, #1
 80003f0:	d100      	bne.n	80003f4 <__aeabi_fadd+0x1d4>
 80003f2:	e08b      	b.n	800050c <__aeabi_fadd+0x2ec>
 80003f4:	2bff      	cmp	r3, #255	@ 0xff
 80003f6:	d002      	beq.n	80003fe <__aeabi_fadd+0x1de>
 80003f8:	002b      	movs	r3, r5
 80003fa:	e075      	b.n	80004e8 <__aeabi_fadd+0x2c8>
 80003fc:	464c      	mov	r4, r9
 80003fe:	4667      	mov	r7, ip
 8000400:	2f00      	cmp	r7, #0
 8000402:	d100      	bne.n	8000406 <__aeabi_fadd+0x1e6>
 8000404:	e789      	b.n	800031a <__aeabi_fadd+0xfa>
 8000406:	2280      	movs	r2, #128	@ 0x80
 8000408:	03d2      	lsls	r2, r2, #15
 800040a:	433a      	orrs	r2, r7
 800040c:	0252      	lsls	r2, r2, #9
 800040e:	20ff      	movs	r0, #255	@ 0xff
 8000410:	0a52      	lsrs	r2, r2, #9
 8000412:	e784      	b.n	800031e <__aeabi_fadd+0xfe>
 8000414:	1a77      	subs	r7, r6, r1
 8000416:	017b      	lsls	r3, r7, #5
 8000418:	d46b      	bmi.n	80004f2 <__aeabi_fadd+0x2d2>
 800041a:	2f00      	cmp	r7, #0
 800041c:	d000      	beq.n	8000420 <__aeabi_fadd+0x200>
 800041e:	e765      	b.n	80002ec <__aeabi_fadd+0xcc>
 8000420:	2400      	movs	r4, #0
 8000422:	2000      	movs	r0, #0
 8000424:	2200      	movs	r2, #0
 8000426:	e77a      	b.n	800031e <__aeabi_fadd+0xfe>
 8000428:	22fe      	movs	r2, #254	@ 0xfe
 800042a:	1c6b      	adds	r3, r5, #1
 800042c:	421a      	tst	r2, r3
 800042e:	d149      	bne.n	80004c4 <__aeabi_fadd+0x2a4>
 8000430:	2d00      	cmp	r5, #0
 8000432:	d000      	beq.n	8000436 <__aeabi_fadd+0x216>
 8000434:	e09f      	b.n	8000576 <__aeabi_fadd+0x356>
 8000436:	2e00      	cmp	r6, #0
 8000438:	d100      	bne.n	800043c <__aeabi_fadd+0x21c>
 800043a:	e0ba      	b.n	80005b2 <__aeabi_fadd+0x392>
 800043c:	2900      	cmp	r1, #0
 800043e:	d100      	bne.n	8000442 <__aeabi_fadd+0x222>
 8000440:	e0cf      	b.n	80005e2 <__aeabi_fadd+0x3c2>
 8000442:	1872      	adds	r2, r6, r1
 8000444:	0153      	lsls	r3, r2, #5
 8000446:	d400      	bmi.n	800044a <__aeabi_fadd+0x22a>
 8000448:	e0cd      	b.n	80005e6 <__aeabi_fadd+0x3c6>
 800044a:	0192      	lsls	r2, r2, #6
 800044c:	2001      	movs	r0, #1
 800044e:	0a52      	lsrs	r2, r2, #9
 8000450:	e765      	b.n	800031e <__aeabi_fadd+0xfe>
 8000452:	2aff      	cmp	r2, #255	@ 0xff
 8000454:	d0d2      	beq.n	80003fc <__aeabi_fadd+0x1dc>
 8000456:	2080      	movs	r0, #128	@ 0x80
 8000458:	04c0      	lsls	r0, r0, #19
 800045a:	4306      	orrs	r6, r0
 800045c:	2001      	movs	r0, #1
 800045e:	2b1b      	cmp	r3, #27
 8000460:	dc08      	bgt.n	8000474 <__aeabi_fadd+0x254>
 8000462:	0030      	movs	r0, r6
 8000464:	2420      	movs	r4, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	1ae3      	subs	r3, r4, r3
 800046a:	409e      	lsls	r6, r3
 800046c:	0033      	movs	r3, r6
 800046e:	1e5c      	subs	r4, r3, #1
 8000470:	41a3      	sbcs	r3, r4
 8000472:	4318      	orrs	r0, r3
 8000474:	464c      	mov	r4, r9
 8000476:	0015      	movs	r5, r2
 8000478:	1a0e      	subs	r6, r1, r0
 800047a:	e732      	b.n	80002e2 <__aeabi_fadd+0xc2>
 800047c:	0008      	movs	r0, r1
 800047e:	2220      	movs	r2, #32
 8000480:	40d8      	lsrs	r0, r3
 8000482:	1ad3      	subs	r3, r2, r3
 8000484:	4099      	lsls	r1, r3
 8000486:	000b      	movs	r3, r1
 8000488:	1e5a      	subs	r2, r3, #1
 800048a:	4193      	sbcs	r3, r2
 800048c:	4303      	orrs	r3, r0
 800048e:	18f6      	adds	r6, r6, r3
 8000490:	0173      	lsls	r3, r6, #5
 8000492:	d59b      	bpl.n	80003cc <__aeabi_fadd+0x1ac>
 8000494:	3501      	adds	r5, #1
 8000496:	2dff      	cmp	r5, #255	@ 0xff
 8000498:	d100      	bne.n	800049c <__aeabi_fadd+0x27c>
 800049a:	e73e      	b.n	800031a <__aeabi_fadd+0xfa>
 800049c:	2301      	movs	r3, #1
 800049e:	494d      	ldr	r1, [pc, #308]	@ (80005d4 <__aeabi_fadd+0x3b4>)
 80004a0:	0872      	lsrs	r2, r6, #1
 80004a2:	4033      	ands	r3, r6
 80004a4:	400a      	ands	r2, r1
 80004a6:	431a      	orrs	r2, r3
 80004a8:	0016      	movs	r6, r2
 80004aa:	0753      	lsls	r3, r2, #29
 80004ac:	d004      	beq.n	80004b8 <__aeabi_fadd+0x298>
 80004ae:	230f      	movs	r3, #15
 80004b0:	4013      	ands	r3, r2
 80004b2:	2b04      	cmp	r3, #4
 80004b4:	d000      	beq.n	80004b8 <__aeabi_fadd+0x298>
 80004b6:	e72a      	b.n	800030e <__aeabi_fadd+0xee>
 80004b8:	0173      	lsls	r3, r6, #5
 80004ba:	d500      	bpl.n	80004be <__aeabi_fadd+0x29e>
 80004bc:	e72a      	b.n	8000314 <__aeabi_fadd+0xf4>
 80004be:	002b      	movs	r3, r5
 80004c0:	08f7      	lsrs	r7, r6, #3
 80004c2:	e6f7      	b.n	80002b4 <__aeabi_fadd+0x94>
 80004c4:	2bff      	cmp	r3, #255	@ 0xff
 80004c6:	d100      	bne.n	80004ca <__aeabi_fadd+0x2aa>
 80004c8:	e727      	b.n	800031a <__aeabi_fadd+0xfa>
 80004ca:	1871      	adds	r1, r6, r1
 80004cc:	0849      	lsrs	r1, r1, #1
 80004ce:	074a      	lsls	r2, r1, #29
 80004d0:	d02f      	beq.n	8000532 <__aeabi_fadd+0x312>
 80004d2:	220f      	movs	r2, #15
 80004d4:	400a      	ands	r2, r1
 80004d6:	2a04      	cmp	r2, #4
 80004d8:	d02b      	beq.n	8000532 <__aeabi_fadd+0x312>
 80004da:	1d0e      	adds	r6, r1, #4
 80004dc:	e6e6      	b.n	80002ac <__aeabi_fadd+0x8c>
 80004de:	2aff      	cmp	r2, #255	@ 0xff
 80004e0:	d08d      	beq.n	80003fe <__aeabi_fadd+0x1de>
 80004e2:	2080      	movs	r0, #128	@ 0x80
 80004e4:	04c0      	lsls	r0, r0, #19
 80004e6:	4306      	orrs	r6, r0
 80004e8:	2b1b      	cmp	r3, #27
 80004ea:	dd24      	ble.n	8000536 <__aeabi_fadd+0x316>
 80004ec:	0013      	movs	r3, r2
 80004ee:	1d4e      	adds	r6, r1, #5
 80004f0:	e6dc      	b.n	80002ac <__aeabi_fadd+0x8c>
 80004f2:	464c      	mov	r4, r9
 80004f4:	1b8f      	subs	r7, r1, r6
 80004f6:	e6f9      	b.n	80002ec <__aeabi_fadd+0xcc>
 80004f8:	464c      	mov	r4, r9
 80004fa:	000e      	movs	r6, r1
 80004fc:	e6d6      	b.n	80002ac <__aeabi_fadd+0x8c>
 80004fe:	2e00      	cmp	r6, #0
 8000500:	d149      	bne.n	8000596 <__aeabi_fadd+0x376>
 8000502:	2900      	cmp	r1, #0
 8000504:	d068      	beq.n	80005d8 <__aeabi_fadd+0x3b8>
 8000506:	4667      	mov	r7, ip
 8000508:	464c      	mov	r4, r9
 800050a:	e77c      	b.n	8000406 <__aeabi_fadd+0x1e6>
 800050c:	1870      	adds	r0, r6, r1
 800050e:	0143      	lsls	r3, r0, #5
 8000510:	d574      	bpl.n	80005fc <__aeabi_fadd+0x3dc>
 8000512:	4930      	ldr	r1, [pc, #192]	@ (80005d4 <__aeabi_fadd+0x3b4>)
 8000514:	0840      	lsrs	r0, r0, #1
 8000516:	4001      	ands	r1, r0
 8000518:	0743      	lsls	r3, r0, #29
 800051a:	d009      	beq.n	8000530 <__aeabi_fadd+0x310>
 800051c:	230f      	movs	r3, #15
 800051e:	4003      	ands	r3, r0
 8000520:	2b04      	cmp	r3, #4
 8000522:	d005      	beq.n	8000530 <__aeabi_fadd+0x310>
 8000524:	2302      	movs	r3, #2
 8000526:	1d0e      	adds	r6, r1, #4
 8000528:	e6c0      	b.n	80002ac <__aeabi_fadd+0x8c>
 800052a:	2301      	movs	r3, #1
 800052c:	08cf      	lsrs	r7, r1, #3
 800052e:	e6c1      	b.n	80002b4 <__aeabi_fadd+0x94>
 8000530:	2302      	movs	r3, #2
 8000532:	08cf      	lsrs	r7, r1, #3
 8000534:	e6be      	b.n	80002b4 <__aeabi_fadd+0x94>
 8000536:	2520      	movs	r5, #32
 8000538:	0030      	movs	r0, r6
 800053a:	40d8      	lsrs	r0, r3
 800053c:	1aeb      	subs	r3, r5, r3
 800053e:	409e      	lsls	r6, r3
 8000540:	0033      	movs	r3, r6
 8000542:	1e5d      	subs	r5, r3, #1
 8000544:	41ab      	sbcs	r3, r5
 8000546:	4303      	orrs	r3, r0
 8000548:	0015      	movs	r5, r2
 800054a:	185e      	adds	r6, r3, r1
 800054c:	e7a0      	b.n	8000490 <__aeabi_fadd+0x270>
 800054e:	2900      	cmp	r1, #0
 8000550:	d100      	bne.n	8000554 <__aeabi_fadd+0x334>
 8000552:	e765      	b.n	8000420 <__aeabi_fadd+0x200>
 8000554:	464c      	mov	r4, r9
 8000556:	4667      	mov	r7, ip
 8000558:	e6ac      	b.n	80002b4 <__aeabi_fadd+0x94>
 800055a:	1b8f      	subs	r7, r1, r6
 800055c:	017b      	lsls	r3, r7, #5
 800055e:	d52e      	bpl.n	80005be <__aeabi_fadd+0x39e>
 8000560:	01bf      	lsls	r7, r7, #6
 8000562:	09bf      	lsrs	r7, r7, #6
 8000564:	0038      	movs	r0, r7
 8000566:	f000 fb2d 	bl	8000bc4 <__clzsi2>
 800056a:	003b      	movs	r3, r7
 800056c:	3805      	subs	r0, #5
 800056e:	4083      	lsls	r3, r0
 8000570:	464c      	mov	r4, r9
 8000572:	3501      	adds	r5, #1
 8000574:	e710      	b.n	8000398 <__aeabi_fadd+0x178>
 8000576:	2e00      	cmp	r6, #0
 8000578:	d100      	bne.n	800057c <__aeabi_fadd+0x35c>
 800057a:	e740      	b.n	80003fe <__aeabi_fadd+0x1de>
 800057c:	2900      	cmp	r1, #0
 800057e:	d100      	bne.n	8000582 <__aeabi_fadd+0x362>
 8000580:	e741      	b.n	8000406 <__aeabi_fadd+0x1e6>
 8000582:	2380      	movs	r3, #128	@ 0x80
 8000584:	03db      	lsls	r3, r3, #15
 8000586:	429f      	cmp	r7, r3
 8000588:	d200      	bcs.n	800058c <__aeabi_fadd+0x36c>
 800058a:	e73c      	b.n	8000406 <__aeabi_fadd+0x1e6>
 800058c:	459c      	cmp	ip, r3
 800058e:	d300      	bcc.n	8000592 <__aeabi_fadd+0x372>
 8000590:	e739      	b.n	8000406 <__aeabi_fadd+0x1e6>
 8000592:	4667      	mov	r7, ip
 8000594:	e737      	b.n	8000406 <__aeabi_fadd+0x1e6>
 8000596:	2900      	cmp	r1, #0
 8000598:	d100      	bne.n	800059c <__aeabi_fadd+0x37c>
 800059a:	e734      	b.n	8000406 <__aeabi_fadd+0x1e6>
 800059c:	2380      	movs	r3, #128	@ 0x80
 800059e:	03db      	lsls	r3, r3, #15
 80005a0:	429f      	cmp	r7, r3
 80005a2:	d200      	bcs.n	80005a6 <__aeabi_fadd+0x386>
 80005a4:	e72f      	b.n	8000406 <__aeabi_fadd+0x1e6>
 80005a6:	459c      	cmp	ip, r3
 80005a8:	d300      	bcc.n	80005ac <__aeabi_fadd+0x38c>
 80005aa:	e72c      	b.n	8000406 <__aeabi_fadd+0x1e6>
 80005ac:	464c      	mov	r4, r9
 80005ae:	4667      	mov	r7, ip
 80005b0:	e729      	b.n	8000406 <__aeabi_fadd+0x1e6>
 80005b2:	2900      	cmp	r1, #0
 80005b4:	d100      	bne.n	80005b8 <__aeabi_fadd+0x398>
 80005b6:	e734      	b.n	8000422 <__aeabi_fadd+0x202>
 80005b8:	2300      	movs	r3, #0
 80005ba:	08cf      	lsrs	r7, r1, #3
 80005bc:	e67a      	b.n	80002b4 <__aeabi_fadd+0x94>
 80005be:	464c      	mov	r4, r9
 80005c0:	2301      	movs	r3, #1
 80005c2:	08ff      	lsrs	r7, r7, #3
 80005c4:	e676      	b.n	80002b4 <__aeabi_fadd+0x94>
 80005c6:	2f00      	cmp	r7, #0
 80005c8:	d100      	bne.n	80005cc <__aeabi_fadd+0x3ac>
 80005ca:	e729      	b.n	8000420 <__aeabi_fadd+0x200>
 80005cc:	08ff      	lsrs	r7, r7, #3
 80005ce:	e671      	b.n	80002b4 <__aeabi_fadd+0x94>
 80005d0:	fbffffff 	.word	0xfbffffff
 80005d4:	7dffffff 	.word	0x7dffffff
 80005d8:	2280      	movs	r2, #128	@ 0x80
 80005da:	2400      	movs	r4, #0
 80005dc:	20ff      	movs	r0, #255	@ 0xff
 80005de:	03d2      	lsls	r2, r2, #15
 80005e0:	e69d      	b.n	800031e <__aeabi_fadd+0xfe>
 80005e2:	2300      	movs	r3, #0
 80005e4:	e666      	b.n	80002b4 <__aeabi_fadd+0x94>
 80005e6:	2300      	movs	r3, #0
 80005e8:	08d7      	lsrs	r7, r2, #3
 80005ea:	e663      	b.n	80002b4 <__aeabi_fadd+0x94>
 80005ec:	2001      	movs	r0, #1
 80005ee:	0172      	lsls	r2, r6, #5
 80005f0:	d500      	bpl.n	80005f4 <__aeabi_fadd+0x3d4>
 80005f2:	e6e7      	b.n	80003c4 <__aeabi_fadd+0x1a4>
 80005f4:	0031      	movs	r1, r6
 80005f6:	2300      	movs	r3, #0
 80005f8:	08cf      	lsrs	r7, r1, #3
 80005fa:	e65b      	b.n	80002b4 <__aeabi_fadd+0x94>
 80005fc:	2301      	movs	r3, #1
 80005fe:	08c7      	lsrs	r7, r0, #3
 8000600:	e658      	b.n	80002b4 <__aeabi_fadd+0x94>
 8000602:	46c0      	nop			@ (mov r8, r8)

08000604 <__aeabi_fdiv>:
 8000604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000606:	4646      	mov	r6, r8
 8000608:	464f      	mov	r7, r9
 800060a:	46d6      	mov	lr, sl
 800060c:	0245      	lsls	r5, r0, #9
 800060e:	b5c0      	push	{r6, r7, lr}
 8000610:	0fc3      	lsrs	r3, r0, #31
 8000612:	0047      	lsls	r7, r0, #1
 8000614:	4698      	mov	r8, r3
 8000616:	1c0e      	adds	r6, r1, #0
 8000618:	0a6d      	lsrs	r5, r5, #9
 800061a:	0e3f      	lsrs	r7, r7, #24
 800061c:	d05b      	beq.n	80006d6 <__aeabi_fdiv+0xd2>
 800061e:	2fff      	cmp	r7, #255	@ 0xff
 8000620:	d021      	beq.n	8000666 <__aeabi_fdiv+0x62>
 8000622:	2380      	movs	r3, #128	@ 0x80
 8000624:	00ed      	lsls	r5, r5, #3
 8000626:	04db      	lsls	r3, r3, #19
 8000628:	431d      	orrs	r5, r3
 800062a:	2300      	movs	r3, #0
 800062c:	4699      	mov	r9, r3
 800062e:	469a      	mov	sl, r3
 8000630:	3f7f      	subs	r7, #127	@ 0x7f
 8000632:	0274      	lsls	r4, r6, #9
 8000634:	0073      	lsls	r3, r6, #1
 8000636:	0a64      	lsrs	r4, r4, #9
 8000638:	0e1b      	lsrs	r3, r3, #24
 800063a:	0ff6      	lsrs	r6, r6, #31
 800063c:	2b00      	cmp	r3, #0
 800063e:	d020      	beq.n	8000682 <__aeabi_fdiv+0x7e>
 8000640:	2bff      	cmp	r3, #255	@ 0xff
 8000642:	d043      	beq.n	80006cc <__aeabi_fdiv+0xc8>
 8000644:	2280      	movs	r2, #128	@ 0x80
 8000646:	2000      	movs	r0, #0
 8000648:	00e4      	lsls	r4, r4, #3
 800064a:	04d2      	lsls	r2, r2, #19
 800064c:	4314      	orrs	r4, r2
 800064e:	3b7f      	subs	r3, #127	@ 0x7f
 8000650:	4642      	mov	r2, r8
 8000652:	1aff      	subs	r7, r7, r3
 8000654:	464b      	mov	r3, r9
 8000656:	4072      	eors	r2, r6
 8000658:	2b0f      	cmp	r3, #15
 800065a:	d900      	bls.n	800065e <__aeabi_fdiv+0x5a>
 800065c:	e09d      	b.n	800079a <__aeabi_fdiv+0x196>
 800065e:	4971      	ldr	r1, [pc, #452]	@ (8000824 <__aeabi_fdiv+0x220>)
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	58cb      	ldr	r3, [r1, r3]
 8000664:	469f      	mov	pc, r3
 8000666:	2d00      	cmp	r5, #0
 8000668:	d15a      	bne.n	8000720 <__aeabi_fdiv+0x11c>
 800066a:	2308      	movs	r3, #8
 800066c:	4699      	mov	r9, r3
 800066e:	3b06      	subs	r3, #6
 8000670:	0274      	lsls	r4, r6, #9
 8000672:	469a      	mov	sl, r3
 8000674:	0073      	lsls	r3, r6, #1
 8000676:	27ff      	movs	r7, #255	@ 0xff
 8000678:	0a64      	lsrs	r4, r4, #9
 800067a:	0e1b      	lsrs	r3, r3, #24
 800067c:	0ff6      	lsrs	r6, r6, #31
 800067e:	2b00      	cmp	r3, #0
 8000680:	d1de      	bne.n	8000640 <__aeabi_fdiv+0x3c>
 8000682:	2c00      	cmp	r4, #0
 8000684:	d13b      	bne.n	80006fe <__aeabi_fdiv+0xfa>
 8000686:	2301      	movs	r3, #1
 8000688:	4642      	mov	r2, r8
 800068a:	4649      	mov	r1, r9
 800068c:	4072      	eors	r2, r6
 800068e:	4319      	orrs	r1, r3
 8000690:	290e      	cmp	r1, #14
 8000692:	d818      	bhi.n	80006c6 <__aeabi_fdiv+0xc2>
 8000694:	4864      	ldr	r0, [pc, #400]	@ (8000828 <__aeabi_fdiv+0x224>)
 8000696:	0089      	lsls	r1, r1, #2
 8000698:	5841      	ldr	r1, [r0, r1]
 800069a:	468f      	mov	pc, r1
 800069c:	4653      	mov	r3, sl
 800069e:	2b02      	cmp	r3, #2
 80006a0:	d100      	bne.n	80006a4 <__aeabi_fdiv+0xa0>
 80006a2:	e0b8      	b.n	8000816 <__aeabi_fdiv+0x212>
 80006a4:	2b03      	cmp	r3, #3
 80006a6:	d06e      	beq.n	8000786 <__aeabi_fdiv+0x182>
 80006a8:	4642      	mov	r2, r8
 80006aa:	002c      	movs	r4, r5
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d140      	bne.n	8000732 <__aeabi_fdiv+0x12e>
 80006b0:	2000      	movs	r0, #0
 80006b2:	2400      	movs	r4, #0
 80006b4:	05c0      	lsls	r0, r0, #23
 80006b6:	4320      	orrs	r0, r4
 80006b8:	07d2      	lsls	r2, r2, #31
 80006ba:	4310      	orrs	r0, r2
 80006bc:	bce0      	pop	{r5, r6, r7}
 80006be:	46ba      	mov	sl, r7
 80006c0:	46b1      	mov	r9, r6
 80006c2:	46a8      	mov	r8, r5
 80006c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c6:	20ff      	movs	r0, #255	@ 0xff
 80006c8:	2400      	movs	r4, #0
 80006ca:	e7f3      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 80006cc:	2c00      	cmp	r4, #0
 80006ce:	d120      	bne.n	8000712 <__aeabi_fdiv+0x10e>
 80006d0:	2302      	movs	r3, #2
 80006d2:	3fff      	subs	r7, #255	@ 0xff
 80006d4:	e7d8      	b.n	8000688 <__aeabi_fdiv+0x84>
 80006d6:	2d00      	cmp	r5, #0
 80006d8:	d105      	bne.n	80006e6 <__aeabi_fdiv+0xe2>
 80006da:	2304      	movs	r3, #4
 80006dc:	4699      	mov	r9, r3
 80006de:	3b03      	subs	r3, #3
 80006e0:	2700      	movs	r7, #0
 80006e2:	469a      	mov	sl, r3
 80006e4:	e7a5      	b.n	8000632 <__aeabi_fdiv+0x2e>
 80006e6:	0028      	movs	r0, r5
 80006e8:	f000 fa6c 	bl	8000bc4 <__clzsi2>
 80006ec:	2776      	movs	r7, #118	@ 0x76
 80006ee:	1f43      	subs	r3, r0, #5
 80006f0:	409d      	lsls	r5, r3
 80006f2:	2300      	movs	r3, #0
 80006f4:	427f      	negs	r7, r7
 80006f6:	4699      	mov	r9, r3
 80006f8:	469a      	mov	sl, r3
 80006fa:	1a3f      	subs	r7, r7, r0
 80006fc:	e799      	b.n	8000632 <__aeabi_fdiv+0x2e>
 80006fe:	0020      	movs	r0, r4
 8000700:	f000 fa60 	bl	8000bc4 <__clzsi2>
 8000704:	1f43      	subs	r3, r0, #5
 8000706:	409c      	lsls	r4, r3
 8000708:	2376      	movs	r3, #118	@ 0x76
 800070a:	425b      	negs	r3, r3
 800070c:	1a1b      	subs	r3, r3, r0
 800070e:	2000      	movs	r0, #0
 8000710:	e79e      	b.n	8000650 <__aeabi_fdiv+0x4c>
 8000712:	2303      	movs	r3, #3
 8000714:	464a      	mov	r2, r9
 8000716:	431a      	orrs	r2, r3
 8000718:	4691      	mov	r9, r2
 800071a:	2003      	movs	r0, #3
 800071c:	33fc      	adds	r3, #252	@ 0xfc
 800071e:	e797      	b.n	8000650 <__aeabi_fdiv+0x4c>
 8000720:	230c      	movs	r3, #12
 8000722:	4699      	mov	r9, r3
 8000724:	3b09      	subs	r3, #9
 8000726:	27ff      	movs	r7, #255	@ 0xff
 8000728:	469a      	mov	sl, r3
 800072a:	e782      	b.n	8000632 <__aeabi_fdiv+0x2e>
 800072c:	2803      	cmp	r0, #3
 800072e:	d02c      	beq.n	800078a <__aeabi_fdiv+0x186>
 8000730:	0032      	movs	r2, r6
 8000732:	0038      	movs	r0, r7
 8000734:	307f      	adds	r0, #127	@ 0x7f
 8000736:	2800      	cmp	r0, #0
 8000738:	dd47      	ble.n	80007ca <__aeabi_fdiv+0x1c6>
 800073a:	0763      	lsls	r3, r4, #29
 800073c:	d004      	beq.n	8000748 <__aeabi_fdiv+0x144>
 800073e:	230f      	movs	r3, #15
 8000740:	4023      	ands	r3, r4
 8000742:	2b04      	cmp	r3, #4
 8000744:	d000      	beq.n	8000748 <__aeabi_fdiv+0x144>
 8000746:	3404      	adds	r4, #4
 8000748:	0123      	lsls	r3, r4, #4
 800074a:	d503      	bpl.n	8000754 <__aeabi_fdiv+0x150>
 800074c:	0038      	movs	r0, r7
 800074e:	4b37      	ldr	r3, [pc, #220]	@ (800082c <__aeabi_fdiv+0x228>)
 8000750:	3080      	adds	r0, #128	@ 0x80
 8000752:	401c      	ands	r4, r3
 8000754:	28fe      	cmp	r0, #254	@ 0xfe
 8000756:	dcb6      	bgt.n	80006c6 <__aeabi_fdiv+0xc2>
 8000758:	01a4      	lsls	r4, r4, #6
 800075a:	0a64      	lsrs	r4, r4, #9
 800075c:	b2c0      	uxtb	r0, r0
 800075e:	e7a9      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 8000760:	2480      	movs	r4, #128	@ 0x80
 8000762:	2200      	movs	r2, #0
 8000764:	20ff      	movs	r0, #255	@ 0xff
 8000766:	03e4      	lsls	r4, r4, #15
 8000768:	e7a4      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 800076a:	2380      	movs	r3, #128	@ 0x80
 800076c:	03db      	lsls	r3, r3, #15
 800076e:	421d      	tst	r5, r3
 8000770:	d001      	beq.n	8000776 <__aeabi_fdiv+0x172>
 8000772:	421c      	tst	r4, r3
 8000774:	d00b      	beq.n	800078e <__aeabi_fdiv+0x18a>
 8000776:	2480      	movs	r4, #128	@ 0x80
 8000778:	03e4      	lsls	r4, r4, #15
 800077a:	432c      	orrs	r4, r5
 800077c:	0264      	lsls	r4, r4, #9
 800077e:	4642      	mov	r2, r8
 8000780:	20ff      	movs	r0, #255	@ 0xff
 8000782:	0a64      	lsrs	r4, r4, #9
 8000784:	e796      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 8000786:	4646      	mov	r6, r8
 8000788:	002c      	movs	r4, r5
 800078a:	2380      	movs	r3, #128	@ 0x80
 800078c:	03db      	lsls	r3, r3, #15
 800078e:	431c      	orrs	r4, r3
 8000790:	0264      	lsls	r4, r4, #9
 8000792:	0032      	movs	r2, r6
 8000794:	20ff      	movs	r0, #255	@ 0xff
 8000796:	0a64      	lsrs	r4, r4, #9
 8000798:	e78c      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 800079a:	016d      	lsls	r5, r5, #5
 800079c:	0160      	lsls	r0, r4, #5
 800079e:	4285      	cmp	r5, r0
 80007a0:	d22d      	bcs.n	80007fe <__aeabi_fdiv+0x1fa>
 80007a2:	231b      	movs	r3, #27
 80007a4:	2400      	movs	r4, #0
 80007a6:	3f01      	subs	r7, #1
 80007a8:	2601      	movs	r6, #1
 80007aa:	0029      	movs	r1, r5
 80007ac:	0064      	lsls	r4, r4, #1
 80007ae:	006d      	lsls	r5, r5, #1
 80007b0:	2900      	cmp	r1, #0
 80007b2:	db01      	blt.n	80007b8 <__aeabi_fdiv+0x1b4>
 80007b4:	4285      	cmp	r5, r0
 80007b6:	d301      	bcc.n	80007bc <__aeabi_fdiv+0x1b8>
 80007b8:	1a2d      	subs	r5, r5, r0
 80007ba:	4334      	orrs	r4, r6
 80007bc:	3b01      	subs	r3, #1
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d1f3      	bne.n	80007aa <__aeabi_fdiv+0x1a6>
 80007c2:	1e6b      	subs	r3, r5, #1
 80007c4:	419d      	sbcs	r5, r3
 80007c6:	432c      	orrs	r4, r5
 80007c8:	e7b3      	b.n	8000732 <__aeabi_fdiv+0x12e>
 80007ca:	2301      	movs	r3, #1
 80007cc:	1a1b      	subs	r3, r3, r0
 80007ce:	2b1b      	cmp	r3, #27
 80007d0:	dd00      	ble.n	80007d4 <__aeabi_fdiv+0x1d0>
 80007d2:	e76d      	b.n	80006b0 <__aeabi_fdiv+0xac>
 80007d4:	0021      	movs	r1, r4
 80007d6:	379e      	adds	r7, #158	@ 0x9e
 80007d8:	40d9      	lsrs	r1, r3
 80007da:	40bc      	lsls	r4, r7
 80007dc:	000b      	movs	r3, r1
 80007de:	1e61      	subs	r1, r4, #1
 80007e0:	418c      	sbcs	r4, r1
 80007e2:	4323      	orrs	r3, r4
 80007e4:	0759      	lsls	r1, r3, #29
 80007e6:	d004      	beq.n	80007f2 <__aeabi_fdiv+0x1ee>
 80007e8:	210f      	movs	r1, #15
 80007ea:	4019      	ands	r1, r3
 80007ec:	2904      	cmp	r1, #4
 80007ee:	d000      	beq.n	80007f2 <__aeabi_fdiv+0x1ee>
 80007f0:	3304      	adds	r3, #4
 80007f2:	0159      	lsls	r1, r3, #5
 80007f4:	d413      	bmi.n	800081e <__aeabi_fdiv+0x21a>
 80007f6:	019b      	lsls	r3, r3, #6
 80007f8:	2000      	movs	r0, #0
 80007fa:	0a5c      	lsrs	r4, r3, #9
 80007fc:	e75a      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 80007fe:	231a      	movs	r3, #26
 8000800:	2401      	movs	r4, #1
 8000802:	1a2d      	subs	r5, r5, r0
 8000804:	e7d0      	b.n	80007a8 <__aeabi_fdiv+0x1a4>
 8000806:	1e98      	subs	r0, r3, #2
 8000808:	4243      	negs	r3, r0
 800080a:	4158      	adcs	r0, r3
 800080c:	4240      	negs	r0, r0
 800080e:	0032      	movs	r2, r6
 8000810:	2400      	movs	r4, #0
 8000812:	b2c0      	uxtb	r0, r0
 8000814:	e74e      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 8000816:	4642      	mov	r2, r8
 8000818:	20ff      	movs	r0, #255	@ 0xff
 800081a:	2400      	movs	r4, #0
 800081c:	e74a      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 800081e:	2001      	movs	r0, #1
 8000820:	2400      	movs	r4, #0
 8000822:	e747      	b.n	80006b4 <__aeabi_fdiv+0xb0>
 8000824:	08004460 	.word	0x08004460
 8000828:	080044a0 	.word	0x080044a0
 800082c:	f7ffffff 	.word	0xf7ffffff

08000830 <__aeabi_fmul>:
 8000830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000832:	464f      	mov	r7, r9
 8000834:	4646      	mov	r6, r8
 8000836:	46d6      	mov	lr, sl
 8000838:	0044      	lsls	r4, r0, #1
 800083a:	b5c0      	push	{r6, r7, lr}
 800083c:	0246      	lsls	r6, r0, #9
 800083e:	1c0f      	adds	r7, r1, #0
 8000840:	0a76      	lsrs	r6, r6, #9
 8000842:	0e24      	lsrs	r4, r4, #24
 8000844:	0fc5      	lsrs	r5, r0, #31
 8000846:	2c00      	cmp	r4, #0
 8000848:	d100      	bne.n	800084c <__aeabi_fmul+0x1c>
 800084a:	e0da      	b.n	8000a02 <__aeabi_fmul+0x1d2>
 800084c:	2cff      	cmp	r4, #255	@ 0xff
 800084e:	d074      	beq.n	800093a <__aeabi_fmul+0x10a>
 8000850:	2380      	movs	r3, #128	@ 0x80
 8000852:	00f6      	lsls	r6, r6, #3
 8000854:	04db      	lsls	r3, r3, #19
 8000856:	431e      	orrs	r6, r3
 8000858:	2300      	movs	r3, #0
 800085a:	4699      	mov	r9, r3
 800085c:	469a      	mov	sl, r3
 800085e:	3c7f      	subs	r4, #127	@ 0x7f
 8000860:	027b      	lsls	r3, r7, #9
 8000862:	0a5b      	lsrs	r3, r3, #9
 8000864:	4698      	mov	r8, r3
 8000866:	007b      	lsls	r3, r7, #1
 8000868:	0e1b      	lsrs	r3, r3, #24
 800086a:	0fff      	lsrs	r7, r7, #31
 800086c:	2b00      	cmp	r3, #0
 800086e:	d074      	beq.n	800095a <__aeabi_fmul+0x12a>
 8000870:	2bff      	cmp	r3, #255	@ 0xff
 8000872:	d100      	bne.n	8000876 <__aeabi_fmul+0x46>
 8000874:	e08e      	b.n	8000994 <__aeabi_fmul+0x164>
 8000876:	4642      	mov	r2, r8
 8000878:	2180      	movs	r1, #128	@ 0x80
 800087a:	00d2      	lsls	r2, r2, #3
 800087c:	04c9      	lsls	r1, r1, #19
 800087e:	4311      	orrs	r1, r2
 8000880:	3b7f      	subs	r3, #127	@ 0x7f
 8000882:	002a      	movs	r2, r5
 8000884:	18e4      	adds	r4, r4, r3
 8000886:	464b      	mov	r3, r9
 8000888:	407a      	eors	r2, r7
 800088a:	4688      	mov	r8, r1
 800088c:	b2d2      	uxtb	r2, r2
 800088e:	2b0a      	cmp	r3, #10
 8000890:	dc75      	bgt.n	800097e <__aeabi_fmul+0x14e>
 8000892:	464b      	mov	r3, r9
 8000894:	2000      	movs	r0, #0
 8000896:	2b02      	cmp	r3, #2
 8000898:	dd0f      	ble.n	80008ba <__aeabi_fmul+0x8a>
 800089a:	4649      	mov	r1, r9
 800089c:	2301      	movs	r3, #1
 800089e:	408b      	lsls	r3, r1
 80008a0:	21a6      	movs	r1, #166	@ 0xa6
 80008a2:	00c9      	lsls	r1, r1, #3
 80008a4:	420b      	tst	r3, r1
 80008a6:	d169      	bne.n	800097c <__aeabi_fmul+0x14c>
 80008a8:	2190      	movs	r1, #144	@ 0x90
 80008aa:	0089      	lsls	r1, r1, #2
 80008ac:	420b      	tst	r3, r1
 80008ae:	d000      	beq.n	80008b2 <__aeabi_fmul+0x82>
 80008b0:	e100      	b.n	8000ab4 <__aeabi_fmul+0x284>
 80008b2:	2188      	movs	r1, #136	@ 0x88
 80008b4:	4219      	tst	r1, r3
 80008b6:	d000      	beq.n	80008ba <__aeabi_fmul+0x8a>
 80008b8:	e0f5      	b.n	8000aa6 <__aeabi_fmul+0x276>
 80008ba:	4641      	mov	r1, r8
 80008bc:	0409      	lsls	r1, r1, #16
 80008be:	0c09      	lsrs	r1, r1, #16
 80008c0:	4643      	mov	r3, r8
 80008c2:	0008      	movs	r0, r1
 80008c4:	0c35      	lsrs	r5, r6, #16
 80008c6:	0436      	lsls	r6, r6, #16
 80008c8:	0c1b      	lsrs	r3, r3, #16
 80008ca:	0c36      	lsrs	r6, r6, #16
 80008cc:	4370      	muls	r0, r6
 80008ce:	4369      	muls	r1, r5
 80008d0:	435e      	muls	r6, r3
 80008d2:	435d      	muls	r5, r3
 80008d4:	1876      	adds	r6, r6, r1
 80008d6:	0c03      	lsrs	r3, r0, #16
 80008d8:	199b      	adds	r3, r3, r6
 80008da:	4299      	cmp	r1, r3
 80008dc:	d903      	bls.n	80008e6 <__aeabi_fmul+0xb6>
 80008de:	2180      	movs	r1, #128	@ 0x80
 80008e0:	0249      	lsls	r1, r1, #9
 80008e2:	468c      	mov	ip, r1
 80008e4:	4465      	add	r5, ip
 80008e6:	0400      	lsls	r0, r0, #16
 80008e8:	0419      	lsls	r1, r3, #16
 80008ea:	0c00      	lsrs	r0, r0, #16
 80008ec:	1809      	adds	r1, r1, r0
 80008ee:	018e      	lsls	r6, r1, #6
 80008f0:	1e70      	subs	r0, r6, #1
 80008f2:	4186      	sbcs	r6, r0
 80008f4:	0c1b      	lsrs	r3, r3, #16
 80008f6:	0e89      	lsrs	r1, r1, #26
 80008f8:	195b      	adds	r3, r3, r5
 80008fa:	430e      	orrs	r6, r1
 80008fc:	019b      	lsls	r3, r3, #6
 80008fe:	431e      	orrs	r6, r3
 8000900:	011b      	lsls	r3, r3, #4
 8000902:	d46c      	bmi.n	80009de <__aeabi_fmul+0x1ae>
 8000904:	0023      	movs	r3, r4
 8000906:	337f      	adds	r3, #127	@ 0x7f
 8000908:	2b00      	cmp	r3, #0
 800090a:	dc00      	bgt.n	800090e <__aeabi_fmul+0xde>
 800090c:	e0b1      	b.n	8000a72 <__aeabi_fmul+0x242>
 800090e:	0015      	movs	r5, r2
 8000910:	0771      	lsls	r1, r6, #29
 8000912:	d00b      	beq.n	800092c <__aeabi_fmul+0xfc>
 8000914:	200f      	movs	r0, #15
 8000916:	0021      	movs	r1, r4
 8000918:	4030      	ands	r0, r6
 800091a:	2804      	cmp	r0, #4
 800091c:	d006      	beq.n	800092c <__aeabi_fmul+0xfc>
 800091e:	3604      	adds	r6, #4
 8000920:	0132      	lsls	r2, r6, #4
 8000922:	d503      	bpl.n	800092c <__aeabi_fmul+0xfc>
 8000924:	4b6e      	ldr	r3, [pc, #440]	@ (8000ae0 <__aeabi_fmul+0x2b0>)
 8000926:	401e      	ands	r6, r3
 8000928:	000b      	movs	r3, r1
 800092a:	3380      	adds	r3, #128	@ 0x80
 800092c:	2bfe      	cmp	r3, #254	@ 0xfe
 800092e:	dd00      	ble.n	8000932 <__aeabi_fmul+0x102>
 8000930:	e0bd      	b.n	8000aae <__aeabi_fmul+0x27e>
 8000932:	01b2      	lsls	r2, r6, #6
 8000934:	0a52      	lsrs	r2, r2, #9
 8000936:	b2db      	uxtb	r3, r3
 8000938:	e048      	b.n	80009cc <__aeabi_fmul+0x19c>
 800093a:	2e00      	cmp	r6, #0
 800093c:	d000      	beq.n	8000940 <__aeabi_fmul+0x110>
 800093e:	e092      	b.n	8000a66 <__aeabi_fmul+0x236>
 8000940:	2308      	movs	r3, #8
 8000942:	4699      	mov	r9, r3
 8000944:	3b06      	subs	r3, #6
 8000946:	469a      	mov	sl, r3
 8000948:	027b      	lsls	r3, r7, #9
 800094a:	0a5b      	lsrs	r3, r3, #9
 800094c:	4698      	mov	r8, r3
 800094e:	007b      	lsls	r3, r7, #1
 8000950:	24ff      	movs	r4, #255	@ 0xff
 8000952:	0e1b      	lsrs	r3, r3, #24
 8000954:	0fff      	lsrs	r7, r7, #31
 8000956:	2b00      	cmp	r3, #0
 8000958:	d18a      	bne.n	8000870 <__aeabi_fmul+0x40>
 800095a:	4642      	mov	r2, r8
 800095c:	2a00      	cmp	r2, #0
 800095e:	d164      	bne.n	8000a2a <__aeabi_fmul+0x1fa>
 8000960:	4649      	mov	r1, r9
 8000962:	3201      	adds	r2, #1
 8000964:	4311      	orrs	r1, r2
 8000966:	4689      	mov	r9, r1
 8000968:	290a      	cmp	r1, #10
 800096a:	dc08      	bgt.n	800097e <__aeabi_fmul+0x14e>
 800096c:	407d      	eors	r5, r7
 800096e:	2001      	movs	r0, #1
 8000970:	b2ea      	uxtb	r2, r5
 8000972:	2902      	cmp	r1, #2
 8000974:	dc91      	bgt.n	800089a <__aeabi_fmul+0x6a>
 8000976:	0015      	movs	r5, r2
 8000978:	2200      	movs	r2, #0
 800097a:	e027      	b.n	80009cc <__aeabi_fmul+0x19c>
 800097c:	0015      	movs	r5, r2
 800097e:	4653      	mov	r3, sl
 8000980:	2b02      	cmp	r3, #2
 8000982:	d100      	bne.n	8000986 <__aeabi_fmul+0x156>
 8000984:	e093      	b.n	8000aae <__aeabi_fmul+0x27e>
 8000986:	2b03      	cmp	r3, #3
 8000988:	d01a      	beq.n	80009c0 <__aeabi_fmul+0x190>
 800098a:	2b01      	cmp	r3, #1
 800098c:	d12c      	bne.n	80009e8 <__aeabi_fmul+0x1b8>
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	e01b      	b.n	80009cc <__aeabi_fmul+0x19c>
 8000994:	4643      	mov	r3, r8
 8000996:	34ff      	adds	r4, #255	@ 0xff
 8000998:	2b00      	cmp	r3, #0
 800099a:	d055      	beq.n	8000a48 <__aeabi_fmul+0x218>
 800099c:	2103      	movs	r1, #3
 800099e:	464b      	mov	r3, r9
 80009a0:	430b      	orrs	r3, r1
 80009a2:	0019      	movs	r1, r3
 80009a4:	2b0a      	cmp	r3, #10
 80009a6:	dc00      	bgt.n	80009aa <__aeabi_fmul+0x17a>
 80009a8:	e092      	b.n	8000ad0 <__aeabi_fmul+0x2a0>
 80009aa:	2b0f      	cmp	r3, #15
 80009ac:	d000      	beq.n	80009b0 <__aeabi_fmul+0x180>
 80009ae:	e08c      	b.n	8000aca <__aeabi_fmul+0x29a>
 80009b0:	2280      	movs	r2, #128	@ 0x80
 80009b2:	03d2      	lsls	r2, r2, #15
 80009b4:	4216      	tst	r6, r2
 80009b6:	d003      	beq.n	80009c0 <__aeabi_fmul+0x190>
 80009b8:	4643      	mov	r3, r8
 80009ba:	4213      	tst	r3, r2
 80009bc:	d100      	bne.n	80009c0 <__aeabi_fmul+0x190>
 80009be:	e07d      	b.n	8000abc <__aeabi_fmul+0x28c>
 80009c0:	2280      	movs	r2, #128	@ 0x80
 80009c2:	03d2      	lsls	r2, r2, #15
 80009c4:	4332      	orrs	r2, r6
 80009c6:	0252      	lsls	r2, r2, #9
 80009c8:	0a52      	lsrs	r2, r2, #9
 80009ca:	23ff      	movs	r3, #255	@ 0xff
 80009cc:	05d8      	lsls	r0, r3, #23
 80009ce:	07ed      	lsls	r5, r5, #31
 80009d0:	4310      	orrs	r0, r2
 80009d2:	4328      	orrs	r0, r5
 80009d4:	bce0      	pop	{r5, r6, r7}
 80009d6:	46ba      	mov	sl, r7
 80009d8:	46b1      	mov	r9, r6
 80009da:	46a8      	mov	r8, r5
 80009dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009de:	2301      	movs	r3, #1
 80009e0:	0015      	movs	r5, r2
 80009e2:	0871      	lsrs	r1, r6, #1
 80009e4:	401e      	ands	r6, r3
 80009e6:	430e      	orrs	r6, r1
 80009e8:	0023      	movs	r3, r4
 80009ea:	3380      	adds	r3, #128	@ 0x80
 80009ec:	1c61      	adds	r1, r4, #1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	dd41      	ble.n	8000a76 <__aeabi_fmul+0x246>
 80009f2:	0772      	lsls	r2, r6, #29
 80009f4:	d094      	beq.n	8000920 <__aeabi_fmul+0xf0>
 80009f6:	220f      	movs	r2, #15
 80009f8:	4032      	ands	r2, r6
 80009fa:	2a04      	cmp	r2, #4
 80009fc:	d000      	beq.n	8000a00 <__aeabi_fmul+0x1d0>
 80009fe:	e78e      	b.n	800091e <__aeabi_fmul+0xee>
 8000a00:	e78e      	b.n	8000920 <__aeabi_fmul+0xf0>
 8000a02:	2e00      	cmp	r6, #0
 8000a04:	d105      	bne.n	8000a12 <__aeabi_fmul+0x1e2>
 8000a06:	2304      	movs	r3, #4
 8000a08:	4699      	mov	r9, r3
 8000a0a:	3b03      	subs	r3, #3
 8000a0c:	2400      	movs	r4, #0
 8000a0e:	469a      	mov	sl, r3
 8000a10:	e726      	b.n	8000860 <__aeabi_fmul+0x30>
 8000a12:	0030      	movs	r0, r6
 8000a14:	f000 f8d6 	bl	8000bc4 <__clzsi2>
 8000a18:	2476      	movs	r4, #118	@ 0x76
 8000a1a:	1f43      	subs	r3, r0, #5
 8000a1c:	409e      	lsls	r6, r3
 8000a1e:	2300      	movs	r3, #0
 8000a20:	4264      	negs	r4, r4
 8000a22:	4699      	mov	r9, r3
 8000a24:	469a      	mov	sl, r3
 8000a26:	1a24      	subs	r4, r4, r0
 8000a28:	e71a      	b.n	8000860 <__aeabi_fmul+0x30>
 8000a2a:	4640      	mov	r0, r8
 8000a2c:	f000 f8ca 	bl	8000bc4 <__clzsi2>
 8000a30:	464b      	mov	r3, r9
 8000a32:	1a24      	subs	r4, r4, r0
 8000a34:	3c76      	subs	r4, #118	@ 0x76
 8000a36:	2b0a      	cmp	r3, #10
 8000a38:	dca1      	bgt.n	800097e <__aeabi_fmul+0x14e>
 8000a3a:	4643      	mov	r3, r8
 8000a3c:	3805      	subs	r0, #5
 8000a3e:	4083      	lsls	r3, r0
 8000a40:	407d      	eors	r5, r7
 8000a42:	4698      	mov	r8, r3
 8000a44:	b2ea      	uxtb	r2, r5
 8000a46:	e724      	b.n	8000892 <__aeabi_fmul+0x62>
 8000a48:	464a      	mov	r2, r9
 8000a4a:	3302      	adds	r3, #2
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	002a      	movs	r2, r5
 8000a50:	407a      	eors	r2, r7
 8000a52:	b2d2      	uxtb	r2, r2
 8000a54:	2b0a      	cmp	r3, #10
 8000a56:	dc92      	bgt.n	800097e <__aeabi_fmul+0x14e>
 8000a58:	4649      	mov	r1, r9
 8000a5a:	0015      	movs	r5, r2
 8000a5c:	2900      	cmp	r1, #0
 8000a5e:	d026      	beq.n	8000aae <__aeabi_fmul+0x27e>
 8000a60:	4699      	mov	r9, r3
 8000a62:	2002      	movs	r0, #2
 8000a64:	e719      	b.n	800089a <__aeabi_fmul+0x6a>
 8000a66:	230c      	movs	r3, #12
 8000a68:	4699      	mov	r9, r3
 8000a6a:	3b09      	subs	r3, #9
 8000a6c:	24ff      	movs	r4, #255	@ 0xff
 8000a6e:	469a      	mov	sl, r3
 8000a70:	e6f6      	b.n	8000860 <__aeabi_fmul+0x30>
 8000a72:	0015      	movs	r5, r2
 8000a74:	0021      	movs	r1, r4
 8000a76:	2201      	movs	r2, #1
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	2b1b      	cmp	r3, #27
 8000a7c:	dd00      	ble.n	8000a80 <__aeabi_fmul+0x250>
 8000a7e:	e786      	b.n	800098e <__aeabi_fmul+0x15e>
 8000a80:	319e      	adds	r1, #158	@ 0x9e
 8000a82:	0032      	movs	r2, r6
 8000a84:	408e      	lsls	r6, r1
 8000a86:	40da      	lsrs	r2, r3
 8000a88:	1e73      	subs	r3, r6, #1
 8000a8a:	419e      	sbcs	r6, r3
 8000a8c:	4332      	orrs	r2, r6
 8000a8e:	0753      	lsls	r3, r2, #29
 8000a90:	d004      	beq.n	8000a9c <__aeabi_fmul+0x26c>
 8000a92:	230f      	movs	r3, #15
 8000a94:	4013      	ands	r3, r2
 8000a96:	2b04      	cmp	r3, #4
 8000a98:	d000      	beq.n	8000a9c <__aeabi_fmul+0x26c>
 8000a9a:	3204      	adds	r2, #4
 8000a9c:	0153      	lsls	r3, r2, #5
 8000a9e:	d510      	bpl.n	8000ac2 <__aeabi_fmul+0x292>
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	e792      	b.n	80009cc <__aeabi_fmul+0x19c>
 8000aa6:	003d      	movs	r5, r7
 8000aa8:	4646      	mov	r6, r8
 8000aaa:	4682      	mov	sl, r0
 8000aac:	e767      	b.n	800097e <__aeabi_fmul+0x14e>
 8000aae:	23ff      	movs	r3, #255	@ 0xff
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	e78b      	b.n	80009cc <__aeabi_fmul+0x19c>
 8000ab4:	2280      	movs	r2, #128	@ 0x80
 8000ab6:	2500      	movs	r5, #0
 8000ab8:	03d2      	lsls	r2, r2, #15
 8000aba:	e786      	b.n	80009ca <__aeabi_fmul+0x19a>
 8000abc:	003d      	movs	r5, r7
 8000abe:	431a      	orrs	r2, r3
 8000ac0:	e783      	b.n	80009ca <__aeabi_fmul+0x19a>
 8000ac2:	0192      	lsls	r2, r2, #6
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	0a52      	lsrs	r2, r2, #9
 8000ac8:	e780      	b.n	80009cc <__aeabi_fmul+0x19c>
 8000aca:	003d      	movs	r5, r7
 8000acc:	4646      	mov	r6, r8
 8000ace:	e777      	b.n	80009c0 <__aeabi_fmul+0x190>
 8000ad0:	002a      	movs	r2, r5
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	407a      	eors	r2, r7
 8000ad6:	408b      	lsls	r3, r1
 8000ad8:	2003      	movs	r0, #3
 8000ada:	b2d2      	uxtb	r2, r2
 8000adc:	e6e9      	b.n	80008b2 <__aeabi_fmul+0x82>
 8000ade:	46c0      	nop			@ (mov r8, r8)
 8000ae0:	f7ffffff 	.word	0xf7ffffff

08000ae4 <__aeabi_f2iz>:
 8000ae4:	0241      	lsls	r1, r0, #9
 8000ae6:	0042      	lsls	r2, r0, #1
 8000ae8:	0fc3      	lsrs	r3, r0, #31
 8000aea:	0a49      	lsrs	r1, r1, #9
 8000aec:	2000      	movs	r0, #0
 8000aee:	0e12      	lsrs	r2, r2, #24
 8000af0:	2a7e      	cmp	r2, #126	@ 0x7e
 8000af2:	dd03      	ble.n	8000afc <__aeabi_f2iz+0x18>
 8000af4:	2a9d      	cmp	r2, #157	@ 0x9d
 8000af6:	dd02      	ble.n	8000afe <__aeabi_f2iz+0x1a>
 8000af8:	4a09      	ldr	r2, [pc, #36]	@ (8000b20 <__aeabi_f2iz+0x3c>)
 8000afa:	1898      	adds	r0, r3, r2
 8000afc:	4770      	bx	lr
 8000afe:	2080      	movs	r0, #128	@ 0x80
 8000b00:	0400      	lsls	r0, r0, #16
 8000b02:	4301      	orrs	r1, r0
 8000b04:	2a95      	cmp	r2, #149	@ 0x95
 8000b06:	dc07      	bgt.n	8000b18 <__aeabi_f2iz+0x34>
 8000b08:	2096      	movs	r0, #150	@ 0x96
 8000b0a:	1a82      	subs	r2, r0, r2
 8000b0c:	40d1      	lsrs	r1, r2
 8000b0e:	4248      	negs	r0, r1
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d1f3      	bne.n	8000afc <__aeabi_f2iz+0x18>
 8000b14:	0008      	movs	r0, r1
 8000b16:	e7f1      	b.n	8000afc <__aeabi_f2iz+0x18>
 8000b18:	3a96      	subs	r2, #150	@ 0x96
 8000b1a:	4091      	lsls	r1, r2
 8000b1c:	e7f7      	b.n	8000b0e <__aeabi_f2iz+0x2a>
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	7fffffff 	.word	0x7fffffff

08000b24 <__aeabi_i2f>:
 8000b24:	b570      	push	{r4, r5, r6, lr}
 8000b26:	2800      	cmp	r0, #0
 8000b28:	d012      	beq.n	8000b50 <__aeabi_i2f+0x2c>
 8000b2a:	17c3      	asrs	r3, r0, #31
 8000b2c:	18c5      	adds	r5, r0, r3
 8000b2e:	405d      	eors	r5, r3
 8000b30:	0fc4      	lsrs	r4, r0, #31
 8000b32:	0028      	movs	r0, r5
 8000b34:	f000 f846 	bl	8000bc4 <__clzsi2>
 8000b38:	239e      	movs	r3, #158	@ 0x9e
 8000b3a:	1a1b      	subs	r3, r3, r0
 8000b3c:	2b96      	cmp	r3, #150	@ 0x96
 8000b3e:	dc0f      	bgt.n	8000b60 <__aeabi_i2f+0x3c>
 8000b40:	2808      	cmp	r0, #8
 8000b42:	d038      	beq.n	8000bb6 <__aeabi_i2f+0x92>
 8000b44:	3808      	subs	r0, #8
 8000b46:	4085      	lsls	r5, r0
 8000b48:	026d      	lsls	r5, r5, #9
 8000b4a:	0a6d      	lsrs	r5, r5, #9
 8000b4c:	b2d8      	uxtb	r0, r3
 8000b4e:	e002      	b.n	8000b56 <__aeabi_i2f+0x32>
 8000b50:	2400      	movs	r4, #0
 8000b52:	2000      	movs	r0, #0
 8000b54:	2500      	movs	r5, #0
 8000b56:	05c0      	lsls	r0, r0, #23
 8000b58:	4328      	orrs	r0, r5
 8000b5a:	07e4      	lsls	r4, r4, #31
 8000b5c:	4320      	orrs	r0, r4
 8000b5e:	bd70      	pop	{r4, r5, r6, pc}
 8000b60:	2b99      	cmp	r3, #153	@ 0x99
 8000b62:	dc14      	bgt.n	8000b8e <__aeabi_i2f+0x6a>
 8000b64:	1f42      	subs	r2, r0, #5
 8000b66:	4095      	lsls	r5, r2
 8000b68:	002a      	movs	r2, r5
 8000b6a:	4915      	ldr	r1, [pc, #84]	@ (8000bc0 <__aeabi_i2f+0x9c>)
 8000b6c:	4011      	ands	r1, r2
 8000b6e:	0755      	lsls	r5, r2, #29
 8000b70:	d01c      	beq.n	8000bac <__aeabi_i2f+0x88>
 8000b72:	250f      	movs	r5, #15
 8000b74:	402a      	ands	r2, r5
 8000b76:	2a04      	cmp	r2, #4
 8000b78:	d018      	beq.n	8000bac <__aeabi_i2f+0x88>
 8000b7a:	3104      	adds	r1, #4
 8000b7c:	08ca      	lsrs	r2, r1, #3
 8000b7e:	0149      	lsls	r1, r1, #5
 8000b80:	d515      	bpl.n	8000bae <__aeabi_i2f+0x8a>
 8000b82:	239f      	movs	r3, #159	@ 0x9f
 8000b84:	0252      	lsls	r2, r2, #9
 8000b86:	1a18      	subs	r0, r3, r0
 8000b88:	0a55      	lsrs	r5, r2, #9
 8000b8a:	b2c0      	uxtb	r0, r0
 8000b8c:	e7e3      	b.n	8000b56 <__aeabi_i2f+0x32>
 8000b8e:	2205      	movs	r2, #5
 8000b90:	0029      	movs	r1, r5
 8000b92:	1a12      	subs	r2, r2, r0
 8000b94:	40d1      	lsrs	r1, r2
 8000b96:	0002      	movs	r2, r0
 8000b98:	321b      	adds	r2, #27
 8000b9a:	4095      	lsls	r5, r2
 8000b9c:	002a      	movs	r2, r5
 8000b9e:	1e55      	subs	r5, r2, #1
 8000ba0:	41aa      	sbcs	r2, r5
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	4906      	ldr	r1, [pc, #24]	@ (8000bc0 <__aeabi_i2f+0x9c>)
 8000ba6:	4011      	ands	r1, r2
 8000ba8:	0755      	lsls	r5, r2, #29
 8000baa:	d1e2      	bne.n	8000b72 <__aeabi_i2f+0x4e>
 8000bac:	08ca      	lsrs	r2, r1, #3
 8000bae:	0252      	lsls	r2, r2, #9
 8000bb0:	0a55      	lsrs	r5, r2, #9
 8000bb2:	b2d8      	uxtb	r0, r3
 8000bb4:	e7cf      	b.n	8000b56 <__aeabi_i2f+0x32>
 8000bb6:	026d      	lsls	r5, r5, #9
 8000bb8:	0a6d      	lsrs	r5, r5, #9
 8000bba:	308e      	adds	r0, #142	@ 0x8e
 8000bbc:	e7cb      	b.n	8000b56 <__aeabi_i2f+0x32>
 8000bbe:	46c0      	nop			@ (mov r8, r8)
 8000bc0:	fbffffff 	.word	0xfbffffff

08000bc4 <__clzsi2>:
 8000bc4:	211c      	movs	r1, #28
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	041b      	lsls	r3, r3, #16
 8000bca:	4298      	cmp	r0, r3
 8000bcc:	d301      	bcc.n	8000bd2 <__clzsi2+0xe>
 8000bce:	0c00      	lsrs	r0, r0, #16
 8000bd0:	3910      	subs	r1, #16
 8000bd2:	0a1b      	lsrs	r3, r3, #8
 8000bd4:	4298      	cmp	r0, r3
 8000bd6:	d301      	bcc.n	8000bdc <__clzsi2+0x18>
 8000bd8:	0a00      	lsrs	r0, r0, #8
 8000bda:	3908      	subs	r1, #8
 8000bdc:	091b      	lsrs	r3, r3, #4
 8000bde:	4298      	cmp	r0, r3
 8000be0:	d301      	bcc.n	8000be6 <__clzsi2+0x22>
 8000be2:	0900      	lsrs	r0, r0, #4
 8000be4:	3904      	subs	r1, #4
 8000be6:	a202      	add	r2, pc, #8	@ (adr r2, 8000bf0 <__clzsi2+0x2c>)
 8000be8:	5c10      	ldrb	r0, [r2, r0]
 8000bea:	1840      	adds	r0, r0, r1
 8000bec:	4770      	bx	lr
 8000bee:	46c0      	nop			@ (mov r8, r8)
 8000bf0:	02020304 	.word	0x02020304
 8000bf4:	01010101 	.word	0x01010101
	...

08000c00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c04:	f000 fecc 	bl	80019a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c08:	f000 f850 	bl	8000cac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c0c:	f000 f980 	bl	8000f10 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000c10:	f000 f8ee 	bl	8000df0 <MX_TIM3_Init>
  MX_TIM14_Init();
 8000c14:	f000 f956 	bl	8000ec4 <MX_TIM14_Init>
  MX_I2C1_Init();
 8000c18:	f000 f8aa 	bl	8000d70 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //JH PC8
 8000c1c:	4b21      	ldr	r3, [pc, #132]	@ (8000ca4 <main+0xa4>)
 8000c1e:	2108      	movs	r1, #8
 8000c20:	0018      	movs	r0, r3
 8000c22:	f002 fe3d 	bl	80038a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // PC9
 8000c26:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca4 <main+0xa4>)
 8000c28:	210c      	movs	r1, #12
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f002 fe38 	bl	80038a0 <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 50);
 8000c30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca4 <main+0xa4>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2232      	movs	r2, #50	@ 0x32
 8000c36:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 50);
 8000c38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca4 <main+0xa4>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2232      	movs	r2, #50	@ 0x32
 8000c3e:	641a      	str	r2, [r3, #64]	@ 0x40


  if (check_fxas21002())
 8000c40:	f000 fae6 	bl	8001210 <check_fxas21002>
 8000c44:	1e03      	subs	r3, r0, #0
 8000c46:	d005      	beq.n	8000c54 <main+0x54>
  {
    blink_sos_pwm(&htim3, TIM_CHANNEL_3); // PC8: Erfolg
 8000c48:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <main+0xa4>)
 8000c4a:	2108      	movs	r1, #8
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f000 f9ab 	bl	8000fa8 <blink_sos_pwm>
 8000c52:	e004      	b.n	8000c5e <main+0x5e>
  }
  else
  {
    blink_sos_pwm(&htim3, TIM_CHANNEL_4); // PC9: Fehler
 8000c54:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <main+0xa4>)
 8000c56:	210c      	movs	r1, #12
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f000 f9a5 	bl	8000fa8 <blink_sos_pwm>
  }

  HAL_Delay(1000);  // 1 Sekunden Pause zwischen check
 8000c5e:	23fa      	movs	r3, #250	@ 0xfa
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	0018      	movs	r0, r3
 8000c64:	f000 ff00 	bl	8001a68 <HAL_Delay>

  if (check_fxos8700())
 8000c68:	f000 faa4 	bl	80011b4 <check_fxos8700>
 8000c6c:	1e03      	subs	r3, r0, #0
 8000c6e:	d005      	beq.n	8000c7c <main+0x7c>
  {
    blink_sos_pwm(&htim3, TIM_CHANNEL_3); // PC8: Erfolg
 8000c70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <main+0xa4>)
 8000c72:	2108      	movs	r1, #8
 8000c74:	0018      	movs	r0, r3
 8000c76:	f000 f997 	bl	8000fa8 <blink_sos_pwm>
 8000c7a:	e004      	b.n	8000c86 <main+0x86>
  }
  else
  {
    blink_sos_pwm(&htim3, TIM_CHANNEL_4); // PC9: Fehler
 8000c7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ca4 <main+0xa4>)
 8000c7e:	210c      	movs	r1, #12
 8000c80:	0018      	movs	r0, r3
 8000c82:	f000 f991 	bl	8000fa8 <blink_sos_pwm>
  }

  HAL_Delay(1000);  // 1 Sekunden Pause vor Regeltaktstart
 8000c86:	23fa      	movs	r3, #250	@ 0xfa
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f000 feec 	bl	8001a68 <HAL_Delay>

  // Sensor initialisation
  init_fxas21002();
 8000c90:	f000 faec 	bl	800126c <init_fxas21002>
  init_fxos8700();
 8000c94:	f000 fb46 	bl	8001324 <init_fxos8700>

  // Regelung startet
  HAL_TIM_Base_Start_IT(&htim14);  //JH Startet 10Hz-Regeltakt
 8000c98:	4b03      	ldr	r3, [pc, #12]	@ (8000ca8 <main+0xa8>)
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f002 fd5e 	bl	800375c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	e7fd      	b.n	8000ca0 <main+0xa0>
 8000ca4:	2000007c 	.word	0x2000007c
 8000ca8:	200000c4 	.word	0x200000c4

08000cac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cac:	b590      	push	{r4, r7, lr}
 8000cae:	b097      	sub	sp, #92	@ 0x5c
 8000cb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb2:	2428      	movs	r4, #40	@ 0x28
 8000cb4:	193b      	adds	r3, r7, r4
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	2330      	movs	r3, #48	@ 0x30
 8000cba:	001a      	movs	r2, r3
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	f003 fb97 	bl	80043f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc2:	2318      	movs	r3, #24
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	2310      	movs	r3, #16
 8000cca:	001a      	movs	r2, r3
 8000ccc:	2100      	movs	r1, #0
 8000cce:	f003 fb8f 	bl	80043f0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cd2:	1d3b      	adds	r3, r7, #4
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	2314      	movs	r3, #20
 8000cd8:	001a      	movs	r2, r3
 8000cda:	2100      	movs	r1, #0
 8000cdc:	f003 fb88 	bl	80043f0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ce0:	0021      	movs	r1, r4
 8000ce2:	187b      	adds	r3, r7, r1
 8000ce4:	2202      	movs	r2, #2
 8000ce6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	2201      	movs	r2, #1
 8000cec:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	2210      	movs	r2, #16
 8000cf2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	2202      	movs	r2, #2
 8000cf8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cfa:	187b      	adds	r3, r7, r1
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	22a0      	movs	r2, #160	@ 0xa0
 8000d04:	0392      	lsls	r2, r2, #14
 8000d06:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000d08:	187b      	adds	r3, r7, r1
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	0018      	movs	r0, r3
 8000d12:	f001 ffb7 	bl	8002c84 <HAL_RCC_OscConfig>
 8000d16:	1e03      	subs	r3, r0, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000d1a:	f000 fcd7 	bl	80016cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1e:	2118      	movs	r1, #24
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	2207      	movs	r2, #7
 8000d24:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d26:	187b      	adds	r3, r7, r1
 8000d28:	2202      	movs	r2, #2
 8000d2a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d2c:	187b      	adds	r3, r7, r1
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d32:	187b      	adds	r3, r7, r1
 8000d34:	2200      	movs	r2, #0
 8000d36:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d38:	187b      	adds	r3, r7, r1
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f002 fabb 	bl	80032b8 <HAL_RCC_ClockConfig>
 8000d42:	1e03      	subs	r3, r0, #0
 8000d44:	d001      	beq.n	8000d4a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000d46:	f000 fcc1 	bl	80016cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	2220      	movs	r2, #32
 8000d4e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	0018      	movs	r0, r3
 8000d5a:	f002 fbd1 	bl	8003500 <HAL_RCCEx_PeriphCLKConfig>
 8000d5e:	1e03      	subs	r3, r0, #0
 8000d60:	d001      	beq.n	8000d66 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000d62:	f000 fcb3 	bl	80016cc <Error_Handler>
  }
}
 8000d66:	46c0      	nop			@ (mov r8, r8)
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	b017      	add	sp, #92	@ 0x5c
 8000d6c:	bd90      	pop	{r4, r7, pc}
	...

08000d70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d74:	4b1b      	ldr	r3, [pc, #108]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000d76:	4a1c      	ldr	r2, [pc, #112]	@ (8000de8 <MX_I2C1_Init+0x78>)
 8000d78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dec <MX_I2C1_Init+0x7c>)
 8000d7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d80:	4b18      	ldr	r3, [pc, #96]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d86:	4b17      	ldr	r3, [pc, #92]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d8c:	4b15      	ldr	r3, [pc, #84]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d92:	4b14      	ldr	r3, [pc, #80]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d98:	4b12      	ldr	r3, [pc, #72]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d9e:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000daa:	4b0e      	ldr	r3, [pc, #56]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000dac:	0018      	movs	r0, r3
 8000dae:	f001 f8cd 	bl	8001f4c <HAL_I2C_Init>
 8000db2:	1e03      	subs	r3, r0, #0
 8000db4:	d001      	beq.n	8000dba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000db6:	f000 fc89 	bl	80016cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dba:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f001 fec8 	bl	8002b54 <HAL_I2CEx_ConfigAnalogFilter>
 8000dc4:	1e03      	subs	r3, r0, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000dc8:	f000 fc80 	bl	80016cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000dcc:	4b05      	ldr	r3, [pc, #20]	@ (8000de4 <MX_I2C1_Init+0x74>)
 8000dce:	2100      	movs	r1, #0
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	f001 ff0b 	bl	8002bec <HAL_I2CEx_ConfigDigitalFilter>
 8000dd6:	1e03      	subs	r3, r0, #0
 8000dd8:	d001      	beq.n	8000dde <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000dda:	f000 fc77 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000028 	.word	0x20000028
 8000de8:	40005400 	.word	0x40005400
 8000dec:	00201d2b 	.word	0x00201d2b

08000df0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08a      	sub	sp, #40	@ 0x28
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df6:	2320      	movs	r3, #32
 8000df8:	18fb      	adds	r3, r7, r3
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	2308      	movs	r3, #8
 8000dfe:	001a      	movs	r2, r3
 8000e00:	2100      	movs	r1, #0
 8000e02:	f003 faf5 	bl	80043f0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	0018      	movs	r0, r3
 8000e0a:	231c      	movs	r3, #28
 8000e0c:	001a      	movs	r2, r3
 8000e0e:	2100      	movs	r1, #0
 8000e10:	f003 faee 	bl	80043f0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e14:	4b29      	ldr	r3, [pc, #164]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e16:	4a2a      	ldr	r2, [pc, #168]	@ (8000ec0 <MX_TIM3_Init+0xd0>)
 8000e18:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8000e1a:	4b28      	ldr	r3, [pc, #160]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e1c:	22e0      	movs	r2, #224	@ 0xe0
 8000e1e:	32ff      	adds	r2, #255	@ 0xff
 8000e20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e22:	4b26      	ldr	r3, [pc, #152]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000e28:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e2a:	2264      	movs	r2, #100	@ 0x64
 8000e2c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e2e:	4b23      	ldr	r3, [pc, #140]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e34:	4b21      	ldr	r3, [pc, #132]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e3a:	4b20      	ldr	r3, [pc, #128]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f002 fcdf 	bl	8003800 <HAL_TIM_PWM_Init>
 8000e42:	1e03      	subs	r3, r0, #0
 8000e44:	d001      	beq.n	8000e4a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000e46:	f000 fc41 	bl	80016cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e4a:	2120      	movs	r1, #32
 8000e4c:	187b      	adds	r3, r7, r1
 8000e4e:	2200      	movs	r2, #0
 8000e50:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e52:	187b      	adds	r3, r7, r1
 8000e54:	2200      	movs	r2, #0
 8000e56:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e58:	187a      	adds	r2, r7, r1
 8000e5a:	4b18      	ldr	r3, [pc, #96]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e5c:	0011      	movs	r1, r2
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f003 fa58 	bl	8004314 <HAL_TIMEx_MasterConfigSynchronization>
 8000e64:	1e03      	subs	r3, r0, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000e68:	f000 fc30 	bl	80016cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	2260      	movs	r2, #96	@ 0x60
 8000e70:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 50;
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2232      	movs	r2, #50	@ 0x32
 8000e76:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e84:	1d39      	adds	r1, r7, #4
 8000e86:	4b0d      	ldr	r3, [pc, #52]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e88:	2208      	movs	r2, #8
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f002 feae 	bl	8003bec <HAL_TIM_PWM_ConfigChannel>
 8000e90:	1e03      	subs	r3, r0, #0
 8000e92:	d001      	beq.n	8000e98 <MX_TIM3_Init+0xa8>
  {
    Error_Handler();
 8000e94:	f000 fc1a 	bl	80016cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e98:	1d39      	adds	r1, r7, #4
 8000e9a:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000e9c:	220c      	movs	r2, #12
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f002 fea4 	bl	8003bec <HAL_TIM_PWM_ConfigChannel>
 8000ea4:	1e03      	subs	r3, r0, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
 8000ea8:	f000 fc10 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000eac:	4b03      	ldr	r3, [pc, #12]	@ (8000ebc <MX_TIM3_Init+0xcc>)
 8000eae:	0018      	movs	r0, r3
 8000eb0:	f000 fcca 	bl	8001848 <HAL_TIM_MspPostInit>

}
 8000eb4:	46c0      	nop			@ (mov r8, r8)
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b00a      	add	sp, #40	@ 0x28
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	2000007c 	.word	0x2000007c
 8000ec0:	40000400 	.word	0x40000400

08000ec4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f04 <MX_TIM14_Init+0x40>)
 8000eca:	4a0f      	ldr	r2, [pc, #60]	@ (8000f08 <MX_TIM14_Init+0x44>)
 8000ecc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 47999;
 8000ece:	4b0d      	ldr	r3, [pc, #52]	@ (8000f04 <MX_TIM14_Init+0x40>)
 8000ed0:	4a0e      	ldr	r2, [pc, #56]	@ (8000f0c <MX_TIM14_Init+0x48>)
 8000ed2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f04 <MX_TIM14_Init+0x40>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 99;
 8000eda:	4b0a      	ldr	r3, [pc, #40]	@ (8000f04 <MX_TIM14_Init+0x40>)
 8000edc:	2263      	movs	r2, #99	@ 0x63
 8000ede:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee0:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <MX_TIM14_Init+0x40>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee6:	4b07      	ldr	r3, [pc, #28]	@ (8000f04 <MX_TIM14_Init+0x40>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000eec:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <MX_TIM14_Init+0x40>)
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f002 fbe4 	bl	80036bc <HAL_TIM_Base_Init>
 8000ef4:	1e03      	subs	r3, r0, #0
 8000ef6:	d001      	beq.n	8000efc <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000ef8:	f000 fbe8 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000efc:	46c0      	nop			@ (mov r8, r8)
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	46c0      	nop			@ (mov r8, r8)
 8000f04:	200000c4 	.word	0x200000c4
 8000f08:	40002000 	.word	0x40002000
 8000f0c:	0000bb7f 	.word	0x0000bb7f

08000f10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f10:	b590      	push	{r4, r7, lr}
 8000f12:	b089      	sub	sp, #36	@ 0x24
 8000f14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f16:	240c      	movs	r4, #12
 8000f18:	193b      	adds	r3, r7, r4
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	2314      	movs	r3, #20
 8000f1e:	001a      	movs	r2, r3
 8000f20:	2100      	movs	r1, #0
 8000f22:	f003 fa65 	bl	80043f0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f26:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f28:	695a      	ldr	r2, [r3, #20]
 8000f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f2c:	2180      	movs	r1, #128	@ 0x80
 8000f2e:	0289      	lsls	r1, r1, #10
 8000f30:	430a      	orrs	r2, r1
 8000f32:	615a      	str	r2, [r3, #20]
 8000f34:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f36:	695a      	ldr	r2, [r3, #20]
 8000f38:	2380      	movs	r3, #128	@ 0x80
 8000f3a:	029b      	lsls	r3, r3, #10
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f42:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f44:	695a      	ldr	r2, [r3, #20]
 8000f46:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f48:	2180      	movs	r1, #128	@ 0x80
 8000f4a:	0309      	lsls	r1, r1, #12
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	615a      	str	r2, [r3, #20]
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f52:	695a      	ldr	r2, [r3, #20]
 8000f54:	2380      	movs	r3, #128	@ 0x80
 8000f56:	031b      	lsls	r3, r3, #12
 8000f58:	4013      	ands	r3, r2
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f60:	695a      	ldr	r2, [r3, #20]
 8000f62:	4b10      	ldr	r3, [pc, #64]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f64:	2180      	movs	r1, #128	@ 0x80
 8000f66:	02c9      	lsls	r1, r1, #11
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	615a      	str	r2, [r3, #20]
 8000f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa4 <MX_GPIO_Init+0x94>)
 8000f6e:	695a      	ldr	r2, [r3, #20]
 8000f70:	2380      	movs	r3, #128	@ 0x80
 8000f72:	02db      	lsls	r3, r3, #11
 8000f74:	4013      	ands	r3, r2
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : Blue_Switch_Pin */
  GPIO_InitStruct.Pin = Blue_Switch_Pin;
 8000f7a:	193b      	adds	r3, r7, r4
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f80:	193b      	adds	r3, r7, r4
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f86:	193b      	adds	r3, r7, r4
 8000f88:	2201      	movs	r2, #1
 8000f8a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Blue_Switch_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	193a      	adds	r2, r7, r4
 8000f8e:	2390      	movs	r3, #144	@ 0x90
 8000f90:	05db      	lsls	r3, r3, #23
 8000f92:	0011      	movs	r1, r2
 8000f94:	0018      	movs	r0, r3
 8000f96:	f000 fe69 	bl	8001c6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f9a:	46c0      	nop			@ (mov r8, r8)
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	b009      	add	sp, #36	@ 0x24
 8000fa0:	bd90      	pop	{r4, r7, pc}
 8000fa2:	46c0      	nop			@ (mov r8, r8)
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <blink_sos_pwm>:

/* USER CODE BEGIN 4 */

// Initialisation check functions
void blink_sos_pwm(TIM_HandleTypeDef* htim, uint32_t channel)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  for (int i = 0; i < 3; i++) {  // S = ...
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
 8000fb6:	e040      	b.n	800103a <blink_sos_pwm+0x92>
    __HAL_TIM_SET_COMPARE(htim, channel, 100); // "an"
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d104      	bne.n	8000fc8 <blink_sos_pwm+0x20>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2264      	movs	r2, #100	@ 0x64
 8000fc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fc6:	e013      	b.n	8000ff0 <blink_sos_pwm+0x48>
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	d104      	bne.n	8000fd8 <blink_sos_pwm+0x30>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	2364      	movs	r3, #100	@ 0x64
 8000fd4:	6393      	str	r3, [r2, #56]	@ 0x38
 8000fd6:	e00b      	b.n	8000ff0 <blink_sos_pwm+0x48>
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	2b08      	cmp	r3, #8
 8000fdc:	d104      	bne.n	8000fe8 <blink_sos_pwm+0x40>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	2364      	movs	r3, #100	@ 0x64
 8000fe4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000fe6:	e003      	b.n	8000ff0 <blink_sos_pwm+0x48>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	2364      	movs	r3, #100	@ 0x64
 8000fee:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 8000ff0:	2096      	movs	r0, #150	@ 0x96
 8000ff2:	f000 fd39 	bl	8001a68 <HAL_Delay>
    __HAL_TIM_SET_COMPARE(htim, channel, 0);   // "aus"
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d104      	bne.n	8001006 <blink_sos_pwm+0x5e>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2200      	movs	r2, #0
 8001002:	635a      	str	r2, [r3, #52]	@ 0x34
 8001004:	e013      	b.n	800102e <blink_sos_pwm+0x86>
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	2b04      	cmp	r3, #4
 800100a:	d104      	bne.n	8001016 <blink_sos_pwm+0x6e>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	2300      	movs	r3, #0
 8001012:	6393      	str	r3, [r2, #56]	@ 0x38
 8001014:	e00b      	b.n	800102e <blink_sos_pwm+0x86>
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	2b08      	cmp	r3, #8
 800101a:	d104      	bne.n	8001026 <blink_sos_pwm+0x7e>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	2300      	movs	r3, #0
 8001022:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001024:	e003      	b.n	800102e <blink_sos_pwm+0x86>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	2300      	movs	r3, #0
 800102c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 800102e:	2096      	movs	r0, #150	@ 0x96
 8001030:	f000 fd1a 	bl	8001a68 <HAL_Delay>
  for (int i = 0; i < 3; i++) {  // S = ...
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	3301      	adds	r3, #1
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	2b02      	cmp	r3, #2
 800103e:	ddbb      	ble.n	8000fb8 <blink_sos_pwm+0x10>
  }

  HAL_Delay(300);
 8001040:	2396      	movs	r3, #150	@ 0x96
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	0018      	movs	r0, r3
 8001046:	f000 fd0f 	bl	8001a68 <HAL_Delay>

  for (int i = 0; i < 3; i++) {  // O = ---
 800104a:	2300      	movs	r3, #0
 800104c:	613b      	str	r3, [r7, #16]
 800104e:	e042      	b.n	80010d6 <blink_sos_pwm+0x12e>
    __HAL_TIM_SET_COMPARE(htim, channel, 100);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d104      	bne.n	8001060 <blink_sos_pwm+0xb8>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2264      	movs	r2, #100	@ 0x64
 800105c:	635a      	str	r2, [r3, #52]	@ 0x34
 800105e:	e013      	b.n	8001088 <blink_sos_pwm+0xe0>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	2b04      	cmp	r3, #4
 8001064:	d104      	bne.n	8001070 <blink_sos_pwm+0xc8>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	2364      	movs	r3, #100	@ 0x64
 800106c:	6393      	str	r3, [r2, #56]	@ 0x38
 800106e:	e00b      	b.n	8001088 <blink_sos_pwm+0xe0>
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	2b08      	cmp	r3, #8
 8001074:	d104      	bne.n	8001080 <blink_sos_pwm+0xd8>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	2364      	movs	r3, #100	@ 0x64
 800107c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800107e:	e003      	b.n	8001088 <blink_sos_pwm+0xe0>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	2364      	movs	r3, #100	@ 0x64
 8001086:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(450);
 8001088:	23e1      	movs	r3, #225	@ 0xe1
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	0018      	movs	r0, r3
 800108e:	f000 fceb 	bl	8001a68 <HAL_Delay>
    __HAL_TIM_SET_COMPARE(htim, channel, 0);
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d104      	bne.n	80010a2 <blink_sos_pwm+0xfa>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2200      	movs	r2, #0
 800109e:	635a      	str	r2, [r3, #52]	@ 0x34
 80010a0:	e013      	b.n	80010ca <blink_sos_pwm+0x122>
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	2b04      	cmp	r3, #4
 80010a6:	d104      	bne.n	80010b2 <blink_sos_pwm+0x10a>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	2300      	movs	r3, #0
 80010ae:	6393      	str	r3, [r2, #56]	@ 0x38
 80010b0:	e00b      	b.n	80010ca <blink_sos_pwm+0x122>
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	2b08      	cmp	r3, #8
 80010b6:	d104      	bne.n	80010c2 <blink_sos_pwm+0x11a>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	2300      	movs	r3, #0
 80010be:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80010c0:	e003      	b.n	80010ca <blink_sos_pwm+0x122>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	2300      	movs	r3, #0
 80010c8:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 80010ca:	2096      	movs	r0, #150	@ 0x96
 80010cc:	f000 fccc 	bl	8001a68 <HAL_Delay>
  for (int i = 0; i < 3; i++) {  // O = ---
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	3301      	adds	r3, #1
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	ddb9      	ble.n	8001050 <blink_sos_pwm+0xa8>
  }

  HAL_Delay(300);
 80010dc:	2396      	movs	r3, #150	@ 0x96
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	0018      	movs	r0, r3
 80010e2:	f000 fcc1 	bl	8001a68 <HAL_Delay>

  for (int i = 0; i < 3; i++) {  // S = ...
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	e040      	b.n	800116e <blink_sos_pwm+0x1c6>
    __HAL_TIM_SET_COMPARE(htim, channel, 100);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d104      	bne.n	80010fc <blink_sos_pwm+0x154>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2264      	movs	r2, #100	@ 0x64
 80010f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80010fa:	e013      	b.n	8001124 <blink_sos_pwm+0x17c>
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	2b04      	cmp	r3, #4
 8001100:	d104      	bne.n	800110c <blink_sos_pwm+0x164>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	2364      	movs	r3, #100	@ 0x64
 8001108:	6393      	str	r3, [r2, #56]	@ 0x38
 800110a:	e00b      	b.n	8001124 <blink_sos_pwm+0x17c>
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	2b08      	cmp	r3, #8
 8001110:	d104      	bne.n	800111c <blink_sos_pwm+0x174>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	2364      	movs	r3, #100	@ 0x64
 8001118:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800111a:	e003      	b.n	8001124 <blink_sos_pwm+0x17c>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	2364      	movs	r3, #100	@ 0x64
 8001122:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 8001124:	2096      	movs	r0, #150	@ 0x96
 8001126:	f000 fc9f 	bl	8001a68 <HAL_Delay>
    __HAL_TIM_SET_COMPARE(htim, channel, 0);
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d104      	bne.n	800113a <blink_sos_pwm+0x192>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2200      	movs	r2, #0
 8001136:	635a      	str	r2, [r3, #52]	@ 0x34
 8001138:	e013      	b.n	8001162 <blink_sos_pwm+0x1ba>
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	2b04      	cmp	r3, #4
 800113e:	d104      	bne.n	800114a <blink_sos_pwm+0x1a2>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	2300      	movs	r3, #0
 8001146:	6393      	str	r3, [r2, #56]	@ 0x38
 8001148:	e00b      	b.n	8001162 <blink_sos_pwm+0x1ba>
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	2b08      	cmp	r3, #8
 800114e:	d104      	bne.n	800115a <blink_sos_pwm+0x1b2>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	2300      	movs	r3, #0
 8001156:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001158:	e003      	b.n	8001162 <blink_sos_pwm+0x1ba>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	2300      	movs	r3, #0
 8001160:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 8001162:	2096      	movs	r0, #150	@ 0x96
 8001164:	f000 fc80 	bl	8001a68 <HAL_Delay>
  for (int i = 0; i < 3; i++) {  // S = ...
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	3301      	adds	r3, #1
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	2b02      	cmp	r3, #2
 8001172:	ddbb      	ble.n	80010ec <blink_sos_pwm+0x144>
  }

  // wieder neutral
  __HAL_TIM_SET_COMPARE(htim, channel, 50); // neutral  "aus"
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d104      	bne.n	8001184 <blink_sos_pwm+0x1dc>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2232      	movs	r2, #50	@ 0x32
 8001180:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001182:	e013      	b.n	80011ac <blink_sos_pwm+0x204>
  __HAL_TIM_SET_COMPARE(htim, channel, 50); // neutral  "aus"
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	2b04      	cmp	r3, #4
 8001188:	d104      	bne.n	8001194 <blink_sos_pwm+0x1ec>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	2332      	movs	r3, #50	@ 0x32
 8001190:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001192:	e00b      	b.n	80011ac <blink_sos_pwm+0x204>
  __HAL_TIM_SET_COMPARE(htim, channel, 50); // neutral  "aus"
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	2b08      	cmp	r3, #8
 8001198:	d104      	bne.n	80011a4 <blink_sos_pwm+0x1fc>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	2332      	movs	r3, #50	@ 0x32
 80011a0:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80011a2:	e003      	b.n	80011ac <blink_sos_pwm+0x204>
  __HAL_TIM_SET_COMPARE(htim, channel, 50); // neutral  "aus"
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	2332      	movs	r3, #50	@ 0x32
 80011aa:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80011ac:	46c0      	nop			@ (mov r8, r8)
 80011ae:	46bd      	mov	sp, r7
 80011b0:	b006      	add	sp, #24
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <check_fxos8700>:


uint8_t check_fxos8700(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af04      	add	r7, sp, #16
  uint8_t fxos_addr = 0x1F << 1;  // Bit shift verstehen (SA0 =1???)
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	223e      	movs	r2, #62	@ 0x3e
 80011be:	701a      	strb	r2, [r3, #0]
  uint8_t reg_addr = 0x0D;       // WHO_AM_I Register
 80011c0:	1dbb      	adds	r3, r7, #6
 80011c2:	220d      	movs	r2, #13
 80011c4:	701a      	strb	r2, [r3, #0]
  uint8_t id = 0;
 80011c6:	1d7b      	adds	r3, r7, #5
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]

  if (HAL_I2C_Mem_Read(&hi2c1, fxos_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, &id, 1, 100) != HAL_OK)
 80011cc:	1dfb      	adds	r3, r7, #7
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b299      	uxth	r1, r3
 80011d2:	1dbb      	adds	r3, r7, #6
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	480c      	ldr	r0, [pc, #48]	@ (800120c <check_fxos8700+0x58>)
 80011da:	2364      	movs	r3, #100	@ 0x64
 80011dc:	9302      	str	r3, [sp, #8]
 80011de:	2301      	movs	r3, #1
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	1d7b      	adds	r3, r7, #5
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	2301      	movs	r3, #1
 80011e8:	f001 f884 	bl	80022f4 <HAL_I2C_Mem_Read>
 80011ec:	1e03      	subs	r3, r0, #0
 80011ee:	d001      	beq.n	80011f4 <check_fxos8700+0x40>
  {
    return 0;  // Lesevorgang fehlgeschlagen
 80011f0:	2300      	movs	r3, #0
 80011f2:	e006      	b.n	8001202 <check_fxos8700+0x4e>
  }

  if (id == 0xC7)
 80011f4:	1d7b      	adds	r3, r7, #5
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80011fa:	d101      	bne.n	8001200 <check_fxos8700+0x4c>
  {
    return 1;  // Sensor korrekt erkannt
 80011fc:	2301      	movs	r3, #1
 80011fe:	e000      	b.n	8001202 <check_fxos8700+0x4e>
  }

  return 0;  // Falscher Wert
 8001200:	2300      	movs	r3, #0
}
 8001202:	0018      	movs	r0, r3
 8001204:	46bd      	mov	sp, r7
 8001206:	b002      	add	sp, #8
 8001208:	bd80      	pop	{r7, pc}
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	20000028 	.word	0x20000028

08001210 <check_fxas21002>:

uint8_t check_fxas21002(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af04      	add	r7, sp, #16
  uint8_t fxas_addr = 0x21 << 1;           // 7-bit Adresse (0x20) << 1 fr HAL
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	2242      	movs	r2, #66	@ 0x42
 800121a:	701a      	strb	r2, [r3, #0]
  uint8_t reg_addr = 0x0C;                 // WHO_AM_I Register
 800121c:	1dbb      	adds	r3, r7, #6
 800121e:	220c      	movs	r2, #12
 8001220:	701a      	strb	r2, [r3, #0]
  uint8_t id = 0;
 8001222:	1d7b      	adds	r3, r7, #5
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]

  if (HAL_I2C_Mem_Read(&hi2c1, fxas_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, &id, 1, 100) != HAL_OK)
 8001228:	1dfb      	adds	r3, r7, #7
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	b299      	uxth	r1, r3
 800122e:	1dbb      	adds	r3, r7, #6
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	b29a      	uxth	r2, r3
 8001234:	480c      	ldr	r0, [pc, #48]	@ (8001268 <check_fxas21002+0x58>)
 8001236:	2364      	movs	r3, #100	@ 0x64
 8001238:	9302      	str	r3, [sp, #8]
 800123a:	2301      	movs	r3, #1
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	1d7b      	adds	r3, r7, #5
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	2301      	movs	r3, #1
 8001244:	f001 f856 	bl	80022f4 <HAL_I2C_Mem_Read>
 8001248:	1e03      	subs	r3, r0, #0
 800124a:	d001      	beq.n	8001250 <check_fxas21002+0x40>
  {
    return 0;  // Lesevorgang fehlgeschlagen
 800124c:	2300      	movs	r3, #0
 800124e:	e006      	b.n	800125e <check_fxas21002+0x4e>
  }

  if (id == 0xD7)
 8001250:	1d7b      	adds	r3, r7, #5
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2bd7      	cmp	r3, #215	@ 0xd7
 8001256:	d101      	bne.n	800125c <check_fxas21002+0x4c>
  {
    return 1;  // ID korrekt
 8001258:	2301      	movs	r3, #1
 800125a:	e000      	b.n	800125e <check_fxas21002+0x4e>
  }

  return 0;  // Falsche ID
 800125c:	2300      	movs	r3, #0
}
 800125e:	0018      	movs	r0, r3
 8001260:	46bd      	mov	sp, r7
 8001262:	b002      	add	sp, #8
 8001264:	bd80      	pop	{r7, pc}
 8001266:	46c0      	nop			@ (mov r8, r8)
 8001268:	20000028 	.word	0x20000028

0800126c <init_fxas21002>:


void init_fxas21002(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af04      	add	r7, sp, #16
    const uint8_t fxas_addr = 0x21 << 1;  // SA0 = HIGH  I2C-Adresse 0x42
 8001272:	1dfb      	adds	r3, r7, #7
 8001274:	2242      	movs	r2, #66	@ 0x42
 8001276:	701a      	strb	r2, [r3, #0]

    // 1. CTRL_REG1 = 0x0C  Standby, DR=100Hz (011), ACTIVE=0
    uint8_t ctrl_reg1_standby = 0x0C;
 8001278:	1dbb      	adds	r3, r7, #6
 800127a:	220c      	movs	r2, #12
 800127c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxas_addr, 0x13, I2C_MEMADD_SIZE_8BIT, &ctrl_reg1_standby, 1, 100);
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b299      	uxth	r1, r3
 8001284:	4826      	ldr	r0, [pc, #152]	@ (8001320 <init_fxas21002+0xb4>)
 8001286:	2364      	movs	r3, #100	@ 0x64
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	2301      	movs	r3, #1
 800128c:	9301      	str	r3, [sp, #4]
 800128e:	1dbb      	adds	r3, r7, #6
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	2301      	movs	r3, #1
 8001294:	2213      	movs	r2, #19
 8001296:	f000 feff 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 800129a:	2064      	movs	r0, #100	@ 0x64
 800129c:	f000 fbe4 	bl	8001a68 <HAL_Delay>

    // 2. CTRL_REG0 = 0x03  250 dps (FS1 = FS0 = 1)
    uint8_t ctrl_reg0 = 0x03;
 80012a0:	1d7b      	adds	r3, r7, #5
 80012a2:	2203      	movs	r2, #3
 80012a4:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxas_addr, 0x0D, I2C_MEMADD_SIZE_8BIT, &ctrl_reg0, 1, 100);
 80012a6:	1dfb      	adds	r3, r7, #7
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	b299      	uxth	r1, r3
 80012ac:	481c      	ldr	r0, [pc, #112]	@ (8001320 <init_fxas21002+0xb4>)
 80012ae:	2364      	movs	r3, #100	@ 0x64
 80012b0:	9302      	str	r3, [sp, #8]
 80012b2:	2301      	movs	r3, #1
 80012b4:	9301      	str	r3, [sp, #4]
 80012b6:	1d7b      	adds	r3, r7, #5
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	2301      	movs	r3, #1
 80012bc:	220d      	movs	r2, #13
 80012be:	f000 feeb 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 80012c2:	2064      	movs	r0, #100	@ 0x64
 80012c4:	f000 fbd0 	bl	8001a68 <HAL_Delay>

    // 3. CTRL_REG3 = 0x04  INT_EN_DRDY = 1 (bit 2) aktivieren  ZYXDR wird gesetzt
    uint8_t ctrl_reg3 = 0x04;
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2204      	movs	r2, #4
 80012cc:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxas_addr, 0x15, I2C_MEMADD_SIZE_8BIT, &ctrl_reg3, 1, 100);
 80012ce:	1dfb      	adds	r3, r7, #7
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	b299      	uxth	r1, r3
 80012d4:	4812      	ldr	r0, [pc, #72]	@ (8001320 <init_fxas21002+0xb4>)
 80012d6:	2364      	movs	r3, #100	@ 0x64
 80012d8:	9302      	str	r3, [sp, #8]
 80012da:	2301      	movs	r3, #1
 80012dc:	9301      	str	r3, [sp, #4]
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	2301      	movs	r3, #1
 80012e4:	2215      	movs	r2, #21
 80012e6:	f000 fed7 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 80012ea:	2064      	movs	r0, #100	@ 0x64
 80012ec:	f000 fbbc 	bl	8001a68 <HAL_Delay>

    // 4. CTRL_REG1 = 0x2C  Aktivieren: DR=100Hz (011), ACTIVE=1
    uint8_t ctrl_reg1_active = 0x2C;
 80012f0:	1cfb      	adds	r3, r7, #3
 80012f2:	222c      	movs	r2, #44	@ 0x2c
 80012f4:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxas_addr, 0x13, I2C_MEMADD_SIZE_8BIT, &ctrl_reg1_active, 1, 100);
 80012f6:	1dfb      	adds	r3, r7, #7
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	b299      	uxth	r1, r3
 80012fc:	4808      	ldr	r0, [pc, #32]	@ (8001320 <init_fxas21002+0xb4>)
 80012fe:	2364      	movs	r3, #100	@ 0x64
 8001300:	9302      	str	r3, [sp, #8]
 8001302:	2301      	movs	r3, #1
 8001304:	9301      	str	r3, [sp, #4]
 8001306:	1cfb      	adds	r3, r7, #3
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	2301      	movs	r3, #1
 800130c:	2213      	movs	r2, #19
 800130e:	f000 fec3 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 8001312:	2064      	movs	r0, #100	@ 0x64
 8001314:	f000 fba8 	bl	8001a68 <HAL_Delay>
}
 8001318:	46c0      	nop			@ (mov r8, r8)
 800131a:	46bd      	mov	sp, r7
 800131c:	b002      	add	sp, #8
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000028 	.word	0x20000028

08001324 <init_fxos8700>:


void init_fxos8700(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af04      	add	r7, sp, #16
    uint8_t fxos_addr = 0x1F << 1;
 800132a:	1dfb      	adds	r3, r7, #7
 800132c:	223e      	movs	r2, #62	@ 0x3e
 800132e:	701a      	strb	r2, [r3, #0]

    // 1. Standby setzen (CTRL_REG1 = 0x00)
    uint8_t standby = 0x00;
 8001330:	1dbb      	adds	r3, r7, #6
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxos_addr, 0x2A, I2C_MEMADD_SIZE_8BIT, &standby, 1, 100);
 8001336:	1dfb      	adds	r3, r7, #7
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b299      	uxth	r1, r3
 800133c:	4830      	ldr	r0, [pc, #192]	@ (8001400 <init_fxos8700+0xdc>)
 800133e:	2364      	movs	r3, #100	@ 0x64
 8001340:	9302      	str	r3, [sp, #8]
 8001342:	2301      	movs	r3, #1
 8001344:	9301      	str	r3, [sp, #4]
 8001346:	1dbb      	adds	r3, r7, #6
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	2301      	movs	r3, #1
 800134c:	222a      	movs	r2, #42	@ 0x2a
 800134e:	f000 fea3 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 8001352:	2064      	movs	r0, #100	@ 0x64
 8001354:	f000 fb88 	bl	8001a68 <HAL_Delay>

    // 2. Magnetometer-Konfiguration: M_CTRL_REG1 = 0x1F
    // HMS = 11  Hybrid Mode
    // OSR = 111  Oversampling 8x -> reduce noise
    uint8_t mctrl1 = 0x1F;
 8001358:	1d7b      	adds	r3, r7, #5
 800135a:	221f      	movs	r2, #31
 800135c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxos_addr, 0x5B, I2C_MEMADD_SIZE_8BIT, &mctrl1, 1, 100);
 800135e:	1dfb      	adds	r3, r7, #7
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	b299      	uxth	r1, r3
 8001364:	4826      	ldr	r0, [pc, #152]	@ (8001400 <init_fxos8700+0xdc>)
 8001366:	2364      	movs	r3, #100	@ 0x64
 8001368:	9302      	str	r3, [sp, #8]
 800136a:	2301      	movs	r3, #1
 800136c:	9301      	str	r3, [sp, #4]
 800136e:	1d7b      	adds	r3, r7, #5
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	2301      	movs	r3, #1
 8001374:	225b      	movs	r2, #91	@ 0x5b
 8001376:	f000 fe8f 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 800137a:	2064      	movs	r0, #100	@ 0x64
 800137c:	f000 fb74 	bl	8001a68 <HAL_Delay>

    // 3. M_CTRL_REG2 = 0x20  hyb_autoinc_mode aktivieren
    uint8_t mctrl2 = 0x20;
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	2220      	movs	r2, #32
 8001384:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxos_addr, 0x5C, I2C_MEMADD_SIZE_8BIT, &mctrl2, 1, 100);
 8001386:	1dfb      	adds	r3, r7, #7
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	b299      	uxth	r1, r3
 800138c:	481c      	ldr	r0, [pc, #112]	@ (8001400 <init_fxos8700+0xdc>)
 800138e:	2364      	movs	r3, #100	@ 0x64
 8001390:	9302      	str	r3, [sp, #8]
 8001392:	2301      	movs	r3, #1
 8001394:	9301      	str	r3, [sp, #4]
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	9300      	str	r3, [sp, #0]
 800139a:	2301      	movs	r3, #1
 800139c:	225c      	movs	r2, #92	@ 0x5c
 800139e:	f000 fe7b 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 80013a2:	2064      	movs	r0, #100	@ 0x64
 80013a4:	f000 fb60 	bl	8001a68 <HAL_Delay>

    // 4. XYZ_DATA_CFG = 0x01  4g Range
    uint8_t data_cfg = 0x01;
 80013a8:	1cfb      	adds	r3, r7, #3
 80013aa:	2201      	movs	r2, #1
 80013ac:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxos_addr, 0x0E, I2C_MEMADD_SIZE_8BIT, &data_cfg, 1, 100);
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	b299      	uxth	r1, r3
 80013b4:	4812      	ldr	r0, [pc, #72]	@ (8001400 <init_fxos8700+0xdc>)
 80013b6:	2364      	movs	r3, #100	@ 0x64
 80013b8:	9302      	str	r3, [sp, #8]
 80013ba:	2301      	movs	r3, #1
 80013bc:	9301      	str	r3, [sp, #4]
 80013be:	1cfb      	adds	r3, r7, #3
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	2301      	movs	r3, #1
 80013c4:	220e      	movs	r2, #14
 80013c6:	f000 fe67 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 80013ca:	2064      	movs	r0, #100	@ 0x64
 80013cc:	f000 fb4c 	bl	8001a68 <HAL_Delay>

    // 5. CTRL_REG1 = 0x0D  DR=001 (200 Hz), LNOISE=1, ACTIVE=1
    uint8_t active = 0x0D;
 80013d0:	1cbb      	adds	r3, r7, #2
 80013d2:	220d      	movs	r2, #13
 80013d4:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, fxos_addr, 0x2A, I2C_MEMADD_SIZE_8BIT, &active, 1, 100);
 80013d6:	1dfb      	adds	r3, r7, #7
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	b299      	uxth	r1, r3
 80013dc:	4808      	ldr	r0, [pc, #32]	@ (8001400 <init_fxos8700+0xdc>)
 80013de:	2364      	movs	r3, #100	@ 0x64
 80013e0:	9302      	str	r3, [sp, #8]
 80013e2:	2301      	movs	r3, #1
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	1cbb      	adds	r3, r7, #2
 80013e8:	9300      	str	r3, [sp, #0]
 80013ea:	2301      	movs	r3, #1
 80013ec:	222a      	movs	r2, #42	@ 0x2a
 80013ee:	f000 fe53 	bl	8002098 <HAL_I2C_Mem_Write>
    HAL_Delay(100);
 80013f2:	2064      	movs	r0, #100	@ 0x64
 80013f4:	f000 fb38 	bl	8001a68 <HAL_Delay>
}
 80013f8:	46c0      	nop			@ (mov r8, r8)
 80013fa:	46bd      	mov	sp, r7
 80013fc:	b002      	add	sp, #8
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000028 	.word	0x20000028

08001404 <read_gyro>:


void read_gyro(float* gyro_z) // fxas21002
{
 8001404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001406:	b08b      	sub	sp, #44	@ 0x2c
 8001408:	af04      	add	r7, sp, #16
 800140a:	6078      	str	r0, [r7, #4]
    const uint8_t fxas_addr = 0x21 << 1;
 800140c:	2417      	movs	r4, #23
 800140e:	193b      	adds	r3, r7, r4
 8001410:	2242      	movs	r2, #66	@ 0x42
 8001412:	701a      	strb	r2, [r3, #0]
    const uint8_t reg_status = 0x00;
 8001414:	2516      	movs	r5, #22
 8001416:	197b      	adds	r3, r7, r5
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]
    const uint8_t reg_gyro_x_msb = 0x01;
 800141c:	2315      	movs	r3, #21
 800141e:	18fb      	adds	r3, r7, r3
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]

    uint8_t status = 0;
 8001424:	2611      	movs	r6, #17
 8001426:	19bb      	adds	r3, r7, r6
 8001428:	2200      	movs	r2, #0
 800142a:	701a      	strb	r2, [r3, #0]
    uint8_t data[6] = {0};  // X_MSB, X_LSB, Y_MSB, Y_LSB, Z_MSB, Z_LSB
 800142c:	2308      	movs	r3, #8
 800142e:	18fb      	adds	r3, r7, r3
 8001430:	0018      	movs	r0, r3
 8001432:	2306      	movs	r3, #6
 8001434:	001a      	movs	r2, r3
 8001436:	2100      	movs	r1, #0
 8001438:	f002 ffda 	bl	80043f0 <memset>

    // Statusregister prfen
    if (HAL_I2C_Mem_Read(&hi2c1, fxas_addr, reg_status, I2C_MEMADD_SIZE_8BIT, &status, 1, 100) != HAL_OK)
 800143c:	193b      	adds	r3, r7, r4
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b299      	uxth	r1, r3
 8001442:	197b      	adds	r3, r7, r5
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	b29a      	uxth	r2, r3
 8001448:	4829      	ldr	r0, [pc, #164]	@ (80014f0 <read_gyro+0xec>)
 800144a:	2364      	movs	r3, #100	@ 0x64
 800144c:	9302      	str	r3, [sp, #8]
 800144e:	2301      	movs	r3, #1
 8001450:	9301      	str	r3, [sp, #4]
 8001452:	19bb      	adds	r3, r7, r6
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2301      	movs	r3, #1
 8001458:	f000 ff4c 	bl	80022f4 <HAL_I2C_Mem_Read>
 800145c:	1e03      	subs	r3, r0, #0
 800145e:	d003      	beq.n	8001468 <read_gyro+0x64>
    {
        *gyro_z = 10.0f;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4a24      	ldr	r2, [pc, #144]	@ (80014f4 <read_gyro+0xf0>)
 8001464:	601a      	str	r2, [r3, #0]
        return;
 8001466:	e040      	b.n	80014ea <read_gyro+0xe6>
    }

    // Nur wenn neue Daten vorhanden
    if ((status & 0x01) == 0)
 8001468:	2311      	movs	r3, #17
 800146a:	18fb      	adds	r3, r7, r3
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	001a      	movs	r2, r3
 8001470:	2301      	movs	r3, #1
 8001472:	4013      	ands	r3, r2
 8001474:	d103      	bne.n	800147e <read_gyro+0x7a>
    {
        *gyro_z = 10.0f;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a1e      	ldr	r2, [pc, #120]	@ (80014f4 <read_gyro+0xf0>)
 800147a:	601a      	str	r2, [r3, #0]
        return;
 800147c:	e035      	b.n	80014ea <read_gyro+0xe6>
    }

    // Alle 6 Bytes lesen (X, Y, Z)
    if (HAL_I2C_Mem_Read(&hi2c1, fxas_addr, reg_gyro_x_msb, I2C_MEMADD_SIZE_8BIT, data, 6, 100) != HAL_OK)
 800147e:	2317      	movs	r3, #23
 8001480:	18fb      	adds	r3, r7, r3
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b299      	uxth	r1, r3
 8001486:	2315      	movs	r3, #21
 8001488:	18fb      	adds	r3, r7, r3
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b29a      	uxth	r2, r3
 800148e:	4818      	ldr	r0, [pc, #96]	@ (80014f0 <read_gyro+0xec>)
 8001490:	2364      	movs	r3, #100	@ 0x64
 8001492:	9302      	str	r3, [sp, #8]
 8001494:	2306      	movs	r3, #6
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	2308      	movs	r3, #8
 800149a:	18fb      	adds	r3, r7, r3
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	2301      	movs	r3, #1
 80014a0:	f000 ff28 	bl	80022f4 <HAL_I2C_Mem_Read>
 80014a4:	1e03      	subs	r3, r0, #0
 80014a6:	d003      	beq.n	80014b0 <read_gyro+0xac>
    {
        *gyro_z = 10.0f;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a12      	ldr	r2, [pc, #72]	@ (80014f4 <read_gyro+0xf0>)
 80014ac:	601a      	str	r2, [r3, #0]
        return;
 80014ae:	e01c      	b.n	80014ea <read_gyro+0xe6>
    }

    // Z-Daten extrahieren (Byte 4 und 5)
    int16_t raw_z = (int16_t)((data[4] << 8) | data[5]);
 80014b0:	2208      	movs	r2, #8
 80014b2:	18bb      	adds	r3, r7, r2
 80014b4:	791b      	ldrb	r3, [r3, #4]
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	021b      	lsls	r3, r3, #8
 80014ba:	b219      	sxth	r1, r3
 80014bc:	18bb      	adds	r3, r7, r2
 80014be:	795b      	ldrb	r3, [r3, #5]
 80014c0:	b21a      	sxth	r2, r3
 80014c2:	2012      	movs	r0, #18
 80014c4:	183b      	adds	r3, r7, r0
 80014c6:	430a      	orrs	r2, r1
 80014c8:	801a      	strh	r2, [r3, #0]
    *gyro_z = raw_z * 0.0078125f;  // 7.8125 mdps/LSB = 0.0078125 dps/LSB
 80014ca:	183b      	adds	r3, r7, r0
 80014cc:	2200      	movs	r2, #0
 80014ce:	5e9b      	ldrsh	r3, [r3, r2]
 80014d0:	0018      	movs	r0, r3
 80014d2:	f7ff fb27 	bl	8000b24 <__aeabi_i2f>
 80014d6:	1c03      	adds	r3, r0, #0
 80014d8:	21f0      	movs	r1, #240	@ 0xf0
 80014da:	0589      	lsls	r1, r1, #22
 80014dc:	1c18      	adds	r0, r3, #0
 80014de:	f7ff f9a7 	bl	8000830 <__aeabi_fmul>
 80014e2:	1c03      	adds	r3, r0, #0
 80014e4:	1c1a      	adds	r2, r3, #0
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	601a      	str	r2, [r3, #0]
}
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b007      	add	sp, #28
 80014ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014f0:	20000028 	.word	0x20000028
 80014f4:	41200000 	.word	0x41200000

080014f8 <read_magnetometer>:


void read_magnetometer(int16_t* mag_x, int16_t* mag_z) // fxos8700
{
 80014f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014fa:	b08b      	sub	sp, #44	@ 0x2c
 80014fc:	af04      	add	r7, sp, #16
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
    const uint8_t fxos_addr = 0x1F << 1;
 8001502:	2417      	movs	r4, #23
 8001504:	193b      	adds	r3, r7, r4
 8001506:	223e      	movs	r2, #62	@ 0x3e
 8001508:	701a      	strb	r2, [r3, #0]
    const uint8_t reg_status = 0x00;
 800150a:	2516      	movs	r5, #22
 800150c:	197b      	adds	r3, r7, r5
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]
    const uint8_t reg_mag_x_msb = 0x33;
 8001512:	2315      	movs	r3, #21
 8001514:	18fb      	adds	r3, r7, r3
 8001516:	2233      	movs	r2, #51	@ 0x33
 8001518:	701a      	strb	r2, [r3, #0]

    uint8_t status = 0;
 800151a:	2614      	movs	r6, #20
 800151c:	19bb      	adds	r3, r7, r6
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
    uint8_t data[6] = {0};  // X_MSB, X_LSB, Y_MSB, Y_LSB, Z_MSB, Z_LSB
 8001522:	230c      	movs	r3, #12
 8001524:	18fb      	adds	r3, r7, r3
 8001526:	0018      	movs	r0, r3
 8001528:	2306      	movs	r3, #6
 800152a:	001a      	movs	r2, r3
 800152c:	2100      	movs	r1, #0
 800152e:	f002 ff5f 	bl	80043f0 <memset>

    // Optional: STATUS-Register abfragen (nicht zwingend ntig bei kontinuierlichem Lesen)
    if (HAL_I2C_Mem_Read(&hi2c1, fxos_addr, reg_status, I2C_MEMADD_SIZE_8BIT, &status, 1, 100) != HAL_OK)
 8001532:	193b      	adds	r3, r7, r4
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	b299      	uxth	r1, r3
 8001538:	197b      	adds	r3, r7, r5
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b29a      	uxth	r2, r3
 800153e:	482e      	ldr	r0, [pc, #184]	@ (80015f8 <read_magnetometer+0x100>)
 8001540:	2364      	movs	r3, #100	@ 0x64
 8001542:	9302      	str	r3, [sp, #8]
 8001544:	2301      	movs	r3, #1
 8001546:	9301      	str	r3, [sp, #4]
 8001548:	19bb      	adds	r3, r7, r6
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	2301      	movs	r3, #1
 800154e:	f000 fed1 	bl	80022f4 <HAL_I2C_Mem_Read>
 8001552:	1e03      	subs	r3, r0, #0
 8001554:	d006      	beq.n	8001564 <read_magnetometer+0x6c>
    {
        *mag_x = 0;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	801a      	strh	r2, [r3, #0]
        *mag_z = 0;
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	2200      	movs	r2, #0
 8001560:	801a      	strh	r2, [r3, #0]
        return;
 8001562:	e046      	b.n	80015f2 <read_magnetometer+0xfa>
    }

    // Bit 3: ZYXDR = 1  neue XYZ-Daten verfgbar
    if ((status & 0x08) == 0)
 8001564:	2314      	movs	r3, #20
 8001566:	18fb      	adds	r3, r7, r3
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	001a      	movs	r2, r3
 800156c:	2308      	movs	r3, #8
 800156e:	4013      	ands	r3, r2
 8001570:	d106      	bne.n	8001580 <read_magnetometer+0x88>
    {
        *mag_x = 0;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	801a      	strh	r2, [r3, #0]
        *mag_z = 0;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	2200      	movs	r2, #0
 800157c:	801a      	strh	r2, [r3, #0]
        return;
 800157e:	e038      	b.n	80015f2 <read_magnetometer+0xfa>
    }

    // 6 Bytes ab 0x33 (X, Y, Z) lesen
    if (HAL_I2C_Mem_Read(&hi2c1, fxos_addr, reg_mag_x_msb, I2C_MEMADD_SIZE_8BIT, data, 6, 100) != HAL_OK)
 8001580:	2317      	movs	r3, #23
 8001582:	18fb      	adds	r3, r7, r3
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	b299      	uxth	r1, r3
 8001588:	2315      	movs	r3, #21
 800158a:	18fb      	adds	r3, r7, r3
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	b29a      	uxth	r2, r3
 8001590:	4819      	ldr	r0, [pc, #100]	@ (80015f8 <read_magnetometer+0x100>)
 8001592:	2364      	movs	r3, #100	@ 0x64
 8001594:	9302      	str	r3, [sp, #8]
 8001596:	2306      	movs	r3, #6
 8001598:	9301      	str	r3, [sp, #4]
 800159a:	230c      	movs	r3, #12
 800159c:	18fb      	adds	r3, r7, r3
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	2301      	movs	r3, #1
 80015a2:	f000 fea7 	bl	80022f4 <HAL_I2C_Mem_Read>
 80015a6:	1e03      	subs	r3, r0, #0
 80015a8:	d006      	beq.n	80015b8 <read_magnetometer+0xc0>
    {
        *mag_x = 0;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	801a      	strh	r2, [r3, #0]
        *mag_z = 0;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	2200      	movs	r2, #0
 80015b4:	801a      	strh	r2, [r3, #0]
        return;
 80015b6:	e01c      	b.n	80015f2 <read_magnetometer+0xfa>
    }

    // 14-bit linksbndig  rechts shiften um 2 Bits
    *mag_x = (int16_t)((data[0] << 8) | data[1]) >> 2;
 80015b8:	210c      	movs	r1, #12
 80015ba:	187b      	adds	r3, r7, r1
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	187b      	adds	r3, r7, r1
 80015c6:	785b      	ldrb	r3, [r3, #1]
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	4313      	orrs	r3, r2
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	109b      	asrs	r3, r3, #2
 80015d0:	b21a      	sxth	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	801a      	strh	r2, [r3, #0]
    *mag_z = (int16_t)((data[4] << 8) | data[5]) >> 2;
 80015d6:	187b      	adds	r3, r7, r1
 80015d8:	791b      	ldrb	r3, [r3, #4]
 80015da:	b21b      	sxth	r3, r3
 80015dc:	021b      	lsls	r3, r3, #8
 80015de:	b21a      	sxth	r2, r3
 80015e0:	187b      	adds	r3, r7, r1
 80015e2:	795b      	ldrb	r3, [r3, #5]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	109b      	asrs	r3, r3, #2
 80015ec:	b21a      	sxth	r2, r3
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	801a      	strh	r2, [r3, #0]
}
 80015f2:	46bd      	mov	sp, r7
 80015f4:	b007      	add	sp, #28
 80015f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f8:	20000028 	.word	0x20000028

080015fc <HAL_TIM_PeriodElapsedCallback>:
}



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015fc:	b5b0      	push	{r4, r5, r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM14)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a2c      	ldr	r2, [pc, #176]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d152      	bne.n	80016b4 <HAL_TIM_PeriodElapsedCallback+0xb8>
    {
        float gyro_z = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
        int16_t mag_x = 0, mag_z = 0;
 8001612:	240a      	movs	r4, #10
 8001614:	193b      	adds	r3, r7, r4
 8001616:	2200      	movs	r2, #0
 8001618:	801a      	strh	r2, [r3, #0]
 800161a:	2508      	movs	r5, #8
 800161c:	197b      	adds	r3, r7, r5
 800161e:	2200      	movs	r2, #0
 8001620:	801a      	strh	r2, [r3, #0]

        read_gyro(&gyro_z);
 8001622:	230c      	movs	r3, #12
 8001624:	18fb      	adds	r3, r7, r3
 8001626:	0018      	movs	r0, r3
 8001628:	f7ff feec 	bl	8001404 <read_gyro>
        read_magnetometer(&mag_x, &mag_z);
 800162c:	197a      	adds	r2, r7, r5
 800162e:	193b      	adds	r3, r7, r4
 8001630:	0011      	movs	r1, r2
 8001632:	0018      	movs	r0, r3
 8001634:	f7ff ff60 	bl	80014f8 <read_magnetometer>

        // Mapping-Skalierung anpassen, falls LEDs dauerhaft bei 0% oder 100% sind
        int pwm_gyro = (int)(gyro_z * 1.0f + 256.0f);   // z.B. 33.3deg/s  0100
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2187      	movs	r1, #135	@ 0x87
 800163c:	05c9      	lsls	r1, r1, #23
 800163e:	1c18      	adds	r0, r3, #0
 8001640:	f7fe fdee 	bl	8000220 <__aeabi_fadd>
 8001644:	1c03      	adds	r3, r0, #0
 8001646:	1c18      	adds	r0, r3, #0
 8001648:	f7ff fa4c 	bl	8000ae4 <__aeabi_f2iz>
 800164c:	0003      	movs	r3, r0
 800164e:	617b      	str	r3, [r7, #20]
        int pwm_magx = (int)(mag_x / 100.0f + 20.0f);  // z.B. 5000 LSB  0100
 8001650:	193b      	adds	r3, r7, r4
 8001652:	2200      	movs	r2, #0
 8001654:	5e9b      	ldrsh	r3, [r3, r2]
 8001656:	0018      	movs	r0, r3
 8001658:	f7ff fa64 	bl	8000b24 <__aeabi_i2f>
 800165c:	1c03      	adds	r3, r0, #0
 800165e:	4918      	ldr	r1, [pc, #96]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001660:	1c18      	adds	r0, r3, #0
 8001662:	f7fe ffcf 	bl	8000604 <__aeabi_fdiv>
 8001666:	1c03      	adds	r3, r0, #0
 8001668:	4916      	ldr	r1, [pc, #88]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800166a:	1c18      	adds	r0, r3, #0
 800166c:	f7fe fdd8 	bl	8000220 <__aeabi_fadd>
 8001670:	1c03      	adds	r3, r0, #0
 8001672:	1c18      	adds	r0, r3, #0
 8001674:	f7ff fa36 	bl	8000ae4 <__aeabi_f2iz>
 8001678:	0003      	movs	r3, r0
 800167a:	613b      	str	r3, [r7, #16]

        // Begrenzung auf gltigen Bereich
        if (pwm_gyro < 0) pwm_gyro = 0;
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	da01      	bge.n	8001686 <HAL_TIM_PeriodElapsedCallback+0x8a>
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
        if (pwm_gyro > 100) pwm_gyro = 100;
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	2b64      	cmp	r3, #100	@ 0x64
 800168a:	dd01      	ble.n	8001690 <HAL_TIM_PeriodElapsedCallback+0x94>
 800168c:	2364      	movs	r3, #100	@ 0x64
 800168e:	617b      	str	r3, [r7, #20]
        if (pwm_magx < 0) pwm_magx = 0;
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	2b00      	cmp	r3, #0
 8001694:	da01      	bge.n	800169a <HAL_TIM_PeriodElapsedCallback+0x9e>
 8001696:	2300      	movs	r3, #0
 8001698:	613b      	str	r3, [r7, #16]
        if (pwm_magx > 100) pwm_magx = 100;
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	2b64      	cmp	r3, #100	@ 0x64
 800169e:	dd01      	ble.n	80016a4 <HAL_TIM_PeriodElapsedCallback+0xa8>
 80016a0:	2364      	movs	r3, #100	@ 0x64
 80016a2:	613b      	str	r3, [r7, #16]

        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm_gyro);   // PC8: Gyro Z
 80016a4:	4b08      	ldr	r3, [pc, #32]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	697a      	ldr	r2, [r7, #20]
 80016aa:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pwm_magx);   // PC9: Mag X
 80016ac:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	693a      	ldr	r2, [r7, #16]
 80016b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
}
 80016b4:	46c0      	nop			@ (mov r8, r8)
 80016b6:	46bd      	mov	sp, r7
 80016b8:	b006      	add	sp, #24
 80016ba:	bdb0      	pop	{r4, r5, r7, pc}
 80016bc:	40002000 	.word	0x40002000
 80016c0:	42c80000 	.word	0x42c80000
 80016c4:	41a00000 	.word	0x41a00000
 80016c8:	2000007c 	.word	0x2000007c

080016cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d0:	b672      	cpsid	i
}
 80016d2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016d4:	46c0      	nop			@ (mov r8, r8)
 80016d6:	e7fd      	b.n	80016d4 <Error_Handler+0x8>

080016d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016de:	4b0f      	ldr	r3, [pc, #60]	@ (800171c <HAL_MspInit+0x44>)
 80016e0:	699a      	ldr	r2, [r3, #24]
 80016e2:	4b0e      	ldr	r3, [pc, #56]	@ (800171c <HAL_MspInit+0x44>)
 80016e4:	2101      	movs	r1, #1
 80016e6:	430a      	orrs	r2, r1
 80016e8:	619a      	str	r2, [r3, #24]
 80016ea:	4b0c      	ldr	r3, [pc, #48]	@ (800171c <HAL_MspInit+0x44>)
 80016ec:	699b      	ldr	r3, [r3, #24]
 80016ee:	2201      	movs	r2, #1
 80016f0:	4013      	ands	r3, r2
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	4b09      	ldr	r3, [pc, #36]	@ (800171c <HAL_MspInit+0x44>)
 80016f8:	69da      	ldr	r2, [r3, #28]
 80016fa:	4b08      	ldr	r3, [pc, #32]	@ (800171c <HAL_MspInit+0x44>)
 80016fc:	2180      	movs	r1, #128	@ 0x80
 80016fe:	0549      	lsls	r1, r1, #21
 8001700:	430a      	orrs	r2, r1
 8001702:	61da      	str	r2, [r3, #28]
 8001704:	4b05      	ldr	r3, [pc, #20]	@ (800171c <HAL_MspInit+0x44>)
 8001706:	69da      	ldr	r2, [r3, #28]
 8001708:	2380      	movs	r3, #128	@ 0x80
 800170a:	055b      	lsls	r3, r3, #21
 800170c:	4013      	ands	r3, r2
 800170e:	603b      	str	r3, [r7, #0]
 8001710:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001712:	46c0      	nop			@ (mov r8, r8)
 8001714:	46bd      	mov	sp, r7
 8001716:	b002      	add	sp, #8
 8001718:	bd80      	pop	{r7, pc}
 800171a:	46c0      	nop			@ (mov r8, r8)
 800171c:	40021000 	.word	0x40021000

08001720 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001720:	b590      	push	{r4, r7, lr}
 8001722:	b08b      	sub	sp, #44	@ 0x2c
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	2414      	movs	r4, #20
 800172a:	193b      	adds	r3, r7, r4
 800172c:	0018      	movs	r0, r3
 800172e:	2314      	movs	r3, #20
 8001730:	001a      	movs	r2, r3
 8001732:	2100      	movs	r1, #0
 8001734:	f002 fe5c 	bl	80043f0 <memset>
  if(hi2c->Instance==I2C1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a1c      	ldr	r2, [pc, #112]	@ (80017b0 <HAL_I2C_MspInit+0x90>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d131      	bne.n	80017a6 <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	4b1c      	ldr	r3, [pc, #112]	@ (80017b4 <HAL_I2C_MspInit+0x94>)
 8001744:	695a      	ldr	r2, [r3, #20]
 8001746:	4b1b      	ldr	r3, [pc, #108]	@ (80017b4 <HAL_I2C_MspInit+0x94>)
 8001748:	2180      	movs	r1, #128	@ 0x80
 800174a:	02c9      	lsls	r1, r1, #11
 800174c:	430a      	orrs	r2, r1
 800174e:	615a      	str	r2, [r3, #20]
 8001750:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <HAL_I2C_MspInit+0x94>)
 8001752:	695a      	ldr	r2, [r3, #20]
 8001754:	2380      	movs	r3, #128	@ 0x80
 8001756:	02db      	lsls	r3, r3, #11
 8001758:	4013      	ands	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800175e:	0021      	movs	r1, r4
 8001760:	187b      	adds	r3, r7, r1
 8001762:	22c0      	movs	r2, #192	@ 0xc0
 8001764:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001766:	187b      	adds	r3, r7, r1
 8001768:	2212      	movs	r2, #18
 800176a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	187b      	adds	r3, r7, r1
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001772:	187b      	adds	r3, r7, r1
 8001774:	2203      	movs	r2, #3
 8001776:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001778:	187b      	adds	r3, r7, r1
 800177a:	2201      	movs	r2, #1
 800177c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177e:	187b      	adds	r3, r7, r1
 8001780:	4a0d      	ldr	r2, [pc, #52]	@ (80017b8 <HAL_I2C_MspInit+0x98>)
 8001782:	0019      	movs	r1, r3
 8001784:	0010      	movs	r0, r2
 8001786:	f000 fa71 	bl	8001c6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800178a:	4b0a      	ldr	r3, [pc, #40]	@ (80017b4 <HAL_I2C_MspInit+0x94>)
 800178c:	69da      	ldr	r2, [r3, #28]
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <HAL_I2C_MspInit+0x94>)
 8001790:	2180      	movs	r1, #128	@ 0x80
 8001792:	0389      	lsls	r1, r1, #14
 8001794:	430a      	orrs	r2, r1
 8001796:	61da      	str	r2, [r3, #28]
 8001798:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <HAL_I2C_MspInit+0x94>)
 800179a:	69da      	ldr	r2, [r3, #28]
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	039b      	lsls	r3, r3, #14
 80017a0:	4013      	ands	r3, r2
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017a6:	46c0      	nop			@ (mov r8, r8)
 80017a8:	46bd      	mov	sp, r7
 80017aa:	b00b      	add	sp, #44	@ 0x2c
 80017ac:	bd90      	pop	{r4, r7, pc}
 80017ae:	46c0      	nop			@ (mov r8, r8)
 80017b0:	40005400 	.word	0x40005400
 80017b4:	40021000 	.word	0x40021000
 80017b8:	48000400 	.word	0x48000400

080017bc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a09      	ldr	r2, [pc, #36]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x34>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d10b      	bne.n	80017e6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017ce:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <HAL_TIM_PWM_MspInit+0x38>)
 80017d0:	69da      	ldr	r2, [r3, #28]
 80017d2:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_TIM_PWM_MspInit+0x38>)
 80017d4:	2102      	movs	r1, #2
 80017d6:	430a      	orrs	r2, r1
 80017d8:	61da      	str	r2, [r3, #28]
 80017da:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <HAL_TIM_PWM_MspInit+0x38>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	2202      	movs	r2, #2
 80017e0:	4013      	ands	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80017e6:	46c0      	nop			@ (mov r8, r8)
 80017e8:	46bd      	mov	sp, r7
 80017ea:	b004      	add	sp, #16
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	46c0      	nop			@ (mov r8, r8)
 80017f0:	40000400 	.word	0x40000400
 80017f4:	40021000 	.word	0x40021000

080017f8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a0e      	ldr	r2, [pc, #56]	@ (8001840 <HAL_TIM_Base_MspInit+0x48>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d115      	bne.n	8001836 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800180a:	4b0e      	ldr	r3, [pc, #56]	@ (8001844 <HAL_TIM_Base_MspInit+0x4c>)
 800180c:	69da      	ldr	r2, [r3, #28]
 800180e:	4b0d      	ldr	r3, [pc, #52]	@ (8001844 <HAL_TIM_Base_MspInit+0x4c>)
 8001810:	2180      	movs	r1, #128	@ 0x80
 8001812:	0049      	lsls	r1, r1, #1
 8001814:	430a      	orrs	r2, r1
 8001816:	61da      	str	r2, [r3, #28]
 8001818:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <HAL_TIM_Base_MspInit+0x4c>)
 800181a:	69da      	ldr	r2, [r3, #28]
 800181c:	2380      	movs	r3, #128	@ 0x80
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4013      	ands	r3, r2
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2100      	movs	r1, #0
 800182a:	2013      	movs	r0, #19
 800182c:	f000 f9ec 	bl	8001c08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001830:	2013      	movs	r0, #19
 8001832:	f000 f9fe 	bl	8001c32 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8001836:	46c0      	nop			@ (mov r8, r8)
 8001838:	46bd      	mov	sp, r7
 800183a:	b004      	add	sp, #16
 800183c:	bd80      	pop	{r7, pc}
 800183e:	46c0      	nop			@ (mov r8, r8)
 8001840:	40002000 	.word	0x40002000
 8001844:	40021000 	.word	0x40021000

08001848 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001848:	b590      	push	{r4, r7, lr}
 800184a:	b089      	sub	sp, #36	@ 0x24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	240c      	movs	r4, #12
 8001852:	193b      	adds	r3, r7, r4
 8001854:	0018      	movs	r0, r3
 8001856:	2314      	movs	r3, #20
 8001858:	001a      	movs	r2, r3
 800185a:	2100      	movs	r1, #0
 800185c:	f002 fdc8 	bl	80043f0 <memset>
  if(htim->Instance==TIM3)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a20      	ldr	r2, [pc, #128]	@ (80018e8 <HAL_TIM_MspPostInit+0xa0>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d13a      	bne.n	80018e0 <HAL_TIM_MspPostInit+0x98>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800186a:	4b20      	ldr	r3, [pc, #128]	@ (80018ec <HAL_TIM_MspPostInit+0xa4>)
 800186c:	695a      	ldr	r2, [r3, #20]
 800186e:	4b1f      	ldr	r3, [pc, #124]	@ (80018ec <HAL_TIM_MspPostInit+0xa4>)
 8001870:	2180      	movs	r1, #128	@ 0x80
 8001872:	0309      	lsls	r1, r1, #12
 8001874:	430a      	orrs	r2, r1
 8001876:	615a      	str	r2, [r3, #20]
 8001878:	4b1c      	ldr	r3, [pc, #112]	@ (80018ec <HAL_TIM_MspPostInit+0xa4>)
 800187a:	695a      	ldr	r2, [r3, #20]
 800187c:	2380      	movs	r3, #128	@ 0x80
 800187e:	031b      	lsls	r3, r3, #12
 8001880:	4013      	ands	r3, r2
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001886:	193b      	adds	r3, r7, r4
 8001888:	2280      	movs	r2, #128	@ 0x80
 800188a:	0052      	lsls	r2, r2, #1
 800188c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188e:	193b      	adds	r3, r7, r4
 8001890:	2202      	movs	r2, #2
 8001892:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	193b      	adds	r3, r7, r4
 8001896:	2200      	movs	r2, #0
 8001898:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	193b      	adds	r3, r7, r4
 800189c:	2200      	movs	r2, #0
 800189e:	60da      	str	r2, [r3, #12]
    //GPIO_InitStruct.Alternate = GPIO_AF0_MCO;	// GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80018a0:	193b      	adds	r3, r7, r4
 80018a2:	2201      	movs	r2, #1
 80018a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018a6:	193b      	adds	r3, r7, r4
 80018a8:	4a11      	ldr	r2, [pc, #68]	@ (80018f0 <HAL_TIM_MspPostInit+0xa8>)
 80018aa:	0019      	movs	r1, r3
 80018ac:	0010      	movs	r0, r2
 80018ae:	f000 f9dd 	bl	8001c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018b2:	0021      	movs	r1, r4
 80018b4:	187b      	adds	r3, r7, r1
 80018b6:	2280      	movs	r2, #128	@ 0x80
 80018b8:	0092      	lsls	r2, r2, #2
 80018ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	187b      	adds	r3, r7, r1
 80018be:	2202      	movs	r2, #2
 80018c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	187b      	adds	r3, r7, r1
 80018c4:	2200      	movs	r2, #0
 80018c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c8:	187b      	adds	r3, r7, r1
 80018ca:	2200      	movs	r2, #0
 80018cc:	60da      	str	r2, [r3, #12]
    //GPIO_InitStruct.Alternate = GPIO_AF0_MCO;  //Funktioniert somehow -> sollte aber GPIO_InitStruct.Alternate = GPIO_AF1_TIM3; sein????
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80018ce:	187b      	adds	r3, r7, r1
 80018d0:	2201      	movs	r2, #1
 80018d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d4:	187b      	adds	r3, r7, r1
 80018d6:	4a06      	ldr	r2, [pc, #24]	@ (80018f0 <HAL_TIM_MspPostInit+0xa8>)
 80018d8:	0019      	movs	r1, r3
 80018da:	0010      	movs	r0, r2
 80018dc:	f000 f9c6 	bl	8001c6c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80018e0:	46c0      	nop			@ (mov r8, r8)
 80018e2:	46bd      	mov	sp, r7
 80018e4:	b009      	add	sp, #36	@ 0x24
 80018e6:	bd90      	pop	{r4, r7, pc}
 80018e8:	40000400 	.word	0x40000400
 80018ec:	40021000 	.word	0x40021000
 80018f0:	48000800 	.word	0x48000800

080018f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f8:	46c0      	nop			@ (mov r8, r8)
 80018fa:	e7fd      	b.n	80018f8 <NMI_Handler+0x4>

080018fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001900:	46c0      	nop			@ (mov r8, r8)
 8001902:	e7fd      	b.n	8001900 <HardFault_Handler+0x4>

08001904 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001908:	46c0      	nop			@ (mov r8, r8)
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800191c:	f000 f888 	bl	8001a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001920:	46c0      	nop			@ (mov r8, r8)
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800192c:	4b03      	ldr	r3, [pc, #12]	@ (800193c <TIM14_IRQHandler+0x14>)
 800192e:	0018      	movs	r0, r3
 8001930:	f002 f86e 	bl	8003a10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001934:	46c0      	nop			@ (mov r8, r8)
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	46c0      	nop			@ (mov r8, r8)
 800193c:	200000c4 	.word	0x200000c4

08001940 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001944:	46c0      	nop			@ (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800194c:	480d      	ldr	r0, [pc, #52]	@ (8001984 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800194e:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001950:	f7ff fff6 	bl	8001940 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001954:	480c      	ldr	r0, [pc, #48]	@ (8001988 <LoopForever+0x6>)
  ldr r1, =_edata
 8001956:	490d      	ldr	r1, [pc, #52]	@ (800198c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001958:	4a0d      	ldr	r2, [pc, #52]	@ (8001990 <LoopForever+0xe>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800195c:	e002      	b.n	8001964 <LoopCopyDataInit>

0800195e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001962:	3304      	adds	r3, #4

08001964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001968:	d3f9      	bcc.n	800195e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <LoopForever+0x12>)
  ldr r4, =_ebss
 800196c:	4c0a      	ldr	r4, [pc, #40]	@ (8001998 <LoopForever+0x16>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001970:	e001      	b.n	8001976 <LoopFillZerobss>

08001972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001974:	3204      	adds	r2, #4

08001976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001978:	d3fb      	bcc.n	8001972 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800197a:	f002 fd41 	bl	8004400 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800197e:	f7ff f93f 	bl	8000c00 <main>

08001982 <LoopForever>:

LoopForever:
    b LoopForever
 8001982:	e7fe      	b.n	8001982 <LoopForever>
  ldr   r0, =_estack
 8001984:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800198c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001990:	08004514 	.word	0x08004514
  ldr r2, =_sbss
 8001994:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001998:	20000110 	.word	0x20000110

0800199c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800199c:	e7fe      	b.n	800199c <ADC1_COMP_IRQHandler>
	...

080019a0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a4:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <HAL_Init+0x24>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <HAL_Init+0x24>)
 80019aa:	2110      	movs	r1, #16
 80019ac:	430a      	orrs	r2, r1
 80019ae:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80019b0:	2000      	movs	r0, #0
 80019b2:	f000 f809 	bl	80019c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019b6:	f7ff fe8f 	bl	80016d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	0018      	movs	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	46c0      	nop			@ (mov r8, r8)
 80019c4:	40022000 	.word	0x40022000

080019c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c8:	b590      	push	{r4, r7, lr}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019d0:	4b14      	ldr	r3, [pc, #80]	@ (8001a24 <HAL_InitTick+0x5c>)
 80019d2:	681c      	ldr	r4, [r3, #0]
 80019d4:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <HAL_InitTick+0x60>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	0019      	movs	r1, r3
 80019da:	23fa      	movs	r3, #250	@ 0xfa
 80019dc:	0098      	lsls	r0, r3, #2
 80019de:	f7fe fb93 	bl	8000108 <__udivsi3>
 80019e2:	0003      	movs	r3, r0
 80019e4:	0019      	movs	r1, r3
 80019e6:	0020      	movs	r0, r4
 80019e8:	f7fe fb8e 	bl	8000108 <__udivsi3>
 80019ec:	0003      	movs	r3, r0
 80019ee:	0018      	movs	r0, r3
 80019f0:	f000 f92f 	bl	8001c52 <HAL_SYSTICK_Config>
 80019f4:	1e03      	subs	r3, r0, #0
 80019f6:	d001      	beq.n	80019fc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e00f      	b.n	8001a1c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b03      	cmp	r3, #3
 8001a00:	d80b      	bhi.n	8001a1a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	2301      	movs	r3, #1
 8001a06:	425b      	negs	r3, r3
 8001a08:	2200      	movs	r2, #0
 8001a0a:	0018      	movs	r0, r3
 8001a0c:	f000 f8fc 	bl	8001c08 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <HAL_InitTick+0x64>)
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	e000      	b.n	8001a1c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
}
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b003      	add	sp, #12
 8001a22:	bd90      	pop	{r4, r7, pc}
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000008 	.word	0x20000008
 8001a2c:	20000004 	.word	0x20000004

08001a30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_IncTick+0x1c>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	001a      	movs	r2, r3
 8001a3a:	4b05      	ldr	r3, [pc, #20]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	18d2      	adds	r2, r2, r3
 8001a40:	4b03      	ldr	r3, [pc, #12]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a42:	601a      	str	r2, [r3, #0]
}
 8001a44:	46c0      	nop			@ (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	20000008 	.word	0x20000008
 8001a50:	2000010c 	.word	0x2000010c

08001a54 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  return uwTick;
 8001a58:	4b02      	ldr	r3, [pc, #8]	@ (8001a64 <HAL_GetTick+0x10>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
}
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	2000010c 	.word	0x2000010c

08001a68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a70:	f7ff fff0 	bl	8001a54 <HAL_GetTick>
 8001a74:	0003      	movs	r3, r0
 8001a76:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	d005      	beq.n	8001a8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a82:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <HAL_Delay+0x44>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	001a      	movs	r2, r3
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	189b      	adds	r3, r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001a8e:	46c0      	nop			@ (mov r8, r8)
 8001a90:	f7ff ffe0 	bl	8001a54 <HAL_GetTick>
 8001a94:	0002      	movs	r2, r0
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d8f7      	bhi.n	8001a90 <HAL_Delay+0x28>
  {
  }
}
 8001aa0:	46c0      	nop			@ (mov r8, r8)
 8001aa2:	46c0      	nop			@ (mov r8, r8)
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	b004      	add	sp, #16
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	46c0      	nop			@ (mov r8, r8)
 8001aac:	20000008 	.word	0x20000008

08001ab0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	0002      	movs	r2, r0
 8001ab8:	1dfb      	adds	r3, r7, #7
 8001aba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001abc:	1dfb      	adds	r3, r7, #7
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ac2:	d809      	bhi.n	8001ad8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ac4:	1dfb      	adds	r3, r7, #7
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	001a      	movs	r2, r3
 8001aca:	231f      	movs	r3, #31
 8001acc:	401a      	ands	r2, r3
 8001ace:	4b04      	ldr	r3, [pc, #16]	@ (8001ae0 <__NVIC_EnableIRQ+0x30>)
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	4091      	lsls	r1, r2
 8001ad4:	000a      	movs	r2, r1
 8001ad6:	601a      	str	r2, [r3, #0]
  }
}
 8001ad8:	46c0      	nop			@ (mov r8, r8)
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b002      	add	sp, #8
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	e000e100 	.word	0xe000e100

08001ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ae4:	b590      	push	{r4, r7, lr}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	0002      	movs	r2, r0
 8001aec:	6039      	str	r1, [r7, #0]
 8001aee:	1dfb      	adds	r3, r7, #7
 8001af0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001af2:	1dfb      	adds	r3, r7, #7
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b7f      	cmp	r3, #127	@ 0x7f
 8001af8:	d828      	bhi.n	8001b4c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001afa:	4a2f      	ldr	r2, [pc, #188]	@ (8001bb8 <__NVIC_SetPriority+0xd4>)
 8001afc:	1dfb      	adds	r3, r7, #7
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	b25b      	sxtb	r3, r3
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	33c0      	adds	r3, #192	@ 0xc0
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	589b      	ldr	r3, [r3, r2]
 8001b0a:	1dfa      	adds	r2, r7, #7
 8001b0c:	7812      	ldrb	r2, [r2, #0]
 8001b0e:	0011      	movs	r1, r2
 8001b10:	2203      	movs	r2, #3
 8001b12:	400a      	ands	r2, r1
 8001b14:	00d2      	lsls	r2, r2, #3
 8001b16:	21ff      	movs	r1, #255	@ 0xff
 8001b18:	4091      	lsls	r1, r2
 8001b1a:	000a      	movs	r2, r1
 8001b1c:	43d2      	mvns	r2, r2
 8001b1e:	401a      	ands	r2, r3
 8001b20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	019b      	lsls	r3, r3, #6
 8001b26:	22ff      	movs	r2, #255	@ 0xff
 8001b28:	401a      	ands	r2, r3
 8001b2a:	1dfb      	adds	r3, r7, #7
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	0018      	movs	r0, r3
 8001b30:	2303      	movs	r3, #3
 8001b32:	4003      	ands	r3, r0
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b38:	481f      	ldr	r0, [pc, #124]	@ (8001bb8 <__NVIC_SetPriority+0xd4>)
 8001b3a:	1dfb      	adds	r3, r7, #7
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	b25b      	sxtb	r3, r3
 8001b40:	089b      	lsrs	r3, r3, #2
 8001b42:	430a      	orrs	r2, r1
 8001b44:	33c0      	adds	r3, #192	@ 0xc0
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b4a:	e031      	b.n	8001bb0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bbc <__NVIC_SetPriority+0xd8>)
 8001b4e:	1dfb      	adds	r3, r7, #7
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	0019      	movs	r1, r3
 8001b54:	230f      	movs	r3, #15
 8001b56:	400b      	ands	r3, r1
 8001b58:	3b08      	subs	r3, #8
 8001b5a:	089b      	lsrs	r3, r3, #2
 8001b5c:	3306      	adds	r3, #6
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	18d3      	adds	r3, r2, r3
 8001b62:	3304      	adds	r3, #4
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	1dfa      	adds	r2, r7, #7
 8001b68:	7812      	ldrb	r2, [r2, #0]
 8001b6a:	0011      	movs	r1, r2
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	400a      	ands	r2, r1
 8001b70:	00d2      	lsls	r2, r2, #3
 8001b72:	21ff      	movs	r1, #255	@ 0xff
 8001b74:	4091      	lsls	r1, r2
 8001b76:	000a      	movs	r2, r1
 8001b78:	43d2      	mvns	r2, r2
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	019b      	lsls	r3, r3, #6
 8001b82:	22ff      	movs	r2, #255	@ 0xff
 8001b84:	401a      	ands	r2, r3
 8001b86:	1dfb      	adds	r3, r7, #7
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	4003      	ands	r3, r0
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b94:	4809      	ldr	r0, [pc, #36]	@ (8001bbc <__NVIC_SetPriority+0xd8>)
 8001b96:	1dfb      	adds	r3, r7, #7
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	001c      	movs	r4, r3
 8001b9c:	230f      	movs	r3, #15
 8001b9e:	4023      	ands	r3, r4
 8001ba0:	3b08      	subs	r3, #8
 8001ba2:	089b      	lsrs	r3, r3, #2
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	3306      	adds	r3, #6
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	18c3      	adds	r3, r0, r3
 8001bac:	3304      	adds	r3, #4
 8001bae:	601a      	str	r2, [r3, #0]
}
 8001bb0:	46c0      	nop			@ (mov r8, r8)
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b003      	add	sp, #12
 8001bb6:	bd90      	pop	{r4, r7, pc}
 8001bb8:	e000e100 	.word	0xe000e100
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	1e5a      	subs	r2, r3, #1
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	045b      	lsls	r3, r3, #17
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d301      	bcc.n	8001bd8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e010      	b.n	8001bfa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <SysTick_Config+0x44>)
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	3a01      	subs	r2, #1
 8001bde:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be0:	2301      	movs	r3, #1
 8001be2:	425b      	negs	r3, r3
 8001be4:	2103      	movs	r1, #3
 8001be6:	0018      	movs	r0, r3
 8001be8:	f7ff ff7c 	bl	8001ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <SysTick_Config+0x44>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf2:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <SysTick_Config+0x44>)
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b002      	add	sp, #8
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	e000e010 	.word	0xe000e010

08001c08 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60b9      	str	r1, [r7, #8]
 8001c10:	607a      	str	r2, [r7, #4]
 8001c12:	210f      	movs	r1, #15
 8001c14:	187b      	adds	r3, r7, r1
 8001c16:	1c02      	adds	r2, r0, #0
 8001c18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	187b      	adds	r3, r7, r1
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	b25b      	sxtb	r3, r3
 8001c22:	0011      	movs	r1, r2
 8001c24:	0018      	movs	r0, r3
 8001c26:	f7ff ff5d 	bl	8001ae4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001c2a:	46c0      	nop			@ (mov r8, r8)
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b004      	add	sp, #16
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	0002      	movs	r2, r0
 8001c3a:	1dfb      	adds	r3, r7, #7
 8001c3c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c3e:	1dfb      	adds	r3, r7, #7
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	b25b      	sxtb	r3, r3
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff ff33 	bl	8001ab0 <__NVIC_EnableIRQ>
}
 8001c4a:	46c0      	nop			@ (mov r8, r8)
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b002      	add	sp, #8
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f7ff ffaf 	bl	8001bc0 <SysTick_Config>
 8001c62:	0003      	movs	r3, r0
}
 8001c64:	0018      	movs	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b002      	add	sp, #8
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c7a:	e14f      	b.n	8001f1c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2101      	movs	r1, #1
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	4091      	lsls	r1, r2
 8001c86:	000a      	movs	r2, r1
 8001c88:	4013      	ands	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d100      	bne.n	8001c94 <HAL_GPIO_Init+0x28>
 8001c92:	e140      	b.n	8001f16 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2203      	movs	r2, #3
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d005      	beq.n	8001cac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2203      	movs	r2, #3
 8001ca6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d130      	bne.n	8001d0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	409a      	lsls	r2, r3
 8001cba:	0013      	movs	r3, r2
 8001cbc:	43da      	mvns	r2, r3
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	68da      	ldr	r2, [r3, #12]
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	409a      	lsls	r2, r3
 8001cce:	0013      	movs	r3, r2
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	409a      	lsls	r2, r3
 8001ce8:	0013      	movs	r3, r2
 8001cea:	43da      	mvns	r2, r3
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	091b      	lsrs	r3, r3, #4
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	401a      	ands	r2, r3
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	409a      	lsls	r2, r3
 8001d00:	0013      	movs	r3, r2
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	2203      	movs	r2, #3
 8001d14:	4013      	ands	r3, r2
 8001d16:	2b03      	cmp	r3, #3
 8001d18:	d017      	beq.n	8001d4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	2203      	movs	r2, #3
 8001d26:	409a      	lsls	r2, r3
 8001d28:	0013      	movs	r3, r2
 8001d2a:	43da      	mvns	r2, r3
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	689a      	ldr	r2, [r3, #8]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	409a      	lsls	r2, r3
 8001d3c:	0013      	movs	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2203      	movs	r2, #3
 8001d50:	4013      	ands	r3, r2
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d123      	bne.n	8001d9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	08da      	lsrs	r2, r3, #3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3208      	adds	r2, #8
 8001d5e:	0092      	lsls	r2, r2, #2
 8001d60:	58d3      	ldr	r3, [r2, r3]
 8001d62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	2207      	movs	r2, #7
 8001d68:	4013      	ands	r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	220f      	movs	r2, #15
 8001d6e:	409a      	lsls	r2, r3
 8001d70:	0013      	movs	r3, r2
 8001d72:	43da      	mvns	r2, r3
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	4013      	ands	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	691a      	ldr	r2, [r3, #16]
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2107      	movs	r1, #7
 8001d82:	400b      	ands	r3, r1
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	409a      	lsls	r2, r3
 8001d88:	0013      	movs	r3, r2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	08da      	lsrs	r2, r3, #3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3208      	adds	r2, #8
 8001d98:	0092      	lsls	r2, r2, #2
 8001d9a:	6939      	ldr	r1, [r7, #16]
 8001d9c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	2203      	movs	r2, #3
 8001daa:	409a      	lsls	r2, r3
 8001dac:	0013      	movs	r3, r2
 8001dae:	43da      	mvns	r2, r3
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	2203      	movs	r2, #3
 8001dbc:	401a      	ands	r2, r3
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	409a      	lsls	r2, r3
 8001dc4:	0013      	movs	r3, r2
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	23c0      	movs	r3, #192	@ 0xc0
 8001dd8:	029b      	lsls	r3, r3, #10
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d100      	bne.n	8001de0 <HAL_GPIO_Init+0x174>
 8001dde:	e09a      	b.n	8001f16 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001de0:	4b54      	ldr	r3, [pc, #336]	@ (8001f34 <HAL_GPIO_Init+0x2c8>)
 8001de2:	699a      	ldr	r2, [r3, #24]
 8001de4:	4b53      	ldr	r3, [pc, #332]	@ (8001f34 <HAL_GPIO_Init+0x2c8>)
 8001de6:	2101      	movs	r1, #1
 8001de8:	430a      	orrs	r2, r1
 8001dea:	619a      	str	r2, [r3, #24]
 8001dec:	4b51      	ldr	r3, [pc, #324]	@ (8001f34 <HAL_GPIO_Init+0x2c8>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	2201      	movs	r2, #1
 8001df2:	4013      	ands	r3, r2
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001df8:	4a4f      	ldr	r2, [pc, #316]	@ (8001f38 <HAL_GPIO_Init+0x2cc>)
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	089b      	lsrs	r3, r3, #2
 8001dfe:	3302      	adds	r3, #2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	589b      	ldr	r3, [r3, r2]
 8001e04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	2203      	movs	r2, #3
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	220f      	movs	r2, #15
 8001e10:	409a      	lsls	r2, r3
 8001e12:	0013      	movs	r3, r2
 8001e14:	43da      	mvns	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	2390      	movs	r3, #144	@ 0x90
 8001e20:	05db      	lsls	r3, r3, #23
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d013      	beq.n	8001e4e <HAL_GPIO_Init+0x1e2>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a44      	ldr	r2, [pc, #272]	@ (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d00d      	beq.n	8001e4a <HAL_GPIO_Init+0x1de>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a43      	ldr	r2, [pc, #268]	@ (8001f40 <HAL_GPIO_Init+0x2d4>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d007      	beq.n	8001e46 <HAL_GPIO_Init+0x1da>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a42      	ldr	r2, [pc, #264]	@ (8001f44 <HAL_GPIO_Init+0x2d8>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d101      	bne.n	8001e42 <HAL_GPIO_Init+0x1d6>
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e006      	b.n	8001e50 <HAL_GPIO_Init+0x1e4>
 8001e42:	2305      	movs	r3, #5
 8001e44:	e004      	b.n	8001e50 <HAL_GPIO_Init+0x1e4>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e002      	b.n	8001e50 <HAL_GPIO_Init+0x1e4>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e000      	b.n	8001e50 <HAL_GPIO_Init+0x1e4>
 8001e4e:	2300      	movs	r3, #0
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	2103      	movs	r1, #3
 8001e54:	400a      	ands	r2, r1
 8001e56:	0092      	lsls	r2, r2, #2
 8001e58:	4093      	lsls	r3, r2
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e60:	4935      	ldr	r1, [pc, #212]	@ (8001f38 <HAL_GPIO_Init+0x2cc>)
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	089b      	lsrs	r3, r3, #2
 8001e66:	3302      	adds	r3, #2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e6e:	4b36      	ldr	r3, [pc, #216]	@ (8001f48 <HAL_GPIO_Init+0x2dc>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	43da      	mvns	r2, r3
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685a      	ldr	r2, [r3, #4]
 8001e82:	2380      	movs	r3, #128	@ 0x80
 8001e84:	035b      	lsls	r3, r3, #13
 8001e86:	4013      	ands	r3, r2
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e92:	4b2d      	ldr	r3, [pc, #180]	@ (8001f48 <HAL_GPIO_Init+0x2dc>)
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001e98:	4b2b      	ldr	r3, [pc, #172]	@ (8001f48 <HAL_GPIO_Init+0x2dc>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	43da      	mvns	r2, r3
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	2380      	movs	r3, #128	@ 0x80
 8001eae:	039b      	lsls	r3, r3, #14
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d003      	beq.n	8001ebc <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001ebc:	4b22      	ldr	r3, [pc, #136]	@ (8001f48 <HAL_GPIO_Init+0x2dc>)
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001ec2:	4b21      	ldr	r3, [pc, #132]	@ (8001f48 <HAL_GPIO_Init+0x2dc>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	43da      	mvns	r2, r3
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	2380      	movs	r3, #128	@ 0x80
 8001ed8:	029b      	lsls	r3, r3, #10
 8001eda:	4013      	ands	r3, r2
 8001edc:	d003      	beq.n	8001ee6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ee6:	4b18      	ldr	r3, [pc, #96]	@ (8001f48 <HAL_GPIO_Init+0x2dc>)
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001eec:	4b16      	ldr	r3, [pc, #88]	@ (8001f48 <HAL_GPIO_Init+0x2dc>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	43da      	mvns	r2, r3
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	2380      	movs	r3, #128	@ 0x80
 8001f02:	025b      	lsls	r3, r3, #9
 8001f04:	4013      	ands	r3, r2
 8001f06:	d003      	beq.n	8001f10 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f10:	4b0d      	ldr	r3, [pc, #52]	@ (8001f48 <HAL_GPIO_Init+0x2dc>)
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	40da      	lsrs	r2, r3
 8001f24:	1e13      	subs	r3, r2, #0
 8001f26:	d000      	beq.n	8001f2a <HAL_GPIO_Init+0x2be>
 8001f28:	e6a8      	b.n	8001c7c <HAL_GPIO_Init+0x10>
  } 
}
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	46c0      	nop			@ (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b006      	add	sp, #24
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40010000 	.word	0x40010000
 8001f3c:	48000400 	.word	0x48000400
 8001f40:	48000800 	.word	0x48000800
 8001f44:	48000c00 	.word	0x48000c00
 8001f48:	40010400 	.word	0x40010400

08001f4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e08f      	b.n	800207e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2241      	movs	r2, #65	@ 0x41
 8001f62:	5c9b      	ldrb	r3, [r3, r2]
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d107      	bne.n	8001f7a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2240      	movs	r2, #64	@ 0x40
 8001f6e:	2100      	movs	r1, #0
 8001f70:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	0018      	movs	r0, r3
 8001f76:	f7ff fbd3 	bl	8001720 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2241      	movs	r2, #65	@ 0x41
 8001f7e:	2124      	movs	r1, #36	@ 0x24
 8001f80:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	438a      	bics	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	493b      	ldr	r1, [pc, #236]	@ (8002088 <HAL_I2C_Init+0x13c>)
 8001f9c:	400a      	ands	r2, r1
 8001f9e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4938      	ldr	r1, [pc, #224]	@ (800208c <HAL_I2C_Init+0x140>)
 8001fac:	400a      	ands	r2, r1
 8001fae:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d108      	bne.n	8001fca <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	689a      	ldr	r2, [r3, #8]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2180      	movs	r1, #128	@ 0x80
 8001fc2:	0209      	lsls	r1, r1, #8
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	e007      	b.n	8001fda <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2184      	movs	r1, #132	@ 0x84
 8001fd4:	0209      	lsls	r1, r1, #8
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d109      	bne.n	8001ff6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2180      	movs	r1, #128	@ 0x80
 8001fee:	0109      	lsls	r1, r1, #4
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	e007      	b.n	8002006 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4923      	ldr	r1, [pc, #140]	@ (8002090 <HAL_I2C_Init+0x144>)
 8002002:	400a      	ands	r2, r1
 8002004:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4920      	ldr	r1, [pc, #128]	@ (8002094 <HAL_I2C_Init+0x148>)
 8002012:	430a      	orrs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68da      	ldr	r2, [r3, #12]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	491a      	ldr	r1, [pc, #104]	@ (800208c <HAL_I2C_Init+0x140>)
 8002022:	400a      	ands	r2, r1
 8002024:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	691a      	ldr	r2, [r3, #16]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	431a      	orrs	r2, r3
 8002030:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	69d9      	ldr	r1, [r3, #28]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a1a      	ldr	r2, [r3, #32]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2101      	movs	r1, #1
 800205c:	430a      	orrs	r2, r1
 800205e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2241      	movs	r2, #65	@ 0x41
 800206a:	2120      	movs	r1, #32
 800206c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2242      	movs	r2, #66	@ 0x42
 8002078:	2100      	movs	r1, #0
 800207a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	0018      	movs	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	b002      	add	sp, #8
 8002084:	bd80      	pop	{r7, pc}
 8002086:	46c0      	nop			@ (mov r8, r8)
 8002088:	f0ffffff 	.word	0xf0ffffff
 800208c:	ffff7fff 	.word	0xffff7fff
 8002090:	fffff7ff 	.word	0xfffff7ff
 8002094:	02008000 	.word	0x02008000

08002098 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b089      	sub	sp, #36	@ 0x24
 800209c:	af02      	add	r7, sp, #8
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	000c      	movs	r4, r1
 80020a2:	0010      	movs	r0, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	230a      	movs	r3, #10
 80020a8:	18fb      	adds	r3, r7, r3
 80020aa:	1c22      	adds	r2, r4, #0
 80020ac:	801a      	strh	r2, [r3, #0]
 80020ae:	2308      	movs	r3, #8
 80020b0:	18fb      	adds	r3, r7, r3
 80020b2:	1c02      	adds	r2, r0, #0
 80020b4:	801a      	strh	r2, [r3, #0]
 80020b6:	1dbb      	adds	r3, r7, #6
 80020b8:	1c0a      	adds	r2, r1, #0
 80020ba:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2241      	movs	r2, #65	@ 0x41
 80020c0:	5c9b      	ldrb	r3, [r3, r2]
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b20      	cmp	r3, #32
 80020c6:	d000      	beq.n	80020ca <HAL_I2C_Mem_Write+0x32>
 80020c8:	e10c      	b.n	80022e4 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80020ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d004      	beq.n	80020da <HAL_I2C_Mem_Write+0x42>
 80020d0:	232c      	movs	r3, #44	@ 0x2c
 80020d2:	18fb      	adds	r3, r7, r3
 80020d4:	881b      	ldrh	r3, [r3, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d105      	bne.n	80020e6 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2280      	movs	r2, #128	@ 0x80
 80020de:	0092      	lsls	r2, r2, #2
 80020e0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e0ff      	b.n	80022e6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2240      	movs	r2, #64	@ 0x40
 80020ea:	5c9b      	ldrb	r3, [r3, r2]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d101      	bne.n	80020f4 <HAL_I2C_Mem_Write+0x5c>
 80020f0:	2302      	movs	r3, #2
 80020f2:	e0f8      	b.n	80022e6 <HAL_I2C_Mem_Write+0x24e>
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2240      	movs	r2, #64	@ 0x40
 80020f8:	2101      	movs	r1, #1
 80020fa:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020fc:	f7ff fcaa 	bl	8001a54 <HAL_GetTick>
 8002100:	0003      	movs	r3, r0
 8002102:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	0219      	lsls	r1, r3, #8
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	2319      	movs	r3, #25
 8002110:	2201      	movs	r2, #1
 8002112:	f000 fb0b 	bl	800272c <I2C_WaitOnFlagUntilTimeout>
 8002116:	1e03      	subs	r3, r0, #0
 8002118:	d001      	beq.n	800211e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e0e3      	b.n	80022e6 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2241      	movs	r2, #65	@ 0x41
 8002122:	2121      	movs	r1, #33	@ 0x21
 8002124:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2242      	movs	r2, #66	@ 0x42
 800212a:	2140      	movs	r1, #64	@ 0x40
 800212c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002138:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	222c      	movs	r2, #44	@ 0x2c
 800213e:	18ba      	adds	r2, r7, r2
 8002140:	8812      	ldrh	r2, [r2, #0]
 8002142:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800214a:	1dbb      	adds	r3, r7, #6
 800214c:	881c      	ldrh	r4, [r3, #0]
 800214e:	2308      	movs	r3, #8
 8002150:	18fb      	adds	r3, r7, r3
 8002152:	881a      	ldrh	r2, [r3, #0]
 8002154:	230a      	movs	r3, #10
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	8819      	ldrh	r1, [r3, #0]
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	0023      	movs	r3, r4
 8002166:	f000 f9f9 	bl	800255c <I2C_RequestMemoryWrite>
 800216a:	1e03      	subs	r3, r0, #0
 800216c:	d005      	beq.n	800217a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2240      	movs	r2, #64	@ 0x40
 8002172:	2100      	movs	r1, #0
 8002174:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e0b5      	b.n	80022e6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800217e:	b29b      	uxth	r3, r3
 8002180:	2bff      	cmp	r3, #255	@ 0xff
 8002182:	d911      	bls.n	80021a8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	22ff      	movs	r2, #255	@ 0xff
 8002188:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800218e:	b2da      	uxtb	r2, r3
 8002190:	2380      	movs	r3, #128	@ 0x80
 8002192:	045c      	lsls	r4, r3, #17
 8002194:	230a      	movs	r3, #10
 8002196:	18fb      	adds	r3, r7, r3
 8002198:	8819      	ldrh	r1, [r3, #0]
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	2300      	movs	r3, #0
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	0023      	movs	r3, r4
 80021a2:	f000 fc9d 	bl	8002ae0 <I2C_TransferConfig>
 80021a6:	e012      	b.n	80021ce <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	2380      	movs	r3, #128	@ 0x80
 80021ba:	049c      	lsls	r4, r3, #18
 80021bc:	230a      	movs	r3, #10
 80021be:	18fb      	adds	r3, r7, r3
 80021c0:	8819      	ldrh	r1, [r3, #0]
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	2300      	movs	r3, #0
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	0023      	movs	r3, r4
 80021ca:	f000 fc89 	bl	8002ae0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	0018      	movs	r0, r3
 80021d6:	f000 fb01 	bl	80027dc <I2C_WaitOnTXISFlagUntilTimeout>
 80021da:	1e03      	subs	r3, r0, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e081      	b.n	80022e6 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e6:	781a      	ldrb	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f2:	1c5a      	adds	r2, r3, #1
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	3b01      	subs	r3, #1
 8002200:	b29a      	uxth	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800220a:	3b01      	subs	r3, #1
 800220c:	b29a      	uxth	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002216:	b29b      	uxth	r3, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	d03a      	beq.n	8002292 <HAL_I2C_Mem_Write+0x1fa>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002220:	2b00      	cmp	r3, #0
 8002222:	d136      	bne.n	8002292 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002224:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	0013      	movs	r3, r2
 800222e:	2200      	movs	r2, #0
 8002230:	2180      	movs	r1, #128	@ 0x80
 8002232:	f000 fa7b 	bl	800272c <I2C_WaitOnFlagUntilTimeout>
 8002236:	1e03      	subs	r3, r0, #0
 8002238:	d001      	beq.n	800223e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e053      	b.n	80022e6 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002242:	b29b      	uxth	r3, r3
 8002244:	2bff      	cmp	r3, #255	@ 0xff
 8002246:	d911      	bls.n	800226c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	22ff      	movs	r2, #255	@ 0xff
 800224c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002252:	b2da      	uxtb	r2, r3
 8002254:	2380      	movs	r3, #128	@ 0x80
 8002256:	045c      	lsls	r4, r3, #17
 8002258:	230a      	movs	r3, #10
 800225a:	18fb      	adds	r3, r7, r3
 800225c:	8819      	ldrh	r1, [r3, #0]
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	2300      	movs	r3, #0
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	0023      	movs	r3, r4
 8002266:	f000 fc3b 	bl	8002ae0 <I2C_TransferConfig>
 800226a:	e012      	b.n	8002292 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002270:	b29a      	uxth	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800227a:	b2da      	uxtb	r2, r3
 800227c:	2380      	movs	r3, #128	@ 0x80
 800227e:	049c      	lsls	r4, r3, #18
 8002280:	230a      	movs	r3, #10
 8002282:	18fb      	adds	r3, r7, r3
 8002284:	8819      	ldrh	r1, [r3, #0]
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	2300      	movs	r3, #0
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	0023      	movs	r3, r4
 800228e:	f000 fc27 	bl	8002ae0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002296:	b29b      	uxth	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d198      	bne.n	80021ce <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800229c:	697a      	ldr	r2, [r7, #20]
 800229e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	0018      	movs	r0, r3
 80022a4:	f000 fae0 	bl	8002868 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022a8:	1e03      	subs	r3, r0, #0
 80022aa:	d001      	beq.n	80022b0 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e01a      	b.n	80022e6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2220      	movs	r2, #32
 80022b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	490b      	ldr	r1, [pc, #44]	@ (80022f0 <HAL_I2C_Mem_Write+0x258>)
 80022c4:	400a      	ands	r2, r1
 80022c6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2241      	movs	r2, #65	@ 0x41
 80022cc:	2120      	movs	r1, #32
 80022ce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2242      	movs	r2, #66	@ 0x42
 80022d4:	2100      	movs	r1, #0
 80022d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2240      	movs	r2, #64	@ 0x40
 80022dc:	2100      	movs	r1, #0
 80022de:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80022e0:	2300      	movs	r3, #0
 80022e2:	e000      	b.n	80022e6 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80022e4:	2302      	movs	r3, #2
  }
}
 80022e6:	0018      	movs	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b007      	add	sp, #28
 80022ec:	bd90      	pop	{r4, r7, pc}
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	fe00e800 	.word	0xfe00e800

080022f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022f4:	b590      	push	{r4, r7, lr}
 80022f6:	b089      	sub	sp, #36	@ 0x24
 80022f8:	af02      	add	r7, sp, #8
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	000c      	movs	r4, r1
 80022fe:	0010      	movs	r0, r2
 8002300:	0019      	movs	r1, r3
 8002302:	230a      	movs	r3, #10
 8002304:	18fb      	adds	r3, r7, r3
 8002306:	1c22      	adds	r2, r4, #0
 8002308:	801a      	strh	r2, [r3, #0]
 800230a:	2308      	movs	r3, #8
 800230c:	18fb      	adds	r3, r7, r3
 800230e:	1c02      	adds	r2, r0, #0
 8002310:	801a      	strh	r2, [r3, #0]
 8002312:	1dbb      	adds	r3, r7, #6
 8002314:	1c0a      	adds	r2, r1, #0
 8002316:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2241      	movs	r2, #65	@ 0x41
 800231c:	5c9b      	ldrb	r3, [r3, r2]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b20      	cmp	r3, #32
 8002322:	d000      	beq.n	8002326 <HAL_I2C_Mem_Read+0x32>
 8002324:	e110      	b.n	8002548 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8002326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002328:	2b00      	cmp	r3, #0
 800232a:	d004      	beq.n	8002336 <HAL_I2C_Mem_Read+0x42>
 800232c:	232c      	movs	r3, #44	@ 0x2c
 800232e:	18fb      	adds	r3, r7, r3
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d105      	bne.n	8002342 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2280      	movs	r2, #128	@ 0x80
 800233a:	0092      	lsls	r2, r2, #2
 800233c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e103      	b.n	800254a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2240      	movs	r2, #64	@ 0x40
 8002346:	5c9b      	ldrb	r3, [r3, r2]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d101      	bne.n	8002350 <HAL_I2C_Mem_Read+0x5c>
 800234c:	2302      	movs	r3, #2
 800234e:	e0fc      	b.n	800254a <HAL_I2C_Mem_Read+0x256>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2240      	movs	r2, #64	@ 0x40
 8002354:	2101      	movs	r1, #1
 8002356:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002358:	f7ff fb7c 	bl	8001a54 <HAL_GetTick>
 800235c:	0003      	movs	r3, r0
 800235e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002360:	2380      	movs	r3, #128	@ 0x80
 8002362:	0219      	lsls	r1, r3, #8
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	2319      	movs	r3, #25
 800236c:	2201      	movs	r2, #1
 800236e:	f000 f9dd 	bl	800272c <I2C_WaitOnFlagUntilTimeout>
 8002372:	1e03      	subs	r3, r0, #0
 8002374:	d001      	beq.n	800237a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e0e7      	b.n	800254a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2241      	movs	r2, #65	@ 0x41
 800237e:	2122      	movs	r1, #34	@ 0x22
 8002380:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2242      	movs	r2, #66	@ 0x42
 8002386:	2140      	movs	r1, #64	@ 0x40
 8002388:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2200      	movs	r2, #0
 800238e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002394:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	222c      	movs	r2, #44	@ 0x2c
 800239a:	18ba      	adds	r2, r7, r2
 800239c:	8812      	ldrh	r2, [r2, #0]
 800239e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023a6:	1dbb      	adds	r3, r7, #6
 80023a8:	881c      	ldrh	r4, [r3, #0]
 80023aa:	2308      	movs	r3, #8
 80023ac:	18fb      	adds	r3, r7, r3
 80023ae:	881a      	ldrh	r2, [r3, #0]
 80023b0:	230a      	movs	r3, #10
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	8819      	ldrh	r1, [r3, #0]
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	9301      	str	r3, [sp, #4]
 80023bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	0023      	movs	r3, r4
 80023c2:	f000 f92f 	bl	8002624 <I2C_RequestMemoryRead>
 80023c6:	1e03      	subs	r3, r0, #0
 80023c8:	d005      	beq.n	80023d6 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2240      	movs	r2, #64	@ 0x40
 80023ce:	2100      	movs	r1, #0
 80023d0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e0b9      	b.n	800254a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023da:	b29b      	uxth	r3, r3
 80023dc:	2bff      	cmp	r3, #255	@ 0xff
 80023de:	d911      	bls.n	8002404 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2201      	movs	r2, #1
 80023e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	2380      	movs	r3, #128	@ 0x80
 80023ee:	045c      	lsls	r4, r3, #17
 80023f0:	230a      	movs	r3, #10
 80023f2:	18fb      	adds	r3, r7, r3
 80023f4:	8819      	ldrh	r1, [r3, #0]
 80023f6:	68f8      	ldr	r0, [r7, #12]
 80023f8:	4b56      	ldr	r3, [pc, #344]	@ (8002554 <HAL_I2C_Mem_Read+0x260>)
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	0023      	movs	r3, r4
 80023fe:	f000 fb6f 	bl	8002ae0 <I2C_TransferConfig>
 8002402:	e012      	b.n	800242a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002408:	b29a      	uxth	r2, r3
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002412:	b2da      	uxtb	r2, r3
 8002414:	2380      	movs	r3, #128	@ 0x80
 8002416:	049c      	lsls	r4, r3, #18
 8002418:	230a      	movs	r3, #10
 800241a:	18fb      	adds	r3, r7, r3
 800241c:	8819      	ldrh	r1, [r3, #0]
 800241e:	68f8      	ldr	r0, [r7, #12]
 8002420:	4b4c      	ldr	r3, [pc, #304]	@ (8002554 <HAL_I2C_Mem_Read+0x260>)
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	0023      	movs	r3, r4
 8002426:	f000 fb5b 	bl	8002ae0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800242a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	0013      	movs	r3, r2
 8002434:	2200      	movs	r2, #0
 8002436:	2104      	movs	r1, #4
 8002438:	f000 f978 	bl	800272c <I2C_WaitOnFlagUntilTimeout>
 800243c:	1e03      	subs	r3, r0, #0
 800243e:	d001      	beq.n	8002444 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e082      	b.n	800254a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002460:	3b01      	subs	r3, #1
 8002462:	b29a      	uxth	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800246c:	b29b      	uxth	r3, r3
 800246e:	3b01      	subs	r3, #1
 8002470:	b29a      	uxth	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800247a:	b29b      	uxth	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d03a      	beq.n	80024f6 <HAL_I2C_Mem_Read+0x202>
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002484:	2b00      	cmp	r3, #0
 8002486:	d136      	bne.n	80024f6 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002488:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	0013      	movs	r3, r2
 8002492:	2200      	movs	r2, #0
 8002494:	2180      	movs	r1, #128	@ 0x80
 8002496:	f000 f949 	bl	800272c <I2C_WaitOnFlagUntilTimeout>
 800249a:	1e03      	subs	r3, r0, #0
 800249c:	d001      	beq.n	80024a2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e053      	b.n	800254a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	2bff      	cmp	r3, #255	@ 0xff
 80024aa:	d911      	bls.n	80024d0 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2201      	movs	r2, #1
 80024b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	2380      	movs	r3, #128	@ 0x80
 80024ba:	045c      	lsls	r4, r3, #17
 80024bc:	230a      	movs	r3, #10
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	8819      	ldrh	r1, [r3, #0]
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	2300      	movs	r3, #0
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	0023      	movs	r3, r4
 80024ca:	f000 fb09 	bl	8002ae0 <I2C_TransferConfig>
 80024ce:	e012      	b.n	80024f6 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	2380      	movs	r3, #128	@ 0x80
 80024e2:	049c      	lsls	r4, r3, #18
 80024e4:	230a      	movs	r3, #10
 80024e6:	18fb      	adds	r3, r7, r3
 80024e8:	8819      	ldrh	r1, [r3, #0]
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	2300      	movs	r3, #0
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	0023      	movs	r3, r4
 80024f2:	f000 faf5 	bl	8002ae0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d194      	bne.n	800242a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	0018      	movs	r0, r3
 8002508:	f000 f9ae 	bl	8002868 <I2C_WaitOnSTOPFlagUntilTimeout>
 800250c:	1e03      	subs	r3, r0, #0
 800250e:	d001      	beq.n	8002514 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e01a      	b.n	800254a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2220      	movs	r2, #32
 800251a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	490c      	ldr	r1, [pc, #48]	@ (8002558 <HAL_I2C_Mem_Read+0x264>)
 8002528:	400a      	ands	r2, r1
 800252a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2241      	movs	r2, #65	@ 0x41
 8002530:	2120      	movs	r1, #32
 8002532:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2242      	movs	r2, #66	@ 0x42
 8002538:	2100      	movs	r1, #0
 800253a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2240      	movs	r2, #64	@ 0x40
 8002540:	2100      	movs	r1, #0
 8002542:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	e000      	b.n	800254a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8002548:	2302      	movs	r3, #2
  }
}
 800254a:	0018      	movs	r0, r3
 800254c:	46bd      	mov	sp, r7
 800254e:	b007      	add	sp, #28
 8002550:	bd90      	pop	{r4, r7, pc}
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	80002400 	.word	0x80002400
 8002558:	fe00e800 	.word	0xfe00e800

0800255c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800255c:	b5b0      	push	{r4, r5, r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af02      	add	r7, sp, #8
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	000c      	movs	r4, r1
 8002566:	0010      	movs	r0, r2
 8002568:	0019      	movs	r1, r3
 800256a:	250a      	movs	r5, #10
 800256c:	197b      	adds	r3, r7, r5
 800256e:	1c22      	adds	r2, r4, #0
 8002570:	801a      	strh	r2, [r3, #0]
 8002572:	2308      	movs	r3, #8
 8002574:	18fb      	adds	r3, r7, r3
 8002576:	1c02      	adds	r2, r0, #0
 8002578:	801a      	strh	r2, [r3, #0]
 800257a:	1dbb      	adds	r3, r7, #6
 800257c:	1c0a      	adds	r2, r1, #0
 800257e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002580:	1dbb      	adds	r3, r7, #6
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	b2da      	uxtb	r2, r3
 8002586:	2380      	movs	r3, #128	@ 0x80
 8002588:	045c      	lsls	r4, r3, #17
 800258a:	197b      	adds	r3, r7, r5
 800258c:	8819      	ldrh	r1, [r3, #0]
 800258e:	68f8      	ldr	r0, [r7, #12]
 8002590:	4b23      	ldr	r3, [pc, #140]	@ (8002620 <I2C_RequestMemoryWrite+0xc4>)
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	0023      	movs	r3, r4
 8002596:	f000 faa3 	bl	8002ae0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800259a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800259c:	6a39      	ldr	r1, [r7, #32]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	0018      	movs	r0, r3
 80025a2:	f000 f91b 	bl	80027dc <I2C_WaitOnTXISFlagUntilTimeout>
 80025a6:	1e03      	subs	r3, r0, #0
 80025a8:	d001      	beq.n	80025ae <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e033      	b.n	8002616 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025ae:	1dbb      	adds	r3, r7, #6
 80025b0:	881b      	ldrh	r3, [r3, #0]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d107      	bne.n	80025c6 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025b6:	2308      	movs	r3, #8
 80025b8:	18fb      	adds	r3, r7, r3
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80025c4:	e019      	b.n	80025fa <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80025c6:	2308      	movs	r3, #8
 80025c8:	18fb      	adds	r3, r7, r3
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	0a1b      	lsrs	r3, r3, #8
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	b2da      	uxtb	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025da:	6a39      	ldr	r1, [r7, #32]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	0018      	movs	r0, r3
 80025e0:	f000 f8fc 	bl	80027dc <I2C_WaitOnTXISFlagUntilTimeout>
 80025e4:	1e03      	subs	r3, r0, #0
 80025e6:	d001      	beq.n	80025ec <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e014      	b.n	8002616 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025ec:	2308      	movs	r3, #8
 80025ee:	18fb      	adds	r3, r7, r3
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80025fa:	6a3a      	ldr	r2, [r7, #32]
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002600:	9300      	str	r3, [sp, #0]
 8002602:	0013      	movs	r3, r2
 8002604:	2200      	movs	r2, #0
 8002606:	2180      	movs	r1, #128	@ 0x80
 8002608:	f000 f890 	bl	800272c <I2C_WaitOnFlagUntilTimeout>
 800260c:	1e03      	subs	r3, r0, #0
 800260e:	d001      	beq.n	8002614 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e000      	b.n	8002616 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	0018      	movs	r0, r3
 8002618:	46bd      	mov	sp, r7
 800261a:	b004      	add	sp, #16
 800261c:	bdb0      	pop	{r4, r5, r7, pc}
 800261e:	46c0      	nop			@ (mov r8, r8)
 8002620:	80002000 	.word	0x80002000

08002624 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002624:	b5b0      	push	{r4, r5, r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af02      	add	r7, sp, #8
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	000c      	movs	r4, r1
 800262e:	0010      	movs	r0, r2
 8002630:	0019      	movs	r1, r3
 8002632:	250a      	movs	r5, #10
 8002634:	197b      	adds	r3, r7, r5
 8002636:	1c22      	adds	r2, r4, #0
 8002638:	801a      	strh	r2, [r3, #0]
 800263a:	2308      	movs	r3, #8
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	1c02      	adds	r2, r0, #0
 8002640:	801a      	strh	r2, [r3, #0]
 8002642:	1dbb      	adds	r3, r7, #6
 8002644:	1c0a      	adds	r2, r1, #0
 8002646:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002648:	1dbb      	adds	r3, r7, #6
 800264a:	881b      	ldrh	r3, [r3, #0]
 800264c:	b2da      	uxtb	r2, r3
 800264e:	197b      	adds	r3, r7, r5
 8002650:	8819      	ldrh	r1, [r3, #0]
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	4b23      	ldr	r3, [pc, #140]	@ (80026e4 <I2C_RequestMemoryRead+0xc0>)
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	2300      	movs	r3, #0
 800265a:	f000 fa41 	bl	8002ae0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800265e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002660:	6a39      	ldr	r1, [r7, #32]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	0018      	movs	r0, r3
 8002666:	f000 f8b9 	bl	80027dc <I2C_WaitOnTXISFlagUntilTimeout>
 800266a:	1e03      	subs	r3, r0, #0
 800266c:	d001      	beq.n	8002672 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e033      	b.n	80026da <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002672:	1dbb      	adds	r3, r7, #6
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d107      	bne.n	800268a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800267a:	2308      	movs	r3, #8
 800267c:	18fb      	adds	r3, r7, r3
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	b2da      	uxtb	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	629a      	str	r2, [r3, #40]	@ 0x28
 8002688:	e019      	b.n	80026be <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800268a:	2308      	movs	r3, #8
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	881b      	ldrh	r3, [r3, #0]
 8002690:	0a1b      	lsrs	r3, r3, #8
 8002692:	b29b      	uxth	r3, r3
 8002694:	b2da      	uxtb	r2, r3
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800269c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800269e:	6a39      	ldr	r1, [r7, #32]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	0018      	movs	r0, r3
 80026a4:	f000 f89a 	bl	80027dc <I2C_WaitOnTXISFlagUntilTimeout>
 80026a8:	1e03      	subs	r3, r0, #0
 80026aa:	d001      	beq.n	80026b0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e014      	b.n	80026da <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026b0:	2308      	movs	r3, #8
 80026b2:	18fb      	adds	r3, r7, r3
 80026b4:	881b      	ldrh	r3, [r3, #0]
 80026b6:	b2da      	uxtb	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80026be:	6a3a      	ldr	r2, [r7, #32]
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	0013      	movs	r3, r2
 80026c8:	2200      	movs	r2, #0
 80026ca:	2140      	movs	r1, #64	@ 0x40
 80026cc:	f000 f82e 	bl	800272c <I2C_WaitOnFlagUntilTimeout>
 80026d0:	1e03      	subs	r3, r0, #0
 80026d2:	d001      	beq.n	80026d8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e000      	b.n	80026da <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	0018      	movs	r0, r3
 80026dc:	46bd      	mov	sp, r7
 80026de:	b004      	add	sp, #16
 80026e0:	bdb0      	pop	{r4, r5, r7, pc}
 80026e2:	46c0      	nop			@ (mov r8, r8)
 80026e4:	80002000 	.word	0x80002000

080026e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	2202      	movs	r2, #2
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d103      	bne.n	8002706 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2200      	movs	r2, #0
 8002704:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	2201      	movs	r2, #1
 800270e:	4013      	ands	r3, r2
 8002710:	2b01      	cmp	r3, #1
 8002712:	d007      	beq.n	8002724 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	699a      	ldr	r2, [r3, #24]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2101      	movs	r1, #1
 8002720:	430a      	orrs	r2, r1
 8002722:	619a      	str	r2, [r3, #24]
  }
}
 8002724:	46c0      	nop			@ (mov r8, r8)
 8002726:	46bd      	mov	sp, r7
 8002728:	b002      	add	sp, #8
 800272a:	bd80      	pop	{r7, pc}

0800272c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	603b      	str	r3, [r7, #0]
 8002738:	1dfb      	adds	r3, r7, #7
 800273a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800273c:	e03a      	b.n	80027b4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	6839      	ldr	r1, [r7, #0]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	0018      	movs	r0, r3
 8002746:	f000 f8d3 	bl	80028f0 <I2C_IsErrorOccurred>
 800274a:	1e03      	subs	r3, r0, #0
 800274c:	d001      	beq.n	8002752 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e040      	b.n	80027d4 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	3301      	adds	r3, #1
 8002756:	d02d      	beq.n	80027b4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002758:	f7ff f97c 	bl	8001a54 <HAL_GetTick>
 800275c:	0002      	movs	r2, r0
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d302      	bcc.n	800276e <I2C_WaitOnFlagUntilTimeout+0x42>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d122      	bne.n	80027b4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	68ba      	ldr	r2, [r7, #8]
 8002776:	4013      	ands	r3, r2
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	425a      	negs	r2, r3
 800277e:	4153      	adcs	r3, r2
 8002780:	b2db      	uxtb	r3, r3
 8002782:	001a      	movs	r2, r3
 8002784:	1dfb      	adds	r3, r7, #7
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d113      	bne.n	80027b4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002790:	2220      	movs	r2, #32
 8002792:	431a      	orrs	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2241      	movs	r2, #65	@ 0x41
 800279c:	2120      	movs	r1, #32
 800279e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2242      	movs	r2, #66	@ 0x42
 80027a4:	2100      	movs	r1, #0
 80027a6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2240      	movs	r2, #64	@ 0x40
 80027ac:	2100      	movs	r1, #0
 80027ae:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e00f      	b.n	80027d4 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	4013      	ands	r3, r2
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	425a      	negs	r2, r3
 80027c4:	4153      	adcs	r3, r2
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	001a      	movs	r2, r3
 80027ca:	1dfb      	adds	r3, r7, #7
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d0b5      	beq.n	800273e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	0018      	movs	r0, r3
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b004      	add	sp, #16
 80027da:	bd80      	pop	{r7, pc}

080027dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027e8:	e032      	b.n	8002850 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	68b9      	ldr	r1, [r7, #8]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	0018      	movs	r0, r3
 80027f2:	f000 f87d 	bl	80028f0 <I2C_IsErrorOccurred>
 80027f6:	1e03      	subs	r3, r0, #0
 80027f8:	d001      	beq.n	80027fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e030      	b.n	8002860 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	3301      	adds	r3, #1
 8002802:	d025      	beq.n	8002850 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002804:	f7ff f926 	bl	8001a54 <HAL_GetTick>
 8002808:	0002      	movs	r2, r0
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	68ba      	ldr	r2, [r7, #8]
 8002810:	429a      	cmp	r2, r3
 8002812:	d302      	bcc.n	800281a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d11a      	bne.n	8002850 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	2202      	movs	r2, #2
 8002822:	4013      	ands	r3, r2
 8002824:	2b02      	cmp	r3, #2
 8002826:	d013      	beq.n	8002850 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282c:	2220      	movs	r2, #32
 800282e:	431a      	orrs	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2241      	movs	r2, #65	@ 0x41
 8002838:	2120      	movs	r1, #32
 800283a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2242      	movs	r2, #66	@ 0x42
 8002840:	2100      	movs	r1, #0
 8002842:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2240      	movs	r2, #64	@ 0x40
 8002848:	2100      	movs	r1, #0
 800284a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e007      	b.n	8002860 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	2202      	movs	r2, #2
 8002858:	4013      	ands	r3, r2
 800285a:	2b02      	cmp	r3, #2
 800285c:	d1c5      	bne.n	80027ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	0018      	movs	r0, r3
 8002862:	46bd      	mov	sp, r7
 8002864:	b004      	add	sp, #16
 8002866:	bd80      	pop	{r7, pc}

08002868 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002874:	e02f      	b.n	80028d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	68b9      	ldr	r1, [r7, #8]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	0018      	movs	r0, r3
 800287e:	f000 f837 	bl	80028f0 <I2C_IsErrorOccurred>
 8002882:	1e03      	subs	r3, r0, #0
 8002884:	d001      	beq.n	800288a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e02d      	b.n	80028e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800288a:	f7ff f8e3 	bl	8001a54 <HAL_GetTick>
 800288e:	0002      	movs	r2, r0
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	429a      	cmp	r2, r3
 8002898:	d302      	bcc.n	80028a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d11a      	bne.n	80028d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	2220      	movs	r2, #32
 80028a8:	4013      	ands	r3, r2
 80028aa:	2b20      	cmp	r3, #32
 80028ac:	d013      	beq.n	80028d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b2:	2220      	movs	r2, #32
 80028b4:	431a      	orrs	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2241      	movs	r2, #65	@ 0x41
 80028be:	2120      	movs	r1, #32
 80028c0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2242      	movs	r2, #66	@ 0x42
 80028c6:	2100      	movs	r1, #0
 80028c8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2240      	movs	r2, #64	@ 0x40
 80028ce:	2100      	movs	r1, #0
 80028d0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e007      	b.n	80028e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	2220      	movs	r2, #32
 80028de:	4013      	ands	r3, r2
 80028e0:	2b20      	cmp	r3, #32
 80028e2:	d1c8      	bne.n	8002876 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	0018      	movs	r0, r3
 80028e8:	46bd      	mov	sp, r7
 80028ea:	b004      	add	sp, #16
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b08a      	sub	sp, #40	@ 0x28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028fc:	2327      	movs	r3, #39	@ 0x27
 80028fe:	18fb      	adds	r3, r7, r3
 8002900:	2200      	movs	r2, #0
 8002902:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	2210      	movs	r2, #16
 8002918:	4013      	ands	r3, r2
 800291a:	d100      	bne.n	800291e <I2C_IsErrorOccurred+0x2e>
 800291c:	e079      	b.n	8002a12 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2210      	movs	r2, #16
 8002924:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002926:	e057      	b.n	80029d8 <I2C_IsErrorOccurred+0xe8>
 8002928:	2227      	movs	r2, #39	@ 0x27
 800292a:	18bb      	adds	r3, r7, r2
 800292c:	18ba      	adds	r2, r7, r2
 800292e:	7812      	ldrb	r2, [r2, #0]
 8002930:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	3301      	adds	r3, #1
 8002936:	d04f      	beq.n	80029d8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002938:	f7ff f88c 	bl	8001a54 <HAL_GetTick>
 800293c:	0002      	movs	r2, r0
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	429a      	cmp	r2, r3
 8002946:	d302      	bcc.n	800294e <I2C_IsErrorOccurred+0x5e>
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d144      	bne.n	80029d8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	2380      	movs	r3, #128	@ 0x80
 8002956:	01db      	lsls	r3, r3, #7
 8002958:	4013      	ands	r3, r2
 800295a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800295c:	2013      	movs	r0, #19
 800295e:	183b      	adds	r3, r7, r0
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	2142      	movs	r1, #66	@ 0x42
 8002964:	5c52      	ldrb	r2, [r2, r1]
 8002966:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699a      	ldr	r2, [r3, #24]
 800296e:	2380      	movs	r3, #128	@ 0x80
 8002970:	021b      	lsls	r3, r3, #8
 8002972:	401a      	ands	r2, r3
 8002974:	2380      	movs	r3, #128	@ 0x80
 8002976:	021b      	lsls	r3, r3, #8
 8002978:	429a      	cmp	r2, r3
 800297a:	d126      	bne.n	80029ca <I2C_IsErrorOccurred+0xda>
 800297c:	697a      	ldr	r2, [r7, #20]
 800297e:	2380      	movs	r3, #128	@ 0x80
 8002980:	01db      	lsls	r3, r3, #7
 8002982:	429a      	cmp	r2, r3
 8002984:	d021      	beq.n	80029ca <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002986:	183b      	adds	r3, r7, r0
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	2b20      	cmp	r3, #32
 800298c:	d01d      	beq.n	80029ca <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2180      	movs	r1, #128	@ 0x80
 800299a:	01c9      	lsls	r1, r1, #7
 800299c:	430a      	orrs	r2, r1
 800299e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80029a0:	f7ff f858 	bl	8001a54 <HAL_GetTick>
 80029a4:	0003      	movs	r3, r0
 80029a6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029a8:	e00f      	b.n	80029ca <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80029aa:	f7ff f853 	bl	8001a54 <HAL_GetTick>
 80029ae:	0002      	movs	r2, r0
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b19      	cmp	r3, #25
 80029b6:	d908      	bls.n	80029ca <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	2220      	movs	r2, #32
 80029bc:	4313      	orrs	r3, r2
 80029be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80029c0:	2327      	movs	r3, #39	@ 0x27
 80029c2:	18fb      	adds	r3, r7, r3
 80029c4:	2201      	movs	r2, #1
 80029c6:	701a      	strb	r2, [r3, #0]

              break;
 80029c8:	e006      	b.n	80029d8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	2220      	movs	r2, #32
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b20      	cmp	r3, #32
 80029d6:	d1e8      	bne.n	80029aa <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	2220      	movs	r2, #32
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b20      	cmp	r3, #32
 80029e4:	d004      	beq.n	80029f0 <I2C_IsErrorOccurred+0x100>
 80029e6:	2327      	movs	r3, #39	@ 0x27
 80029e8:	18fb      	adds	r3, r7, r3
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d09b      	beq.n	8002928 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80029f0:	2327      	movs	r3, #39	@ 0x27
 80029f2:	18fb      	adds	r3, r7, r3
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d103      	bne.n	8002a02 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2220      	movs	r2, #32
 8002a00:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	2204      	movs	r2, #4
 8002a06:	4313      	orrs	r3, r2
 8002a08:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a0a:	2327      	movs	r3, #39	@ 0x27
 8002a0c:	18fb      	adds	r3, r7, r3
 8002a0e:	2201      	movs	r2, #1
 8002a10:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	2380      	movs	r3, #128	@ 0x80
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4013      	ands	r3, r2
 8002a22:	d00c      	beq.n	8002a3e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002a24:	6a3b      	ldr	r3, [r7, #32]
 8002a26:	2201      	movs	r2, #1
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2280      	movs	r2, #128	@ 0x80
 8002a32:	0052      	lsls	r2, r2, #1
 8002a34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a36:	2327      	movs	r3, #39	@ 0x27
 8002a38:	18fb      	adds	r3, r7, r3
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	2380      	movs	r3, #128	@ 0x80
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	4013      	ands	r3, r2
 8002a46:	d00c      	beq.n	8002a62 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a48:	6a3b      	ldr	r3, [r7, #32]
 8002a4a:	2208      	movs	r2, #8
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2280      	movs	r2, #128	@ 0x80
 8002a56:	00d2      	lsls	r2, r2, #3
 8002a58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a5a:	2327      	movs	r3, #39	@ 0x27
 8002a5c:	18fb      	adds	r3, r7, r3
 8002a5e:	2201      	movs	r2, #1
 8002a60:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	2380      	movs	r3, #128	@ 0x80
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d00c      	beq.n	8002a86 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	4313      	orrs	r3, r2
 8002a72:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2280      	movs	r2, #128	@ 0x80
 8002a7a:	0092      	lsls	r2, r2, #2
 8002a7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a7e:	2327      	movs	r3, #39	@ 0x27
 8002a80:	18fb      	adds	r3, r7, r3
 8002a82:	2201      	movs	r2, #1
 8002a84:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002a86:	2327      	movs	r3, #39	@ 0x27
 8002a88:	18fb      	adds	r3, r7, r3
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d01d      	beq.n	8002acc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	0018      	movs	r0, r3
 8002a94:	f7ff fe28 	bl	80026e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	685a      	ldr	r2, [r3, #4]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	490e      	ldr	r1, [pc, #56]	@ (8002adc <I2C_IsErrorOccurred+0x1ec>)
 8002aa4:	400a      	ands	r2, r1
 8002aa6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002aac:	6a3b      	ldr	r3, [r7, #32]
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2241      	movs	r2, #65	@ 0x41
 8002ab8:	2120      	movs	r1, #32
 8002aba:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2242      	movs	r2, #66	@ 0x42
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2240      	movs	r2, #64	@ 0x40
 8002ac8:	2100      	movs	r1, #0
 8002aca:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002acc:	2327      	movs	r3, #39	@ 0x27
 8002ace:	18fb      	adds	r3, r7, r3
 8002ad0:	781b      	ldrb	r3, [r3, #0]
}
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b00a      	add	sp, #40	@ 0x28
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	46c0      	nop			@ (mov r8, r8)
 8002adc:	fe00e800 	.word	0xfe00e800

08002ae0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ae0:	b590      	push	{r4, r7, lr}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	0008      	movs	r0, r1
 8002aea:	0011      	movs	r1, r2
 8002aec:	607b      	str	r3, [r7, #4]
 8002aee:	240a      	movs	r4, #10
 8002af0:	193b      	adds	r3, r7, r4
 8002af2:	1c02      	adds	r2, r0, #0
 8002af4:	801a      	strh	r2, [r3, #0]
 8002af6:	2009      	movs	r0, #9
 8002af8:	183b      	adds	r3, r7, r0
 8002afa:	1c0a      	adds	r2, r1, #0
 8002afc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002afe:	193b      	adds	r3, r7, r4
 8002b00:	881b      	ldrh	r3, [r3, #0]
 8002b02:	059b      	lsls	r3, r3, #22
 8002b04:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b06:	183b      	adds	r3, r7, r0
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	0419      	lsls	r1, r3, #16
 8002b0c:	23ff      	movs	r3, #255	@ 0xff
 8002b0e:	041b      	lsls	r3, r3, #16
 8002b10:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b12:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	085b      	lsrs	r3, r3, #1
 8002b20:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b2a:	0d51      	lsrs	r1, r2, #21
 8002b2c:	2280      	movs	r2, #128	@ 0x80
 8002b2e:	00d2      	lsls	r2, r2, #3
 8002b30:	400a      	ands	r2, r1
 8002b32:	4907      	ldr	r1, [pc, #28]	@ (8002b50 <I2C_TransferConfig+0x70>)
 8002b34:	430a      	orrs	r2, r1
 8002b36:	43d2      	mvns	r2, r2
 8002b38:	401a      	ands	r2, r3
 8002b3a:	0011      	movs	r1, r2
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	697a      	ldr	r2, [r7, #20]
 8002b42:	430a      	orrs	r2, r1
 8002b44:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002b46:	46c0      	nop			@ (mov r8, r8)
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	b007      	add	sp, #28
 8002b4c:	bd90      	pop	{r4, r7, pc}
 8002b4e:	46c0      	nop			@ (mov r8, r8)
 8002b50:	03ff63ff 	.word	0x03ff63ff

08002b54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2241      	movs	r2, #65	@ 0x41
 8002b62:	5c9b      	ldrb	r3, [r3, r2]
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	2b20      	cmp	r3, #32
 8002b68:	d138      	bne.n	8002bdc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2240      	movs	r2, #64	@ 0x40
 8002b6e:	5c9b      	ldrb	r3, [r3, r2]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d101      	bne.n	8002b78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e032      	b.n	8002bde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2240      	movs	r2, #64	@ 0x40
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2241      	movs	r2, #65	@ 0x41
 8002b84:	2124      	movs	r1, #36	@ 0x24
 8002b86:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2101      	movs	r1, #1
 8002b94:	438a      	bics	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4911      	ldr	r1, [pc, #68]	@ (8002be8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002ba4:	400a      	ands	r2, r1
 8002ba6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6819      	ldr	r1, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2241      	movs	r2, #65	@ 0x41
 8002bcc:	2120      	movs	r1, #32
 8002bce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2240      	movs	r2, #64	@ 0x40
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	e000      	b.n	8002bde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002bdc:	2302      	movs	r3, #2
  }
}
 8002bde:	0018      	movs	r0, r3
 8002be0:	46bd      	mov	sp, r7
 8002be2:	b002      	add	sp, #8
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	46c0      	nop			@ (mov r8, r8)
 8002be8:	ffffefff 	.word	0xffffefff

08002bec <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2241      	movs	r2, #65	@ 0x41
 8002bfa:	5c9b      	ldrb	r3, [r3, r2]
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b20      	cmp	r3, #32
 8002c00:	d139      	bne.n	8002c76 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2240      	movs	r2, #64	@ 0x40
 8002c06:	5c9b      	ldrb	r3, [r3, r2]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	e033      	b.n	8002c78 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2240      	movs	r2, #64	@ 0x40
 8002c14:	2101      	movs	r1, #1
 8002c16:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2241      	movs	r2, #65	@ 0x41
 8002c1c:	2124      	movs	r1, #36	@ 0x24
 8002c1e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	438a      	bics	r2, r1
 8002c2e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4a11      	ldr	r2, [pc, #68]	@ (8002c80 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	021b      	lsls	r3, r3, #8
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2101      	movs	r1, #1
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2241      	movs	r2, #65	@ 0x41
 8002c66:	2120      	movs	r1, #32
 8002c68:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2240      	movs	r2, #64	@ 0x40
 8002c6e:	2100      	movs	r1, #0
 8002c70:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002c72:	2300      	movs	r3, #0
 8002c74:	e000      	b.n	8002c78 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c76:	2302      	movs	r3, #2
  }
}
 8002c78:	0018      	movs	r0, r3
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	b004      	add	sp, #16
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	fffff0ff 	.word	0xfffff0ff

08002c84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b088      	sub	sp, #32
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e301      	b.n	800329a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	d100      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x1e>
 8002ca0:	e08d      	b.n	8002dbe <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002ca2:	4bc3      	ldr	r3, [pc, #780]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	220c      	movs	r2, #12
 8002ca8:	4013      	ands	r3, r2
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d00e      	beq.n	8002ccc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002cae:	4bc0      	ldr	r3, [pc, #768]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	220c      	movs	r2, #12
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	2b08      	cmp	r3, #8
 8002cb8:	d116      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x64>
 8002cba:	4bbd      	ldr	r3, [pc, #756]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	2380      	movs	r3, #128	@ 0x80
 8002cc0:	025b      	lsls	r3, r3, #9
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	2380      	movs	r3, #128	@ 0x80
 8002cc6:	025b      	lsls	r3, r3, #9
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d10d      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ccc:	4bb8      	ldr	r3, [pc, #736]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	2380      	movs	r3, #128	@ 0x80
 8002cd2:	029b      	lsls	r3, r3, #10
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	d100      	bne.n	8002cda <HAL_RCC_OscConfig+0x56>
 8002cd8:	e070      	b.n	8002dbc <HAL_RCC_OscConfig+0x138>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d000      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x60>
 8002ce2:	e06b      	b.n	8002dbc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e2d8      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d107      	bne.n	8002d00 <HAL_RCC_OscConfig+0x7c>
 8002cf0:	4baf      	ldr	r3, [pc, #700]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	4bae      	ldr	r3, [pc, #696]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002cf6:	2180      	movs	r1, #128	@ 0x80
 8002cf8:	0249      	lsls	r1, r1, #9
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	e02f      	b.n	8002d60 <HAL_RCC_OscConfig+0xdc>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10c      	bne.n	8002d22 <HAL_RCC_OscConfig+0x9e>
 8002d08:	4ba9      	ldr	r3, [pc, #676]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	4ba8      	ldr	r3, [pc, #672]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d0e:	49a9      	ldr	r1, [pc, #676]	@ (8002fb4 <HAL_RCC_OscConfig+0x330>)
 8002d10:	400a      	ands	r2, r1
 8002d12:	601a      	str	r2, [r3, #0]
 8002d14:	4ba6      	ldr	r3, [pc, #664]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	4ba5      	ldr	r3, [pc, #660]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d1a:	49a7      	ldr	r1, [pc, #668]	@ (8002fb8 <HAL_RCC_OscConfig+0x334>)
 8002d1c:	400a      	ands	r2, r1
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	e01e      	b.n	8002d60 <HAL_RCC_OscConfig+0xdc>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	2b05      	cmp	r3, #5
 8002d28:	d10e      	bne.n	8002d48 <HAL_RCC_OscConfig+0xc4>
 8002d2a:	4ba1      	ldr	r3, [pc, #644]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	4ba0      	ldr	r3, [pc, #640]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d30:	2180      	movs	r1, #128	@ 0x80
 8002d32:	02c9      	lsls	r1, r1, #11
 8002d34:	430a      	orrs	r2, r1
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	4b9d      	ldr	r3, [pc, #628]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	4b9c      	ldr	r3, [pc, #624]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d3e:	2180      	movs	r1, #128	@ 0x80
 8002d40:	0249      	lsls	r1, r1, #9
 8002d42:	430a      	orrs	r2, r1
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	e00b      	b.n	8002d60 <HAL_RCC_OscConfig+0xdc>
 8002d48:	4b99      	ldr	r3, [pc, #612]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	4b98      	ldr	r3, [pc, #608]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d4e:	4999      	ldr	r1, [pc, #612]	@ (8002fb4 <HAL_RCC_OscConfig+0x330>)
 8002d50:	400a      	ands	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	4b96      	ldr	r3, [pc, #600]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	4b95      	ldr	r3, [pc, #596]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d5a:	4997      	ldr	r1, [pc, #604]	@ (8002fb8 <HAL_RCC_OscConfig+0x334>)
 8002d5c:	400a      	ands	r2, r1
 8002d5e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d014      	beq.n	8002d92 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d68:	f7fe fe74 	bl	8001a54 <HAL_GetTick>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d70:	e008      	b.n	8002d84 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d72:	f7fe fe6f 	bl	8001a54 <HAL_GetTick>
 8002d76:	0002      	movs	r2, r0
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b64      	cmp	r3, #100	@ 0x64
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e28a      	b.n	800329a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d84:	4b8a      	ldr	r3, [pc, #552]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	2380      	movs	r3, #128	@ 0x80
 8002d8a:	029b      	lsls	r3, r3, #10
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	d0f0      	beq.n	8002d72 <HAL_RCC_OscConfig+0xee>
 8002d90:	e015      	b.n	8002dbe <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d92:	f7fe fe5f 	bl	8001a54 <HAL_GetTick>
 8002d96:	0003      	movs	r3, r0
 8002d98:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d9c:	f7fe fe5a 	bl	8001a54 <HAL_GetTick>
 8002da0:	0002      	movs	r2, r0
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b64      	cmp	r3, #100	@ 0x64
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e275      	b.n	800329a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dae:	4b80      	ldr	r3, [pc, #512]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	2380      	movs	r3, #128	@ 0x80
 8002db4:	029b      	lsls	r3, r3, #10
 8002db6:	4013      	ands	r3, r2
 8002db8:	d1f0      	bne.n	8002d9c <HAL_RCC_OscConfig+0x118>
 8002dba:	e000      	b.n	8002dbe <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	d100      	bne.n	8002dca <HAL_RCC_OscConfig+0x146>
 8002dc8:	e069      	b.n	8002e9e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002dca:	4b79      	ldr	r3, [pc, #484]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	220c      	movs	r2, #12
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	d00b      	beq.n	8002dec <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002dd4:	4b76      	ldr	r3, [pc, #472]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	220c      	movs	r2, #12
 8002dda:	4013      	ands	r3, r2
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d11c      	bne.n	8002e1a <HAL_RCC_OscConfig+0x196>
 8002de0:	4b73      	ldr	r3, [pc, #460]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	2380      	movs	r3, #128	@ 0x80
 8002de6:	025b      	lsls	r3, r3, #9
 8002de8:	4013      	ands	r3, r2
 8002dea:	d116      	bne.n	8002e1a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dec:	4b70      	ldr	r3, [pc, #448]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2202      	movs	r2, #2
 8002df2:	4013      	ands	r3, r2
 8002df4:	d005      	beq.n	8002e02 <HAL_RCC_OscConfig+0x17e>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d001      	beq.n	8002e02 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e24b      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e02:	4b6b      	ldr	r3, [pc, #428]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	22f8      	movs	r2, #248	@ 0xf8
 8002e08:	4393      	bics	r3, r2
 8002e0a:	0019      	movs	r1, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	00da      	lsls	r2, r3, #3
 8002e12:	4b67      	ldr	r3, [pc, #412]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e14:	430a      	orrs	r2, r1
 8002e16:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e18:	e041      	b.n	8002e9e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d024      	beq.n	8002e6c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e22:	4b63      	ldr	r3, [pc, #396]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	4b62      	ldr	r3, [pc, #392]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e28:	2101      	movs	r1, #1
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2e:	f7fe fe11 	bl	8001a54 <HAL_GetTick>
 8002e32:	0003      	movs	r3, r0
 8002e34:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e38:	f7fe fe0c 	bl	8001a54 <HAL_GetTick>
 8002e3c:	0002      	movs	r2, r0
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e227      	b.n	800329a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e4a:	4b59      	ldr	r3, [pc, #356]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2202      	movs	r2, #2
 8002e50:	4013      	ands	r3, r2
 8002e52:	d0f1      	beq.n	8002e38 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e54:	4b56      	ldr	r3, [pc, #344]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	22f8      	movs	r2, #248	@ 0xf8
 8002e5a:	4393      	bics	r3, r2
 8002e5c:	0019      	movs	r1, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	00da      	lsls	r2, r3, #3
 8002e64:	4b52      	ldr	r3, [pc, #328]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e66:	430a      	orrs	r2, r1
 8002e68:	601a      	str	r2, [r3, #0]
 8002e6a:	e018      	b.n	8002e9e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e6c:	4b50      	ldr	r3, [pc, #320]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4b4f      	ldr	r3, [pc, #316]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e72:	2101      	movs	r1, #1
 8002e74:	438a      	bics	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e78:	f7fe fdec 	bl	8001a54 <HAL_GetTick>
 8002e7c:	0003      	movs	r3, r0
 8002e7e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e80:	e008      	b.n	8002e94 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e82:	f7fe fde7 	bl	8001a54 <HAL_GetTick>
 8002e86:	0002      	movs	r2, r0
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d901      	bls.n	8002e94 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e202      	b.n	800329a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e94:	4b46      	ldr	r3, [pc, #280]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d1f1      	bne.n	8002e82 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2208      	movs	r2, #8
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d036      	beq.n	8002f16 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d019      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eb0:	4b3f      	ldr	r3, [pc, #252]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002eb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002eb4:	4b3e      	ldr	r3, [pc, #248]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002eb6:	2101      	movs	r1, #1
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ebc:	f7fe fdca 	bl	8001a54 <HAL_GetTick>
 8002ec0:	0003      	movs	r3, r0
 8002ec2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ec6:	f7fe fdc5 	bl	8001a54 <HAL_GetTick>
 8002eca:	0002      	movs	r2, r0
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e1e0      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed8:	4b35      	ldr	r3, [pc, #212]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002edc:	2202      	movs	r2, #2
 8002ede:	4013      	ands	r3, r2
 8002ee0:	d0f1      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x242>
 8002ee2:	e018      	b.n	8002f16 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ee4:	4b32      	ldr	r3, [pc, #200]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002ee6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ee8:	4b31      	ldr	r3, [pc, #196]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002eea:	2101      	movs	r1, #1
 8002eec:	438a      	bics	r2, r1
 8002eee:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ef0:	f7fe fdb0 	bl	8001a54 <HAL_GetTick>
 8002ef4:	0003      	movs	r3, r0
 8002ef6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002efa:	f7fe fdab 	bl	8001a54 <HAL_GetTick>
 8002efe:	0002      	movs	r2, r0
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e1c6      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f0c:	4b28      	ldr	r3, [pc, #160]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f10:	2202      	movs	r2, #2
 8002f12:	4013      	ands	r3, r2
 8002f14:	d1f1      	bne.n	8002efa <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2204      	movs	r2, #4
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	d100      	bne.n	8002f22 <HAL_RCC_OscConfig+0x29e>
 8002f20:	e0b4      	b.n	800308c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f22:	201f      	movs	r0, #31
 8002f24:	183b      	adds	r3, r7, r0
 8002f26:	2200      	movs	r2, #0
 8002f28:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f2a:	4b21      	ldr	r3, [pc, #132]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002f2c:	69da      	ldr	r2, [r3, #28]
 8002f2e:	2380      	movs	r3, #128	@ 0x80
 8002f30:	055b      	lsls	r3, r3, #21
 8002f32:	4013      	ands	r3, r2
 8002f34:	d110      	bne.n	8002f58 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f36:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002f38:	69da      	ldr	r2, [r3, #28]
 8002f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002f3c:	2180      	movs	r1, #128	@ 0x80
 8002f3e:	0549      	lsls	r1, r1, #21
 8002f40:	430a      	orrs	r2, r1
 8002f42:	61da      	str	r2, [r3, #28]
 8002f44:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002f46:	69da      	ldr	r2, [r3, #28]
 8002f48:	2380      	movs	r3, #128	@ 0x80
 8002f4a:	055b      	lsls	r3, r3, #21
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002f52:	183b      	adds	r3, r7, r0
 8002f54:	2201      	movs	r2, #1
 8002f56:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f58:	4b18      	ldr	r3, [pc, #96]	@ (8002fbc <HAL_RCC_OscConfig+0x338>)
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	2380      	movs	r3, #128	@ 0x80
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	4013      	ands	r3, r2
 8002f62:	d11a      	bne.n	8002f9a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f64:	4b15      	ldr	r3, [pc, #84]	@ (8002fbc <HAL_RCC_OscConfig+0x338>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	4b14      	ldr	r3, [pc, #80]	@ (8002fbc <HAL_RCC_OscConfig+0x338>)
 8002f6a:	2180      	movs	r1, #128	@ 0x80
 8002f6c:	0049      	lsls	r1, r1, #1
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f72:	f7fe fd6f 	bl	8001a54 <HAL_GetTick>
 8002f76:	0003      	movs	r3, r0
 8002f78:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7c:	f7fe fd6a 	bl	8001a54 <HAL_GetTick>
 8002f80:	0002      	movs	r2, r0
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	@ 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e185      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <HAL_RCC_OscConfig+0x338>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	2380      	movs	r3, #128	@ 0x80
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	4013      	ands	r3, r2
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d10e      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x33c>
 8002fa2:	4b03      	ldr	r3, [pc, #12]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002fa4:	6a1a      	ldr	r2, [r3, #32]
 8002fa6:	4b02      	ldr	r3, [pc, #8]	@ (8002fb0 <HAL_RCC_OscConfig+0x32c>)
 8002fa8:	2101      	movs	r1, #1
 8002faa:	430a      	orrs	r2, r1
 8002fac:	621a      	str	r2, [r3, #32]
 8002fae:	e035      	b.n	800301c <HAL_RCC_OscConfig+0x398>
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	fffeffff 	.word	0xfffeffff
 8002fb8:	fffbffff 	.word	0xfffbffff
 8002fbc:	40007000 	.word	0x40007000
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10c      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x35e>
 8002fc8:	4bb6      	ldr	r3, [pc, #728]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8002fca:	6a1a      	ldr	r2, [r3, #32]
 8002fcc:	4bb5      	ldr	r3, [pc, #724]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8002fce:	2101      	movs	r1, #1
 8002fd0:	438a      	bics	r2, r1
 8002fd2:	621a      	str	r2, [r3, #32]
 8002fd4:	4bb3      	ldr	r3, [pc, #716]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8002fd6:	6a1a      	ldr	r2, [r3, #32]
 8002fd8:	4bb2      	ldr	r3, [pc, #712]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8002fda:	2104      	movs	r1, #4
 8002fdc:	438a      	bics	r2, r1
 8002fde:	621a      	str	r2, [r3, #32]
 8002fe0:	e01c      	b.n	800301c <HAL_RCC_OscConfig+0x398>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	2b05      	cmp	r3, #5
 8002fe8:	d10c      	bne.n	8003004 <HAL_RCC_OscConfig+0x380>
 8002fea:	4bae      	ldr	r3, [pc, #696]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8002fec:	6a1a      	ldr	r2, [r3, #32]
 8002fee:	4bad      	ldr	r3, [pc, #692]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8002ff0:	2104      	movs	r1, #4
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	621a      	str	r2, [r3, #32]
 8002ff6:	4bab      	ldr	r3, [pc, #684]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8002ff8:	6a1a      	ldr	r2, [r3, #32]
 8002ffa:	4baa      	ldr	r3, [pc, #680]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	430a      	orrs	r2, r1
 8003000:	621a      	str	r2, [r3, #32]
 8003002:	e00b      	b.n	800301c <HAL_RCC_OscConfig+0x398>
 8003004:	4ba7      	ldr	r3, [pc, #668]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003006:	6a1a      	ldr	r2, [r3, #32]
 8003008:	4ba6      	ldr	r3, [pc, #664]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800300a:	2101      	movs	r1, #1
 800300c:	438a      	bics	r2, r1
 800300e:	621a      	str	r2, [r3, #32]
 8003010:	4ba4      	ldr	r3, [pc, #656]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003012:	6a1a      	ldr	r2, [r3, #32]
 8003014:	4ba3      	ldr	r3, [pc, #652]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003016:	2104      	movs	r1, #4
 8003018:	438a      	bics	r2, r1
 800301a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d014      	beq.n	800304e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003024:	f7fe fd16 	bl	8001a54 <HAL_GetTick>
 8003028:	0003      	movs	r3, r0
 800302a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800302c:	e009      	b.n	8003042 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800302e:	f7fe fd11 	bl	8001a54 <HAL_GetTick>
 8003032:	0002      	movs	r2, r0
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	4a9b      	ldr	r2, [pc, #620]	@ (80032a8 <HAL_RCC_OscConfig+0x624>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e12b      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003042:	4b98      	ldr	r3, [pc, #608]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	2202      	movs	r2, #2
 8003048:	4013      	ands	r3, r2
 800304a:	d0f0      	beq.n	800302e <HAL_RCC_OscConfig+0x3aa>
 800304c:	e013      	b.n	8003076 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800304e:	f7fe fd01 	bl	8001a54 <HAL_GetTick>
 8003052:	0003      	movs	r3, r0
 8003054:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003056:	e009      	b.n	800306c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003058:	f7fe fcfc 	bl	8001a54 <HAL_GetTick>
 800305c:	0002      	movs	r2, r0
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	4a91      	ldr	r2, [pc, #580]	@ (80032a8 <HAL_RCC_OscConfig+0x624>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d901      	bls.n	800306c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e116      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800306c:	4b8d      	ldr	r3, [pc, #564]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	2202      	movs	r2, #2
 8003072:	4013      	ands	r3, r2
 8003074:	d1f0      	bne.n	8003058 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003076:	231f      	movs	r3, #31
 8003078:	18fb      	adds	r3, r7, r3
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d105      	bne.n	800308c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003080:	4b88      	ldr	r3, [pc, #544]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003082:	69da      	ldr	r2, [r3, #28]
 8003084:	4b87      	ldr	r3, [pc, #540]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003086:	4989      	ldr	r1, [pc, #548]	@ (80032ac <HAL_RCC_OscConfig+0x628>)
 8003088:	400a      	ands	r2, r1
 800308a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2210      	movs	r2, #16
 8003092:	4013      	ands	r3, r2
 8003094:	d063      	beq.n	800315e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d12a      	bne.n	80030f4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800309e:	4b81      	ldr	r3, [pc, #516]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80030a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030a2:	4b80      	ldr	r3, [pc, #512]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80030a4:	2104      	movs	r1, #4
 80030a6:	430a      	orrs	r2, r1
 80030a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80030aa:	4b7e      	ldr	r3, [pc, #504]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80030ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030ae:	4b7d      	ldr	r3, [pc, #500]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80030b0:	2101      	movs	r1, #1
 80030b2:	430a      	orrs	r2, r1
 80030b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b6:	f7fe fccd 	bl	8001a54 <HAL_GetTick>
 80030ba:	0003      	movs	r3, r0
 80030bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80030c0:	f7fe fcc8 	bl	8001a54 <HAL_GetTick>
 80030c4:	0002      	movs	r2, r0
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e0e3      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80030d2:	4b74      	ldr	r3, [pc, #464]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80030d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030d6:	2202      	movs	r2, #2
 80030d8:	4013      	ands	r3, r2
 80030da:	d0f1      	beq.n	80030c0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80030dc:	4b71      	ldr	r3, [pc, #452]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80030de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030e0:	22f8      	movs	r2, #248	@ 0xf8
 80030e2:	4393      	bics	r3, r2
 80030e4:	0019      	movs	r1, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	00da      	lsls	r2, r3, #3
 80030ec:	4b6d      	ldr	r3, [pc, #436]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80030ee:	430a      	orrs	r2, r1
 80030f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80030f2:	e034      	b.n	800315e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	3305      	adds	r3, #5
 80030fa:	d111      	bne.n	8003120 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80030fc:	4b69      	ldr	r3, [pc, #420]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80030fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003100:	4b68      	ldr	r3, [pc, #416]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003102:	2104      	movs	r1, #4
 8003104:	438a      	bics	r2, r1
 8003106:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003108:	4b66      	ldr	r3, [pc, #408]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800310a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800310c:	22f8      	movs	r2, #248	@ 0xf8
 800310e:	4393      	bics	r3, r2
 8003110:	0019      	movs	r1, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	00da      	lsls	r2, r3, #3
 8003118:	4b62      	ldr	r3, [pc, #392]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800311a:	430a      	orrs	r2, r1
 800311c:	635a      	str	r2, [r3, #52]	@ 0x34
 800311e:	e01e      	b.n	800315e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003120:	4b60      	ldr	r3, [pc, #384]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003122:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003124:	4b5f      	ldr	r3, [pc, #380]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003126:	2104      	movs	r1, #4
 8003128:	430a      	orrs	r2, r1
 800312a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800312c:	4b5d      	ldr	r3, [pc, #372]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800312e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003130:	4b5c      	ldr	r3, [pc, #368]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003132:	2101      	movs	r1, #1
 8003134:	438a      	bics	r2, r1
 8003136:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003138:	f7fe fc8c 	bl	8001a54 <HAL_GetTick>
 800313c:	0003      	movs	r3, r0
 800313e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003142:	f7fe fc87 	bl	8001a54 <HAL_GetTick>
 8003146:	0002      	movs	r2, r0
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e0a2      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003154:	4b53      	ldr	r3, [pc, #332]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003158:	2202      	movs	r2, #2
 800315a:	4013      	ands	r3, r2
 800315c:	d1f1      	bne.n	8003142 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d100      	bne.n	8003168 <HAL_RCC_OscConfig+0x4e4>
 8003166:	e097      	b.n	8003298 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003168:	4b4e      	ldr	r3, [pc, #312]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	220c      	movs	r2, #12
 800316e:	4013      	ands	r3, r2
 8003170:	2b08      	cmp	r3, #8
 8003172:	d100      	bne.n	8003176 <HAL_RCC_OscConfig+0x4f2>
 8003174:	e06b      	b.n	800324e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	2b02      	cmp	r3, #2
 800317c:	d14c      	bne.n	8003218 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317e:	4b49      	ldr	r3, [pc, #292]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	4b48      	ldr	r3, [pc, #288]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003184:	494a      	ldr	r1, [pc, #296]	@ (80032b0 <HAL_RCC_OscConfig+0x62c>)
 8003186:	400a      	ands	r2, r1
 8003188:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800318a:	f7fe fc63 	bl	8001a54 <HAL_GetTick>
 800318e:	0003      	movs	r3, r0
 8003190:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003192:	e008      	b.n	80031a6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003194:	f7fe fc5e 	bl	8001a54 <HAL_GetTick>
 8003198:	0002      	movs	r2, r0
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e079      	b.n	800329a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031a6:	4b3f      	ldr	r3, [pc, #252]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	2380      	movs	r3, #128	@ 0x80
 80031ac:	049b      	lsls	r3, r3, #18
 80031ae:	4013      	ands	r3, r2
 80031b0:	d1f0      	bne.n	8003194 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031b2:	4b3c      	ldr	r3, [pc, #240]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80031b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b6:	220f      	movs	r2, #15
 80031b8:	4393      	bics	r3, r2
 80031ba:	0019      	movs	r1, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031c0:	4b38      	ldr	r3, [pc, #224]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80031c2:	430a      	orrs	r2, r1
 80031c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80031c6:	4b37      	ldr	r3, [pc, #220]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	4a3a      	ldr	r2, [pc, #232]	@ (80032b4 <HAL_RCC_OscConfig+0x630>)
 80031cc:	4013      	ands	r3, r2
 80031ce:	0019      	movs	r1, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d8:	431a      	orrs	r2, r3
 80031da:	4b32      	ldr	r3, [pc, #200]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80031dc:	430a      	orrs	r2, r1
 80031de:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031e0:	4b30      	ldr	r3, [pc, #192]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	4b2f      	ldr	r3, [pc, #188]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 80031e6:	2180      	movs	r1, #128	@ 0x80
 80031e8:	0449      	lsls	r1, r1, #17
 80031ea:	430a      	orrs	r2, r1
 80031ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ee:	f7fe fc31 	bl	8001a54 <HAL_GetTick>
 80031f2:	0003      	movs	r3, r0
 80031f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031f8:	f7fe fc2c 	bl	8001a54 <HAL_GetTick>
 80031fc:	0002      	movs	r2, r0
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e047      	b.n	800329a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800320a:	4b26      	ldr	r3, [pc, #152]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	2380      	movs	r3, #128	@ 0x80
 8003210:	049b      	lsls	r3, r3, #18
 8003212:	4013      	ands	r3, r2
 8003214:	d0f0      	beq.n	80031f8 <HAL_RCC_OscConfig+0x574>
 8003216:	e03f      	b.n	8003298 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003218:	4b22      	ldr	r3, [pc, #136]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	4b21      	ldr	r3, [pc, #132]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800321e:	4924      	ldr	r1, [pc, #144]	@ (80032b0 <HAL_RCC_OscConfig+0x62c>)
 8003220:	400a      	ands	r2, r1
 8003222:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003224:	f7fe fc16 	bl	8001a54 <HAL_GetTick>
 8003228:	0003      	movs	r3, r0
 800322a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800322e:	f7fe fc11 	bl	8001a54 <HAL_GetTick>
 8003232:	0002      	movs	r2, r0
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e02c      	b.n	800329a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003240:	4b18      	ldr	r3, [pc, #96]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	2380      	movs	r3, #128	@ 0x80
 8003246:	049b      	lsls	r3, r3, #18
 8003248:	4013      	ands	r3, r2
 800324a:	d1f0      	bne.n	800322e <HAL_RCC_OscConfig+0x5aa>
 800324c:	e024      	b.n	8003298 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d101      	bne.n	800325a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e01f      	b.n	800329a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800325a:	4b12      	ldr	r3, [pc, #72]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003260:	4b10      	ldr	r3, [pc, #64]	@ (80032a4 <HAL_RCC_OscConfig+0x620>)
 8003262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003264:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	2380      	movs	r3, #128	@ 0x80
 800326a:	025b      	lsls	r3, r3, #9
 800326c:	401a      	ands	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003272:	429a      	cmp	r2, r3
 8003274:	d10e      	bne.n	8003294 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	220f      	movs	r2, #15
 800327a:	401a      	ands	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003280:	429a      	cmp	r2, r3
 8003282:	d107      	bne.n	8003294 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003284:	697a      	ldr	r2, [r7, #20]
 8003286:	23f0      	movs	r3, #240	@ 0xf0
 8003288:	039b      	lsls	r3, r3, #14
 800328a:	401a      	ands	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003290:	429a      	cmp	r2, r3
 8003292:	d001      	beq.n	8003298 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	0018      	movs	r0, r3
 800329c:	46bd      	mov	sp, r7
 800329e:	b008      	add	sp, #32
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	46c0      	nop			@ (mov r8, r8)
 80032a4:	40021000 	.word	0x40021000
 80032a8:	00001388 	.word	0x00001388
 80032ac:	efffffff 	.word	0xefffffff
 80032b0:	feffffff 	.word	0xfeffffff
 80032b4:	ffc2ffff 	.word	0xffc2ffff

080032b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e0b3      	b.n	8003434 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032cc:	4b5b      	ldr	r3, [pc, #364]	@ (800343c <HAL_RCC_ClockConfig+0x184>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2201      	movs	r2, #1
 80032d2:	4013      	ands	r3, r2
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d911      	bls.n	80032fe <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032da:	4b58      	ldr	r3, [pc, #352]	@ (800343c <HAL_RCC_ClockConfig+0x184>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2201      	movs	r2, #1
 80032e0:	4393      	bics	r3, r2
 80032e2:	0019      	movs	r1, r3
 80032e4:	4b55      	ldr	r3, [pc, #340]	@ (800343c <HAL_RCC_ClockConfig+0x184>)
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ec:	4b53      	ldr	r3, [pc, #332]	@ (800343c <HAL_RCC_ClockConfig+0x184>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2201      	movs	r2, #1
 80032f2:	4013      	ands	r3, r2
 80032f4:	683a      	ldr	r2, [r7, #0]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d001      	beq.n	80032fe <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e09a      	b.n	8003434 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2202      	movs	r2, #2
 8003304:	4013      	ands	r3, r2
 8003306:	d015      	beq.n	8003334 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2204      	movs	r2, #4
 800330e:	4013      	ands	r3, r2
 8003310:	d006      	beq.n	8003320 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003312:	4b4b      	ldr	r3, [pc, #300]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	4b4a      	ldr	r3, [pc, #296]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 8003318:	21e0      	movs	r1, #224	@ 0xe0
 800331a:	00c9      	lsls	r1, r1, #3
 800331c:	430a      	orrs	r2, r1
 800331e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003320:	4b47      	ldr	r3, [pc, #284]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	22f0      	movs	r2, #240	@ 0xf0
 8003326:	4393      	bics	r3, r2
 8003328:	0019      	movs	r1, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	4b44      	ldr	r3, [pc, #272]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 8003330:	430a      	orrs	r2, r1
 8003332:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2201      	movs	r2, #1
 800333a:	4013      	ands	r3, r2
 800333c:	d040      	beq.n	80033c0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d107      	bne.n	8003356 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003346:	4b3e      	ldr	r3, [pc, #248]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	2380      	movs	r3, #128	@ 0x80
 800334c:	029b      	lsls	r3, r3, #10
 800334e:	4013      	ands	r3, r2
 8003350:	d114      	bne.n	800337c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e06e      	b.n	8003434 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b02      	cmp	r3, #2
 800335c:	d107      	bne.n	800336e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800335e:	4b38      	ldr	r3, [pc, #224]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	2380      	movs	r3, #128	@ 0x80
 8003364:	049b      	lsls	r3, r3, #18
 8003366:	4013      	ands	r3, r2
 8003368:	d108      	bne.n	800337c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e062      	b.n	8003434 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800336e:	4b34      	ldr	r3, [pc, #208]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2202      	movs	r2, #2
 8003374:	4013      	ands	r3, r2
 8003376:	d101      	bne.n	800337c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e05b      	b.n	8003434 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800337c:	4b30      	ldr	r3, [pc, #192]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2203      	movs	r2, #3
 8003382:	4393      	bics	r3, r2
 8003384:	0019      	movs	r1, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	4b2d      	ldr	r3, [pc, #180]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 800338c:	430a      	orrs	r2, r1
 800338e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003390:	f7fe fb60 	bl	8001a54 <HAL_GetTick>
 8003394:	0003      	movs	r3, r0
 8003396:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003398:	e009      	b.n	80033ae <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800339a:	f7fe fb5b 	bl	8001a54 <HAL_GetTick>
 800339e:	0002      	movs	r2, r0
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	4a27      	ldr	r2, [pc, #156]	@ (8003444 <HAL_RCC_ClockConfig+0x18c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e042      	b.n	8003434 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ae:	4b24      	ldr	r3, [pc, #144]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	220c      	movs	r2, #12
 80033b4:	401a      	ands	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	429a      	cmp	r2, r3
 80033be:	d1ec      	bne.n	800339a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033c0:	4b1e      	ldr	r3, [pc, #120]	@ (800343c <HAL_RCC_ClockConfig+0x184>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2201      	movs	r2, #1
 80033c6:	4013      	ands	r3, r2
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d211      	bcs.n	80033f2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ce:	4b1b      	ldr	r3, [pc, #108]	@ (800343c <HAL_RCC_ClockConfig+0x184>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2201      	movs	r2, #1
 80033d4:	4393      	bics	r3, r2
 80033d6:	0019      	movs	r1, r3
 80033d8:	4b18      	ldr	r3, [pc, #96]	@ (800343c <HAL_RCC_ClockConfig+0x184>)
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033e0:	4b16      	ldr	r3, [pc, #88]	@ (800343c <HAL_RCC_ClockConfig+0x184>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2201      	movs	r2, #1
 80033e6:	4013      	ands	r3, r2
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d001      	beq.n	80033f2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e020      	b.n	8003434 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2204      	movs	r2, #4
 80033f8:	4013      	ands	r3, r2
 80033fa:	d009      	beq.n	8003410 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033fc:	4b10      	ldr	r3, [pc, #64]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	4a11      	ldr	r2, [pc, #68]	@ (8003448 <HAL_RCC_ClockConfig+0x190>)
 8003402:	4013      	ands	r3, r2
 8003404:	0019      	movs	r1, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	4b0d      	ldr	r3, [pc, #52]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 800340c:	430a      	orrs	r2, r1
 800340e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003410:	f000 f820 	bl	8003454 <HAL_RCC_GetSysClockFreq>
 8003414:	0001      	movs	r1, r0
 8003416:	4b0a      	ldr	r3, [pc, #40]	@ (8003440 <HAL_RCC_ClockConfig+0x188>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	091b      	lsrs	r3, r3, #4
 800341c:	220f      	movs	r2, #15
 800341e:	4013      	ands	r3, r2
 8003420:	4a0a      	ldr	r2, [pc, #40]	@ (800344c <HAL_RCC_ClockConfig+0x194>)
 8003422:	5cd3      	ldrb	r3, [r2, r3]
 8003424:	000a      	movs	r2, r1
 8003426:	40da      	lsrs	r2, r3
 8003428:	4b09      	ldr	r3, [pc, #36]	@ (8003450 <HAL_RCC_ClockConfig+0x198>)
 800342a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800342c:	2000      	movs	r0, #0
 800342e:	f7fe facb 	bl	80019c8 <HAL_InitTick>
  
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	0018      	movs	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	b004      	add	sp, #16
 800343a:	bd80      	pop	{r7, pc}
 800343c:	40022000 	.word	0x40022000
 8003440:	40021000 	.word	0x40021000
 8003444:	00001388 	.word	0x00001388
 8003448:	fffff8ff 	.word	0xfffff8ff
 800344c:	080044dc 	.word	0x080044dc
 8003450:	20000000 	.word	0x20000000

08003454 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800345a:	2300      	movs	r3, #0
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	2300      	movs	r3, #0
 8003460:	60bb      	str	r3, [r7, #8]
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	2300      	movs	r3, #0
 8003468:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800346a:	2300      	movs	r3, #0
 800346c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800346e:	4b20      	ldr	r3, [pc, #128]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	220c      	movs	r2, #12
 8003478:	4013      	ands	r3, r2
 800347a:	2b04      	cmp	r3, #4
 800347c:	d002      	beq.n	8003484 <HAL_RCC_GetSysClockFreq+0x30>
 800347e:	2b08      	cmp	r3, #8
 8003480:	d003      	beq.n	800348a <HAL_RCC_GetSysClockFreq+0x36>
 8003482:	e02c      	b.n	80034de <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003484:	4b1b      	ldr	r3, [pc, #108]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003486:	613b      	str	r3, [r7, #16]
      break;
 8003488:	e02c      	b.n	80034e4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	0c9b      	lsrs	r3, r3, #18
 800348e:	220f      	movs	r2, #15
 8003490:	4013      	ands	r3, r2
 8003492:	4a19      	ldr	r2, [pc, #100]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003494:	5cd3      	ldrb	r3, [r2, r3]
 8003496:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003498:	4b15      	ldr	r3, [pc, #84]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800349a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349c:	220f      	movs	r2, #15
 800349e:	4013      	ands	r3, r2
 80034a0:	4a16      	ldr	r2, [pc, #88]	@ (80034fc <HAL_RCC_GetSysClockFreq+0xa8>)
 80034a2:	5cd3      	ldrb	r3, [r2, r3]
 80034a4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	2380      	movs	r3, #128	@ 0x80
 80034aa:	025b      	lsls	r3, r3, #9
 80034ac:	4013      	ands	r3, r2
 80034ae:	d009      	beq.n	80034c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80034b0:	68b9      	ldr	r1, [r7, #8]
 80034b2:	4810      	ldr	r0, [pc, #64]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034b4:	f7fc fe28 	bl	8000108 <__udivsi3>
 80034b8:	0003      	movs	r3, r0
 80034ba:	001a      	movs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4353      	muls	r3, r2
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	e009      	b.n	80034d8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80034c4:	6879      	ldr	r1, [r7, #4]
 80034c6:	000a      	movs	r2, r1
 80034c8:	0152      	lsls	r2, r2, #5
 80034ca:	1a52      	subs	r2, r2, r1
 80034cc:	0193      	lsls	r3, r2, #6
 80034ce:	1a9b      	subs	r3, r3, r2
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	185b      	adds	r3, r3, r1
 80034d4:	021b      	lsls	r3, r3, #8
 80034d6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	613b      	str	r3, [r7, #16]
      break;
 80034dc:	e002      	b.n	80034e4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80034de:	4b05      	ldr	r3, [pc, #20]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034e0:	613b      	str	r3, [r7, #16]
      break;
 80034e2:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80034e4:	693b      	ldr	r3, [r7, #16]
}
 80034e6:	0018      	movs	r0, r3
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b006      	add	sp, #24
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	46c0      	nop			@ (mov r8, r8)
 80034f0:	40021000 	.word	0x40021000
 80034f4:	007a1200 	.word	0x007a1200
 80034f8:	080044ec 	.word	0x080044ec
 80034fc:	080044fc 	.word	0x080044fc

08003500 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	2380      	movs	r3, #128	@ 0x80
 8003516:	025b      	lsls	r3, r3, #9
 8003518:	4013      	ands	r3, r2
 800351a:	d100      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800351c:	e08e      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800351e:	2017      	movs	r0, #23
 8003520:	183b      	adds	r3, r7, r0
 8003522:	2200      	movs	r2, #0
 8003524:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003526:	4b5f      	ldr	r3, [pc, #380]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003528:	69da      	ldr	r2, [r3, #28]
 800352a:	2380      	movs	r3, #128	@ 0x80
 800352c:	055b      	lsls	r3, r3, #21
 800352e:	4013      	ands	r3, r2
 8003530:	d110      	bne.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003532:	4b5c      	ldr	r3, [pc, #368]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003534:	69da      	ldr	r2, [r3, #28]
 8003536:	4b5b      	ldr	r3, [pc, #364]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003538:	2180      	movs	r1, #128	@ 0x80
 800353a:	0549      	lsls	r1, r1, #21
 800353c:	430a      	orrs	r2, r1
 800353e:	61da      	str	r2, [r3, #28]
 8003540:	4b58      	ldr	r3, [pc, #352]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003542:	69da      	ldr	r2, [r3, #28]
 8003544:	2380      	movs	r3, #128	@ 0x80
 8003546:	055b      	lsls	r3, r3, #21
 8003548:	4013      	ands	r3, r2
 800354a:	60bb      	str	r3, [r7, #8]
 800354c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800354e:	183b      	adds	r3, r7, r0
 8003550:	2201      	movs	r2, #1
 8003552:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003554:	4b54      	ldr	r3, [pc, #336]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	2380      	movs	r3, #128	@ 0x80
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	4013      	ands	r3, r2
 800355e:	d11a      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003560:	4b51      	ldr	r3, [pc, #324]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4b50      	ldr	r3, [pc, #320]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003566:	2180      	movs	r1, #128	@ 0x80
 8003568:	0049      	lsls	r1, r1, #1
 800356a:	430a      	orrs	r2, r1
 800356c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800356e:	f7fe fa71 	bl	8001a54 <HAL_GetTick>
 8003572:	0003      	movs	r3, r0
 8003574:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003576:	e008      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003578:	f7fe fa6c 	bl	8001a54 <HAL_GetTick>
 800357c:	0002      	movs	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b64      	cmp	r3, #100	@ 0x64
 8003584:	d901      	bls.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e087      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358a:	4b47      	ldr	r3, [pc, #284]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	2380      	movs	r3, #128	@ 0x80
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	4013      	ands	r3, r2
 8003594:	d0f0      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003596:	4b43      	ldr	r3, [pc, #268]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003598:	6a1a      	ldr	r2, [r3, #32]
 800359a:	23c0      	movs	r3, #192	@ 0xc0
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4013      	ands	r3, r2
 80035a0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d034      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	23c0      	movs	r3, #192	@ 0xc0
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4013      	ands	r3, r2
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d02c      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035b8:	4b3a      	ldr	r3, [pc, #232]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	4a3b      	ldr	r2, [pc, #236]	@ (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035be:	4013      	ands	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035c2:	4b38      	ldr	r3, [pc, #224]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80035c4:	6a1a      	ldr	r2, [r3, #32]
 80035c6:	4b37      	ldr	r3, [pc, #220]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80035c8:	2180      	movs	r1, #128	@ 0x80
 80035ca:	0249      	lsls	r1, r1, #9
 80035cc:	430a      	orrs	r2, r1
 80035ce:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035d0:	4b34      	ldr	r3, [pc, #208]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80035d2:	6a1a      	ldr	r2, [r3, #32]
 80035d4:	4b33      	ldr	r3, [pc, #204]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80035d6:	4936      	ldr	r1, [pc, #216]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80035d8:	400a      	ands	r2, r1
 80035da:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035dc:	4b31      	ldr	r3, [pc, #196]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2201      	movs	r2, #1
 80035e6:	4013      	ands	r3, r2
 80035e8:	d013      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ea:	f7fe fa33 	bl	8001a54 <HAL_GetTick>
 80035ee:	0003      	movs	r3, r0
 80035f0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035f2:	e009      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035f4:	f7fe fa2e 	bl	8001a54 <HAL_GetTick>
 80035f8:	0002      	movs	r2, r0
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	4a2d      	ldr	r2, [pc, #180]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d901      	bls.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e048      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003608:	4b26      	ldr	r3, [pc, #152]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	2202      	movs	r2, #2
 800360e:	4013      	ands	r3, r2
 8003610:	d0f0      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003612:	4b24      	ldr	r3, [pc, #144]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	4a25      	ldr	r2, [pc, #148]	@ (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003618:	4013      	ands	r3, r2
 800361a:	0019      	movs	r1, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	4b20      	ldr	r3, [pc, #128]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003622:	430a      	orrs	r2, r1
 8003624:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003626:	2317      	movs	r3, #23
 8003628:	18fb      	adds	r3, r7, r3
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d105      	bne.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003630:	4b1c      	ldr	r3, [pc, #112]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003632:	69da      	ldr	r2, [r3, #28]
 8003634:	4b1b      	ldr	r3, [pc, #108]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003636:	4920      	ldr	r1, [pc, #128]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003638:	400a      	ands	r2, r1
 800363a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2201      	movs	r2, #1
 8003642:	4013      	ands	r3, r2
 8003644:	d009      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003646:	4b17      	ldr	r3, [pc, #92]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364a:	2203      	movs	r2, #3
 800364c:	4393      	bics	r3, r2
 800364e:	0019      	movs	r1, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	4b13      	ldr	r3, [pc, #76]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003656:	430a      	orrs	r2, r1
 8003658:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2220      	movs	r2, #32
 8003660:	4013      	ands	r3, r2
 8003662:	d009      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003664:	4b0f      	ldr	r3, [pc, #60]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003668:	2210      	movs	r2, #16
 800366a:	4393      	bics	r3, r2
 800366c:	0019      	movs	r1, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	4b0c      	ldr	r3, [pc, #48]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003674:	430a      	orrs	r2, r1
 8003676:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	2380      	movs	r3, #128	@ 0x80
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	4013      	ands	r3, r2
 8003682:	d009      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003684:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003688:	2240      	movs	r2, #64	@ 0x40
 800368a:	4393      	bics	r3, r2
 800368c:	0019      	movs	r1, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	691a      	ldr	r2, [r3, #16]
 8003692:	4b04      	ldr	r3, [pc, #16]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003694:	430a      	orrs	r2, r1
 8003696:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	0018      	movs	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	b006      	add	sp, #24
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	46c0      	nop			@ (mov r8, r8)
 80036a4:	40021000 	.word	0x40021000
 80036a8:	40007000 	.word	0x40007000
 80036ac:	fffffcff 	.word	0xfffffcff
 80036b0:	fffeffff 	.word	0xfffeffff
 80036b4:	00001388 	.word	0x00001388
 80036b8:	efffffff 	.word	0xefffffff

080036bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e042      	b.n	8003754 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	223d      	movs	r2, #61	@ 0x3d
 80036d2:	5c9b      	ldrb	r3, [r3, r2]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d107      	bne.n	80036ea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	223c      	movs	r2, #60	@ 0x3c
 80036de:	2100      	movs	r1, #0
 80036e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	0018      	movs	r0, r3
 80036e6:	f7fe f887 	bl	80017f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	223d      	movs	r2, #61	@ 0x3d
 80036ee:	2102      	movs	r1, #2
 80036f0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3304      	adds	r3, #4
 80036fa:	0019      	movs	r1, r3
 80036fc:	0010      	movs	r0, r2
 80036fe:	f000 fb5b 	bl	8003db8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2246      	movs	r2, #70	@ 0x46
 8003706:	2101      	movs	r1, #1
 8003708:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	223e      	movs	r2, #62	@ 0x3e
 800370e:	2101      	movs	r1, #1
 8003710:	5499      	strb	r1, [r3, r2]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	223f      	movs	r2, #63	@ 0x3f
 8003716:	2101      	movs	r1, #1
 8003718:	5499      	strb	r1, [r3, r2]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2240      	movs	r2, #64	@ 0x40
 800371e:	2101      	movs	r1, #1
 8003720:	5499      	strb	r1, [r3, r2]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2241      	movs	r2, #65	@ 0x41
 8003726:	2101      	movs	r1, #1
 8003728:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2242      	movs	r2, #66	@ 0x42
 800372e:	2101      	movs	r1, #1
 8003730:	5499      	strb	r1, [r3, r2]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2243      	movs	r2, #67	@ 0x43
 8003736:	2101      	movs	r1, #1
 8003738:	5499      	strb	r1, [r3, r2]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2244      	movs	r2, #68	@ 0x44
 800373e:	2101      	movs	r1, #1
 8003740:	5499      	strb	r1, [r3, r2]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2245      	movs	r2, #69	@ 0x45
 8003746:	2101      	movs	r1, #1
 8003748:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	223d      	movs	r2, #61	@ 0x3d
 800374e:	2101      	movs	r1, #1
 8003750:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	0018      	movs	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	b002      	add	sp, #8
 800375a:	bd80      	pop	{r7, pc}

0800375c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	223d      	movs	r2, #61	@ 0x3d
 8003768:	5c9b      	ldrb	r3, [r3, r2]
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b01      	cmp	r3, #1
 800376e:	d001      	beq.n	8003774 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e03b      	b.n	80037ec <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	223d      	movs	r2, #61	@ 0x3d
 8003778:	2102      	movs	r1, #2
 800377a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68da      	ldr	r2, [r3, #12]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2101      	movs	r1, #1
 8003788:	430a      	orrs	r2, r1
 800378a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a18      	ldr	r2, [pc, #96]	@ (80037f4 <HAL_TIM_Base_Start_IT+0x98>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d00f      	beq.n	80037b6 <HAL_TIM_Base_Start_IT+0x5a>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	2380      	movs	r3, #128	@ 0x80
 800379c:	05db      	lsls	r3, r3, #23
 800379e:	429a      	cmp	r2, r3
 80037a0:	d009      	beq.n	80037b6 <HAL_TIM_Base_Start_IT+0x5a>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a14      	ldr	r2, [pc, #80]	@ (80037f8 <HAL_TIM_Base_Start_IT+0x9c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d004      	beq.n	80037b6 <HAL_TIM_Base_Start_IT+0x5a>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a12      	ldr	r2, [pc, #72]	@ (80037fc <HAL_TIM_Base_Start_IT+0xa0>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d111      	bne.n	80037da <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2207      	movs	r2, #7
 80037be:	4013      	ands	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2b06      	cmp	r3, #6
 80037c6:	d010      	beq.n	80037ea <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2101      	movs	r1, #1
 80037d4:	430a      	orrs	r2, r1
 80037d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d8:	e007      	b.n	80037ea <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2101      	movs	r1, #1
 80037e6:	430a      	orrs	r2, r1
 80037e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	0018      	movs	r0, r3
 80037ee:	46bd      	mov	sp, r7
 80037f0:	b004      	add	sp, #16
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	40012c00 	.word	0x40012c00
 80037f8:	40000400 	.word	0x40000400
 80037fc:	40014000 	.word	0x40014000

08003800 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e042      	b.n	8003898 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	223d      	movs	r2, #61	@ 0x3d
 8003816:	5c9b      	ldrb	r3, [r3, r2]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d107      	bne.n	800382e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	223c      	movs	r2, #60	@ 0x3c
 8003822:	2100      	movs	r1, #0
 8003824:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	0018      	movs	r0, r3
 800382a:	f7fd ffc7 	bl	80017bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	223d      	movs	r2, #61	@ 0x3d
 8003832:	2102      	movs	r1, #2
 8003834:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3304      	adds	r3, #4
 800383e:	0019      	movs	r1, r3
 8003840:	0010      	movs	r0, r2
 8003842:	f000 fab9 	bl	8003db8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2246      	movs	r2, #70	@ 0x46
 800384a:	2101      	movs	r1, #1
 800384c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	223e      	movs	r2, #62	@ 0x3e
 8003852:	2101      	movs	r1, #1
 8003854:	5499      	strb	r1, [r3, r2]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	223f      	movs	r2, #63	@ 0x3f
 800385a:	2101      	movs	r1, #1
 800385c:	5499      	strb	r1, [r3, r2]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2240      	movs	r2, #64	@ 0x40
 8003862:	2101      	movs	r1, #1
 8003864:	5499      	strb	r1, [r3, r2]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2241      	movs	r2, #65	@ 0x41
 800386a:	2101      	movs	r1, #1
 800386c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2242      	movs	r2, #66	@ 0x42
 8003872:	2101      	movs	r1, #1
 8003874:	5499      	strb	r1, [r3, r2]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2243      	movs	r2, #67	@ 0x43
 800387a:	2101      	movs	r1, #1
 800387c:	5499      	strb	r1, [r3, r2]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2244      	movs	r2, #68	@ 0x44
 8003882:	2101      	movs	r1, #1
 8003884:	5499      	strb	r1, [r3, r2]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2245      	movs	r2, #69	@ 0x45
 800388a:	2101      	movs	r1, #1
 800388c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	223d      	movs	r2, #61	@ 0x3d
 8003892:	2101      	movs	r1, #1
 8003894:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	0018      	movs	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	b002      	add	sp, #8
 800389e:	bd80      	pop	{r7, pc}

080038a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d108      	bne.n	80038c2 <HAL_TIM_PWM_Start+0x22>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	223e      	movs	r2, #62	@ 0x3e
 80038b4:	5c9b      	ldrb	r3, [r3, r2]
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	3b01      	subs	r3, #1
 80038ba:	1e5a      	subs	r2, r3, #1
 80038bc:	4193      	sbcs	r3, r2
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	e01f      	b.n	8003902 <HAL_TIM_PWM_Start+0x62>
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d108      	bne.n	80038da <HAL_TIM_PWM_Start+0x3a>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	223f      	movs	r2, #63	@ 0x3f
 80038cc:	5c9b      	ldrb	r3, [r3, r2]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	3b01      	subs	r3, #1
 80038d2:	1e5a      	subs	r2, r3, #1
 80038d4:	4193      	sbcs	r3, r2
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	e013      	b.n	8003902 <HAL_TIM_PWM_Start+0x62>
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d108      	bne.n	80038f2 <HAL_TIM_PWM_Start+0x52>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2240      	movs	r2, #64	@ 0x40
 80038e4:	5c9b      	ldrb	r3, [r3, r2]
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	3b01      	subs	r3, #1
 80038ea:	1e5a      	subs	r2, r3, #1
 80038ec:	4193      	sbcs	r3, r2
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	e007      	b.n	8003902 <HAL_TIM_PWM_Start+0x62>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2241      	movs	r2, #65	@ 0x41
 80038f6:	5c9b      	ldrb	r3, [r3, r2]
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	3b01      	subs	r3, #1
 80038fc:	1e5a      	subs	r2, r3, #1
 80038fe:	4193      	sbcs	r3, r2
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e074      	b.n	80039f4 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d104      	bne.n	800391a <HAL_TIM_PWM_Start+0x7a>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	223e      	movs	r2, #62	@ 0x3e
 8003914:	2102      	movs	r1, #2
 8003916:	5499      	strb	r1, [r3, r2]
 8003918:	e013      	b.n	8003942 <HAL_TIM_PWM_Start+0xa2>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	2b04      	cmp	r3, #4
 800391e:	d104      	bne.n	800392a <HAL_TIM_PWM_Start+0x8a>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	223f      	movs	r2, #63	@ 0x3f
 8003924:	2102      	movs	r1, #2
 8003926:	5499      	strb	r1, [r3, r2]
 8003928:	e00b      	b.n	8003942 <HAL_TIM_PWM_Start+0xa2>
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	2b08      	cmp	r3, #8
 800392e:	d104      	bne.n	800393a <HAL_TIM_PWM_Start+0x9a>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2240      	movs	r2, #64	@ 0x40
 8003934:	2102      	movs	r1, #2
 8003936:	5499      	strb	r1, [r3, r2]
 8003938:	e003      	b.n	8003942 <HAL_TIM_PWM_Start+0xa2>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2241      	movs	r2, #65	@ 0x41
 800393e:	2102      	movs	r1, #2
 8003940:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6839      	ldr	r1, [r7, #0]
 8003948:	2201      	movs	r2, #1
 800394a:	0018      	movs	r0, r3
 800394c:	f000 fcbe 	bl	80042cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a29      	ldr	r2, [pc, #164]	@ (80039fc <HAL_TIM_PWM_Start+0x15c>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00e      	beq.n	8003978 <HAL_TIM_PWM_Start+0xd8>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a28      	ldr	r2, [pc, #160]	@ (8003a00 <HAL_TIM_PWM_Start+0x160>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d009      	beq.n	8003978 <HAL_TIM_PWM_Start+0xd8>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a26      	ldr	r2, [pc, #152]	@ (8003a04 <HAL_TIM_PWM_Start+0x164>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d004      	beq.n	8003978 <HAL_TIM_PWM_Start+0xd8>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a25      	ldr	r2, [pc, #148]	@ (8003a08 <HAL_TIM_PWM_Start+0x168>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d101      	bne.n	800397c <HAL_TIM_PWM_Start+0xdc>
 8003978:	2301      	movs	r3, #1
 800397a:	e000      	b.n	800397e <HAL_TIM_PWM_Start+0xde>
 800397c:	2300      	movs	r3, #0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d008      	beq.n	8003994 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2180      	movs	r1, #128	@ 0x80
 800398e:	0209      	lsls	r1, r1, #8
 8003990:	430a      	orrs	r2, r1
 8003992:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a18      	ldr	r2, [pc, #96]	@ (80039fc <HAL_TIM_PWM_Start+0x15c>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d00f      	beq.n	80039be <HAL_TIM_PWM_Start+0x11e>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	2380      	movs	r3, #128	@ 0x80
 80039a4:	05db      	lsls	r3, r3, #23
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d009      	beq.n	80039be <HAL_TIM_PWM_Start+0x11e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a17      	ldr	r2, [pc, #92]	@ (8003a0c <HAL_TIM_PWM_Start+0x16c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d004      	beq.n	80039be <HAL_TIM_PWM_Start+0x11e>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a11      	ldr	r2, [pc, #68]	@ (8003a00 <HAL_TIM_PWM_Start+0x160>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d111      	bne.n	80039e2 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2207      	movs	r2, #7
 80039c6:	4013      	ands	r3, r2
 80039c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2b06      	cmp	r3, #6
 80039ce:	d010      	beq.n	80039f2 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2101      	movs	r1, #1
 80039dc:	430a      	orrs	r2, r1
 80039de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e0:	e007      	b.n	80039f2 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2101      	movs	r1, #1
 80039ee:	430a      	orrs	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	0018      	movs	r0, r3
 80039f6:	46bd      	mov	sp, r7
 80039f8:	b004      	add	sp, #16
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40012c00 	.word	0x40012c00
 8003a00:	40014000 	.word	0x40014000
 8003a04:	40014400 	.word	0x40014400
 8003a08:	40014800 	.word	0x40014800
 8003a0c:	40000400 	.word	0x40000400

08003a10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	d021      	beq.n	8003a74 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2202      	movs	r2, #2
 8003a34:	4013      	ands	r3, r2
 8003a36:	d01d      	beq.n	8003a74 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2203      	movs	r2, #3
 8003a3e:	4252      	negs	r2, r2
 8003a40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2201      	movs	r2, #1
 8003a46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	2203      	movs	r2, #3
 8003a50:	4013      	ands	r3, r2
 8003a52:	d004      	beq.n	8003a5e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	0018      	movs	r0, r3
 8003a58:	f000 f996 	bl	8003d88 <HAL_TIM_IC_CaptureCallback>
 8003a5c:	e007      	b.n	8003a6e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	0018      	movs	r0, r3
 8003a62:	f000 f989 	bl	8003d78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f000 f995 	bl	8003d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2204      	movs	r2, #4
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d022      	beq.n	8003ac2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2204      	movs	r2, #4
 8003a80:	4013      	ands	r3, r2
 8003a82:	d01e      	beq.n	8003ac2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2205      	movs	r2, #5
 8003a8a:	4252      	negs	r2, r2
 8003a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2202      	movs	r2, #2
 8003a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	699a      	ldr	r2, [r3, #24]
 8003a9a:	23c0      	movs	r3, #192	@ 0xc0
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	d004      	beq.n	8003aac <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	0018      	movs	r0, r3
 8003aa6:	f000 f96f 	bl	8003d88 <HAL_TIM_IC_CaptureCallback>
 8003aaa:	e007      	b.n	8003abc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	0018      	movs	r0, r3
 8003ab0:	f000 f962 	bl	8003d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f000 f96e 	bl	8003d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	2208      	movs	r2, #8
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d021      	beq.n	8003b0e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2208      	movs	r2, #8
 8003ace:	4013      	ands	r3, r2
 8003ad0:	d01d      	beq.n	8003b0e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2209      	movs	r2, #9
 8003ad8:	4252      	negs	r2, r2
 8003ada:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2204      	movs	r2, #4
 8003ae0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	69db      	ldr	r3, [r3, #28]
 8003ae8:	2203      	movs	r2, #3
 8003aea:	4013      	ands	r3, r2
 8003aec:	d004      	beq.n	8003af8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	0018      	movs	r0, r3
 8003af2:	f000 f949 	bl	8003d88 <HAL_TIM_IC_CaptureCallback>
 8003af6:	e007      	b.n	8003b08 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	0018      	movs	r0, r3
 8003afc:	f000 f93c 	bl	8003d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	0018      	movs	r0, r3
 8003b04:	f000 f948 	bl	8003d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	2210      	movs	r2, #16
 8003b12:	4013      	ands	r3, r2
 8003b14:	d022      	beq.n	8003b5c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2210      	movs	r2, #16
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	d01e      	beq.n	8003b5c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2211      	movs	r2, #17
 8003b24:	4252      	negs	r2, r2
 8003b26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2208      	movs	r2, #8
 8003b2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	69da      	ldr	r2, [r3, #28]
 8003b34:	23c0      	movs	r3, #192	@ 0xc0
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4013      	ands	r3, r2
 8003b3a:	d004      	beq.n	8003b46 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f000 f922 	bl	8003d88 <HAL_TIM_IC_CaptureCallback>
 8003b44:	e007      	b.n	8003b56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f000 f915 	bl	8003d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	0018      	movs	r0, r3
 8003b52:	f000 f921 	bl	8003d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	4013      	ands	r3, r2
 8003b62:	d00c      	beq.n	8003b7e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2201      	movs	r2, #1
 8003b68:	4013      	ands	r3, r2
 8003b6a:	d008      	beq.n	8003b7e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2202      	movs	r2, #2
 8003b72:	4252      	negs	r2, r2
 8003b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	0018      	movs	r0, r3
 8003b7a:	f7fd fd3f 	bl	80015fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	2280      	movs	r2, #128	@ 0x80
 8003b82:	4013      	ands	r3, r2
 8003b84:	d00c      	beq.n	8003ba0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2280      	movs	r2, #128	@ 0x80
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	d008      	beq.n	8003ba0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2281      	movs	r2, #129	@ 0x81
 8003b94:	4252      	negs	r2, r2
 8003b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	f000 fc20 	bl	80043e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2240      	movs	r2, #64	@ 0x40
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	d00c      	beq.n	8003bc2 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2240      	movs	r2, #64	@ 0x40
 8003bac:	4013      	ands	r3, r2
 8003bae:	d008      	beq.n	8003bc2 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2241      	movs	r2, #65	@ 0x41
 8003bb6:	4252      	negs	r2, r2
 8003bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	f000 f8f3 	bl	8003da8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	d00c      	beq.n	8003be4 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	4013      	ands	r3, r2
 8003bd0:	d008      	beq.n	8003be4 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2221      	movs	r2, #33	@ 0x21
 8003bd8:	4252      	negs	r2, r2
 8003bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	0018      	movs	r0, r3
 8003be0:	f000 fbf6 	bl	80043d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003be4:	46c0      	nop			@ (mov r8, r8)
 8003be6:	46bd      	mov	sp, r7
 8003be8:	b004      	add	sp, #16
 8003bea:	bd80      	pop	{r7, pc}

08003bec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf8:	2317      	movs	r3, #23
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	223c      	movs	r2, #60	@ 0x3c
 8003c04:	5c9b      	ldrb	r3, [r3, r2]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d101      	bne.n	8003c0e <HAL_TIM_PWM_ConfigChannel+0x22>
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	e0ad      	b.n	8003d6a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	223c      	movs	r2, #60	@ 0x3c
 8003c12:	2101      	movs	r1, #1
 8003c14:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b0c      	cmp	r3, #12
 8003c1a:	d100      	bne.n	8003c1e <HAL_TIM_PWM_ConfigChannel+0x32>
 8003c1c:	e076      	b.n	8003d0c <HAL_TIM_PWM_ConfigChannel+0x120>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b0c      	cmp	r3, #12
 8003c22:	d900      	bls.n	8003c26 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003c24:	e095      	b.n	8003d52 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2b08      	cmp	r3, #8
 8003c2a:	d04e      	beq.n	8003cca <HAL_TIM_PWM_ConfigChannel+0xde>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d900      	bls.n	8003c34 <HAL_TIM_PWM_ConfigChannel+0x48>
 8003c32:	e08e      	b.n	8003d52 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <HAL_TIM_PWM_ConfigChannel+0x56>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2b04      	cmp	r3, #4
 8003c3e:	d021      	beq.n	8003c84 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003c40:	e087      	b.n	8003d52 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68ba      	ldr	r2, [r7, #8]
 8003c48:	0011      	movs	r1, r2
 8003c4a:	0018      	movs	r0, r3
 8003c4c:	f000 f942 	bl	8003ed4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	699a      	ldr	r2, [r3, #24]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2108      	movs	r1, #8
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699a      	ldr	r2, [r3, #24]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2104      	movs	r1, #4
 8003c6c:	438a      	bics	r2, r1
 8003c6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	6999      	ldr	r1, [r3, #24]
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	691a      	ldr	r2, [r3, #16]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	619a      	str	r2, [r3, #24]
      break;
 8003c82:	e06b      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68ba      	ldr	r2, [r7, #8]
 8003c8a:	0011      	movs	r1, r2
 8003c8c:	0018      	movs	r0, r3
 8003c8e:	f000 f9a9 	bl	8003fe4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	699a      	ldr	r2, [r3, #24]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2180      	movs	r1, #128	@ 0x80
 8003c9e:	0109      	lsls	r1, r1, #4
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	699a      	ldr	r2, [r3, #24]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4931      	ldr	r1, [pc, #196]	@ (8003d74 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003cb0:	400a      	ands	r2, r1
 8003cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	6999      	ldr	r1, [r3, #24]
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	021a      	lsls	r2, r3, #8
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	619a      	str	r2, [r3, #24]
      break;
 8003cc8:	e048      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	0011      	movs	r1, r2
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	f000 fa0a 	bl	80040ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	69da      	ldr	r2, [r3, #28]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2108      	movs	r1, #8
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	69da      	ldr	r2, [r3, #28]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2104      	movs	r1, #4
 8003cf4:	438a      	bics	r2, r1
 8003cf6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	69d9      	ldr	r1, [r3, #28]
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	691a      	ldr	r2, [r3, #16]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	61da      	str	r2, [r3, #28]
      break;
 8003d0a:	e027      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68ba      	ldr	r2, [r7, #8]
 8003d12:	0011      	movs	r1, r2
 8003d14:	0018      	movs	r0, r3
 8003d16:	f000 fa6f 	bl	80041f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69da      	ldr	r2, [r3, #28]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2180      	movs	r1, #128	@ 0x80
 8003d26:	0109      	lsls	r1, r1, #4
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	69da      	ldr	r2, [r3, #28]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	490f      	ldr	r1, [pc, #60]	@ (8003d74 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003d38:	400a      	ands	r2, r1
 8003d3a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	69d9      	ldr	r1, [r3, #28]
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	021a      	lsls	r2, r3, #8
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	61da      	str	r2, [r3, #28]
      break;
 8003d50:	e004      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8003d52:	2317      	movs	r3, #23
 8003d54:	18fb      	adds	r3, r7, r3
 8003d56:	2201      	movs	r2, #1
 8003d58:	701a      	strb	r2, [r3, #0]
      break;
 8003d5a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	223c      	movs	r2, #60	@ 0x3c
 8003d60:	2100      	movs	r1, #0
 8003d62:	5499      	strb	r1, [r3, r2]

  return status;
 8003d64:	2317      	movs	r3, #23
 8003d66:	18fb      	adds	r3, r7, r3
 8003d68:	781b      	ldrb	r3, [r3, #0]
}
 8003d6a:	0018      	movs	r0, r3
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	b006      	add	sp, #24
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	46c0      	nop			@ (mov r8, r8)
 8003d74:	fffffbff 	.word	0xfffffbff

08003d78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d80:	46c0      	nop			@ (mov r8, r8)
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b002      	add	sp, #8
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d90:	46c0      	nop			@ (mov r8, r8)
 8003d92:	46bd      	mov	sp, r7
 8003d94:	b002      	add	sp, #8
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003da0:	46c0      	nop			@ (mov r8, r8)
 8003da2:	46bd      	mov	sp, r7
 8003da4:	b002      	add	sp, #8
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003db0:	46c0      	nop			@ (mov r8, r8)
 8003db2:	46bd      	mov	sp, r7
 8003db4:	b002      	add	sp, #8
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a3b      	ldr	r2, [pc, #236]	@ (8003eb8 <TIM_Base_SetConfig+0x100>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d008      	beq.n	8003de2 <TIM_Base_SetConfig+0x2a>
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	2380      	movs	r3, #128	@ 0x80
 8003dd4:	05db      	lsls	r3, r3, #23
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d003      	beq.n	8003de2 <TIM_Base_SetConfig+0x2a>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a37      	ldr	r2, [pc, #220]	@ (8003ebc <TIM_Base_SetConfig+0x104>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d108      	bne.n	8003df4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2270      	movs	r2, #112	@ 0x70
 8003de6:	4393      	bics	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a30      	ldr	r2, [pc, #192]	@ (8003eb8 <TIM_Base_SetConfig+0x100>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d018      	beq.n	8003e2e <TIM_Base_SetConfig+0x76>
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	2380      	movs	r3, #128	@ 0x80
 8003e00:	05db      	lsls	r3, r3, #23
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d013      	beq.n	8003e2e <TIM_Base_SetConfig+0x76>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a2c      	ldr	r2, [pc, #176]	@ (8003ebc <TIM_Base_SetConfig+0x104>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00f      	beq.n	8003e2e <TIM_Base_SetConfig+0x76>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a2b      	ldr	r2, [pc, #172]	@ (8003ec0 <TIM_Base_SetConfig+0x108>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d00b      	beq.n	8003e2e <TIM_Base_SetConfig+0x76>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a2a      	ldr	r2, [pc, #168]	@ (8003ec4 <TIM_Base_SetConfig+0x10c>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d007      	beq.n	8003e2e <TIM_Base_SetConfig+0x76>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a29      	ldr	r2, [pc, #164]	@ (8003ec8 <TIM_Base_SetConfig+0x110>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d003      	beq.n	8003e2e <TIM_Base_SetConfig+0x76>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a28      	ldr	r2, [pc, #160]	@ (8003ecc <TIM_Base_SetConfig+0x114>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d108      	bne.n	8003e40 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	4a27      	ldr	r2, [pc, #156]	@ (8003ed0 <TIM_Base_SetConfig+0x118>)
 8003e32:	4013      	ands	r3, r2
 8003e34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2280      	movs	r2, #128	@ 0x80
 8003e44:	4393      	bics	r3, r2
 8003e46:	001a      	movs	r2, r3
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a13      	ldr	r2, [pc, #76]	@ (8003eb8 <TIM_Base_SetConfig+0x100>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d00b      	beq.n	8003e86 <TIM_Base_SetConfig+0xce>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a14      	ldr	r2, [pc, #80]	@ (8003ec4 <TIM_Base_SetConfig+0x10c>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d007      	beq.n	8003e86 <TIM_Base_SetConfig+0xce>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a13      	ldr	r2, [pc, #76]	@ (8003ec8 <TIM_Base_SetConfig+0x110>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d003      	beq.n	8003e86 <TIM_Base_SetConfig+0xce>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a12      	ldr	r2, [pc, #72]	@ (8003ecc <TIM_Base_SetConfig+0x114>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d103      	bne.n	8003e8e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	691a      	ldr	r2, [r3, #16]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d106      	bne.n	8003eae <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	4393      	bics	r3, r2
 8003ea8:	001a      	movs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	611a      	str	r2, [r3, #16]
  }
}
 8003eae:	46c0      	nop			@ (mov r8, r8)
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	b004      	add	sp, #16
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	46c0      	nop			@ (mov r8, r8)
 8003eb8:	40012c00 	.word	0x40012c00
 8003ebc:	40000400 	.word	0x40000400
 8003ec0:	40002000 	.word	0x40002000
 8003ec4:	40014000 	.word	0x40014000
 8003ec8:	40014400 	.word	0x40014400
 8003ecc:	40014800 	.word	0x40014800
 8003ed0:	fffffcff 	.word	0xfffffcff

08003ed4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4393      	bics	r3, r2
 8003eec:	001a      	movs	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2270      	movs	r2, #112	@ 0x70
 8003f02:	4393      	bics	r3, r2
 8003f04:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2203      	movs	r2, #3
 8003f0a:	4393      	bics	r3, r2
 8003f0c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	4393      	bics	r3, r2
 8003f1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a27      	ldr	r2, [pc, #156]	@ (8003fcc <TIM_OC1_SetConfig+0xf8>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00b      	beq.n	8003f4a <TIM_OC1_SetConfig+0x76>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a26      	ldr	r2, [pc, #152]	@ (8003fd0 <TIM_OC1_SetConfig+0xfc>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d007      	beq.n	8003f4a <TIM_OC1_SetConfig+0x76>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a25      	ldr	r2, [pc, #148]	@ (8003fd4 <TIM_OC1_SetConfig+0x100>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d003      	beq.n	8003f4a <TIM_OC1_SetConfig+0x76>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a24      	ldr	r2, [pc, #144]	@ (8003fd8 <TIM_OC1_SetConfig+0x104>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d10c      	bne.n	8003f64 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2208      	movs	r2, #8
 8003f4e:	4393      	bics	r3, r2
 8003f50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	2204      	movs	r2, #4
 8003f60:	4393      	bics	r3, r2
 8003f62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a19      	ldr	r2, [pc, #100]	@ (8003fcc <TIM_OC1_SetConfig+0xf8>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d00b      	beq.n	8003f84 <TIM_OC1_SetConfig+0xb0>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a18      	ldr	r2, [pc, #96]	@ (8003fd0 <TIM_OC1_SetConfig+0xfc>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d007      	beq.n	8003f84 <TIM_OC1_SetConfig+0xb0>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a17      	ldr	r2, [pc, #92]	@ (8003fd4 <TIM_OC1_SetConfig+0x100>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d003      	beq.n	8003f84 <TIM_OC1_SetConfig+0xb0>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a16      	ldr	r2, [pc, #88]	@ (8003fd8 <TIM_OC1_SetConfig+0x104>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d111      	bne.n	8003fa8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	4a15      	ldr	r2, [pc, #84]	@ (8003fdc <TIM_OC1_SetConfig+0x108>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	4a14      	ldr	r2, [pc, #80]	@ (8003fe0 <TIM_OC1_SetConfig+0x10c>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	695b      	ldr	r3, [r3, #20]
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	621a      	str	r2, [r3, #32]
}
 8003fc2:	46c0      	nop			@ (mov r8, r8)
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	b006      	add	sp, #24
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	46c0      	nop			@ (mov r8, r8)
 8003fcc:	40012c00 	.word	0x40012c00
 8003fd0:	40014000 	.word	0x40014000
 8003fd4:	40014400 	.word	0x40014400
 8003fd8:	40014800 	.word	0x40014800
 8003fdc:	fffffeff 	.word	0xfffffeff
 8003fe0:	fffffdff 	.word	0xfffffdff

08003fe4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
 8003ff2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	2210      	movs	r2, #16
 8003ffa:	4393      	bics	r3, r2
 8003ffc:	001a      	movs	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4a2e      	ldr	r2, [pc, #184]	@ (80040cc <TIM_OC2_SetConfig+0xe8>)
 8004012:	4013      	ands	r3, r2
 8004014:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	4a2d      	ldr	r2, [pc, #180]	@ (80040d0 <TIM_OC2_SetConfig+0xec>)
 800401a:	4013      	ands	r3, r2
 800401c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	4313      	orrs	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2220      	movs	r2, #32
 800402e:	4393      	bics	r3, r2
 8004030:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4313      	orrs	r3, r2
 800403c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a24      	ldr	r2, [pc, #144]	@ (80040d4 <TIM_OC2_SetConfig+0xf0>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d10d      	bne.n	8004062 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	2280      	movs	r2, #128	@ 0x80
 800404a:	4393      	bics	r3, r2
 800404c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	697a      	ldr	r2, [r7, #20]
 8004056:	4313      	orrs	r3, r2
 8004058:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	2240      	movs	r2, #64	@ 0x40
 800405e:	4393      	bics	r3, r2
 8004060:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a1b      	ldr	r2, [pc, #108]	@ (80040d4 <TIM_OC2_SetConfig+0xf0>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d00b      	beq.n	8004082 <TIM_OC2_SetConfig+0x9e>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a1a      	ldr	r2, [pc, #104]	@ (80040d8 <TIM_OC2_SetConfig+0xf4>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d007      	beq.n	8004082 <TIM_OC2_SetConfig+0x9e>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a19      	ldr	r2, [pc, #100]	@ (80040dc <TIM_OC2_SetConfig+0xf8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d003      	beq.n	8004082 <TIM_OC2_SetConfig+0x9e>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a18      	ldr	r2, [pc, #96]	@ (80040e0 <TIM_OC2_SetConfig+0xfc>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d113      	bne.n	80040aa <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	4a17      	ldr	r2, [pc, #92]	@ (80040e4 <TIM_OC2_SetConfig+0x100>)
 8004086:	4013      	ands	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	4a16      	ldr	r2, [pc, #88]	@ (80040e8 <TIM_OC2_SetConfig+0x104>)
 800408e:	4013      	ands	r3, r2
 8004090:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	693a      	ldr	r2, [r7, #16]
 800409a:	4313      	orrs	r3, r2
 800409c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	621a      	str	r2, [r3, #32]
}
 80040c4:	46c0      	nop			@ (mov r8, r8)
 80040c6:	46bd      	mov	sp, r7
 80040c8:	b006      	add	sp, #24
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	ffff8fff 	.word	0xffff8fff
 80040d0:	fffffcff 	.word	0xfffffcff
 80040d4:	40012c00 	.word	0x40012c00
 80040d8:	40014000 	.word	0x40014000
 80040dc:	40014400 	.word	0x40014400
 80040e0:	40014800 	.word	0x40014800
 80040e4:	fffffbff 	.word	0xfffffbff
 80040e8:	fffff7ff 	.word	0xfffff7ff

080040ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	4a33      	ldr	r2, [pc, #204]	@ (80041d0 <TIM_OC3_SetConfig+0xe4>)
 8004102:	401a      	ands	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2270      	movs	r2, #112	@ 0x70
 8004118:	4393      	bics	r3, r2
 800411a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2203      	movs	r2, #3
 8004120:	4393      	bics	r3, r2
 8004122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	4313      	orrs	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	4a28      	ldr	r2, [pc, #160]	@ (80041d4 <TIM_OC3_SetConfig+0xe8>)
 8004132:	4013      	ands	r3, r2
 8004134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	021b      	lsls	r3, r3, #8
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	4313      	orrs	r3, r2
 8004140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a24      	ldr	r2, [pc, #144]	@ (80041d8 <TIM_OC3_SetConfig+0xec>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d10d      	bne.n	8004166 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	4a23      	ldr	r2, [pc, #140]	@ (80041dc <TIM_OC3_SetConfig+0xf0>)
 800414e:	4013      	ands	r3, r2
 8004150:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	021b      	lsls	r3, r3, #8
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	4313      	orrs	r3, r2
 800415c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	4a1f      	ldr	r2, [pc, #124]	@ (80041e0 <TIM_OC3_SetConfig+0xf4>)
 8004162:	4013      	ands	r3, r2
 8004164:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a1b      	ldr	r2, [pc, #108]	@ (80041d8 <TIM_OC3_SetConfig+0xec>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d00b      	beq.n	8004186 <TIM_OC3_SetConfig+0x9a>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a1c      	ldr	r2, [pc, #112]	@ (80041e4 <TIM_OC3_SetConfig+0xf8>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d007      	beq.n	8004186 <TIM_OC3_SetConfig+0x9a>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a1b      	ldr	r2, [pc, #108]	@ (80041e8 <TIM_OC3_SetConfig+0xfc>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d003      	beq.n	8004186 <TIM_OC3_SetConfig+0x9a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a1a      	ldr	r2, [pc, #104]	@ (80041ec <TIM_OC3_SetConfig+0x100>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d113      	bne.n	80041ae <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	4a19      	ldr	r2, [pc, #100]	@ (80041f0 <TIM_OC3_SetConfig+0x104>)
 800418a:	4013      	ands	r3, r2
 800418c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	4a18      	ldr	r2, [pc, #96]	@ (80041f4 <TIM_OC3_SetConfig+0x108>)
 8004192:	4013      	ands	r3, r2
 8004194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4313      	orrs	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	011b      	lsls	r3, r3, #4
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	621a      	str	r2, [r3, #32]
}
 80041c8:	46c0      	nop			@ (mov r8, r8)
 80041ca:	46bd      	mov	sp, r7
 80041cc:	b006      	add	sp, #24
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	fffffeff 	.word	0xfffffeff
 80041d4:	fffffdff 	.word	0xfffffdff
 80041d8:	40012c00 	.word	0x40012c00
 80041dc:	fffff7ff 	.word	0xfffff7ff
 80041e0:	fffffbff 	.word	0xfffffbff
 80041e4:	40014000 	.word	0x40014000
 80041e8:	40014400 	.word	0x40014400
 80041ec:	40014800 	.word	0x40014800
 80041f0:	ffffefff 	.word	0xffffefff
 80041f4:	ffffdfff 	.word	0xffffdfff

080041f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a1b      	ldr	r3, [r3, #32]
 8004206:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a1b      	ldr	r3, [r3, #32]
 800420c:	4a26      	ldr	r2, [pc, #152]	@ (80042a8 <TIM_OC4_SetConfig+0xb0>)
 800420e:	401a      	ands	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4a22      	ldr	r2, [pc, #136]	@ (80042ac <TIM_OC4_SetConfig+0xb4>)
 8004224:	4013      	ands	r3, r2
 8004226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	4a21      	ldr	r2, [pc, #132]	@ (80042b0 <TIM_OC4_SetConfig+0xb8>)
 800422c:	4013      	ands	r3, r2
 800422e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	4313      	orrs	r3, r2
 800423a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	4a1d      	ldr	r2, [pc, #116]	@ (80042b4 <TIM_OC4_SetConfig+0xbc>)
 8004240:	4013      	ands	r3, r2
 8004242:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	031b      	lsls	r3, r3, #12
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	4313      	orrs	r3, r2
 800424e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a19      	ldr	r2, [pc, #100]	@ (80042b8 <TIM_OC4_SetConfig+0xc0>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d00b      	beq.n	8004270 <TIM_OC4_SetConfig+0x78>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a18      	ldr	r2, [pc, #96]	@ (80042bc <TIM_OC4_SetConfig+0xc4>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d007      	beq.n	8004270 <TIM_OC4_SetConfig+0x78>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a17      	ldr	r2, [pc, #92]	@ (80042c0 <TIM_OC4_SetConfig+0xc8>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d003      	beq.n	8004270 <TIM_OC4_SetConfig+0x78>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a16      	ldr	r2, [pc, #88]	@ (80042c4 <TIM_OC4_SetConfig+0xcc>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d109      	bne.n	8004284 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	4a15      	ldr	r2, [pc, #84]	@ (80042c8 <TIM_OC4_SetConfig+0xd0>)
 8004274:	4013      	ands	r3, r2
 8004276:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	019b      	lsls	r3, r3, #6
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	4313      	orrs	r3, r2
 8004282:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	621a      	str	r2, [r3, #32]
}
 800429e:	46c0      	nop			@ (mov r8, r8)
 80042a0:	46bd      	mov	sp, r7
 80042a2:	b006      	add	sp, #24
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	46c0      	nop			@ (mov r8, r8)
 80042a8:	ffffefff 	.word	0xffffefff
 80042ac:	ffff8fff 	.word	0xffff8fff
 80042b0:	fffffcff 	.word	0xfffffcff
 80042b4:	ffffdfff 	.word	0xffffdfff
 80042b8:	40012c00 	.word	0x40012c00
 80042bc:	40014000 	.word	0x40014000
 80042c0:	40014400 	.word	0x40014400
 80042c4:	40014800 	.word	0x40014800
 80042c8:	ffffbfff 	.word	0xffffbfff

080042cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	221f      	movs	r2, #31
 80042dc:	4013      	ands	r3, r2
 80042de:	2201      	movs	r2, #1
 80042e0:	409a      	lsls	r2, r3
 80042e2:	0013      	movs	r3, r2
 80042e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	43d2      	mvns	r2, r2
 80042ee:	401a      	ands	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a1a      	ldr	r2, [r3, #32]
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	211f      	movs	r1, #31
 80042fc:	400b      	ands	r3, r1
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4099      	lsls	r1, r3
 8004302:	000b      	movs	r3, r1
 8004304:	431a      	orrs	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	621a      	str	r2, [r3, #32]
}
 800430a:	46c0      	nop			@ (mov r8, r8)
 800430c:	46bd      	mov	sp, r7
 800430e:	b006      	add	sp, #24
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	223c      	movs	r2, #60	@ 0x3c
 8004322:	5c9b      	ldrb	r3, [r3, r2]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d101      	bne.n	800432c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004328:	2302      	movs	r3, #2
 800432a:	e047      	b.n	80043bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	223c      	movs	r2, #60	@ 0x3c
 8004330:	2101      	movs	r1, #1
 8004332:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	223d      	movs	r2, #61	@ 0x3d
 8004338:	2102      	movs	r1, #2
 800433a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2270      	movs	r2, #112	@ 0x70
 8004350:	4393      	bics	r3, r2
 8004352:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	4313      	orrs	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a16      	ldr	r2, [pc, #88]	@ (80043c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00f      	beq.n	8004390 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2380      	movs	r3, #128	@ 0x80
 8004376:	05db      	lsls	r3, r3, #23
 8004378:	429a      	cmp	r2, r3
 800437a:	d009      	beq.n	8004390 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a11      	ldr	r2, [pc, #68]	@ (80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d004      	beq.n	8004390 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a10      	ldr	r2, [pc, #64]	@ (80043cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d10c      	bne.n	80043aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2280      	movs	r2, #128	@ 0x80
 8004394:	4393      	bics	r3, r2
 8004396:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	4313      	orrs	r3, r2
 80043a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68ba      	ldr	r2, [r7, #8]
 80043a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	223d      	movs	r2, #61	@ 0x3d
 80043ae:	2101      	movs	r1, #1
 80043b0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	223c      	movs	r2, #60	@ 0x3c
 80043b6:	2100      	movs	r1, #0
 80043b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	0018      	movs	r0, r3
 80043be:	46bd      	mov	sp, r7
 80043c0:	b004      	add	sp, #16
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40012c00 	.word	0x40012c00
 80043c8:	40000400 	.word	0x40000400
 80043cc:	40014000 	.word	0x40014000

080043d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043d8:	46c0      	nop			@ (mov r8, r8)
 80043da:	46bd      	mov	sp, r7
 80043dc:	b002      	add	sp, #8
 80043de:	bd80      	pop	{r7, pc}

080043e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043e8:	46c0      	nop			@ (mov r8, r8)
 80043ea:	46bd      	mov	sp, r7
 80043ec:	b002      	add	sp, #8
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <memset>:
 80043f0:	0003      	movs	r3, r0
 80043f2:	1882      	adds	r2, r0, r2
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d100      	bne.n	80043fa <memset+0xa>
 80043f8:	4770      	bx	lr
 80043fa:	7019      	strb	r1, [r3, #0]
 80043fc:	3301      	adds	r3, #1
 80043fe:	e7f9      	b.n	80043f4 <memset+0x4>

08004400 <__libc_init_array>:
 8004400:	b570      	push	{r4, r5, r6, lr}
 8004402:	2600      	movs	r6, #0
 8004404:	4c0c      	ldr	r4, [pc, #48]	@ (8004438 <__libc_init_array+0x38>)
 8004406:	4d0d      	ldr	r5, [pc, #52]	@ (800443c <__libc_init_array+0x3c>)
 8004408:	1b64      	subs	r4, r4, r5
 800440a:	10a4      	asrs	r4, r4, #2
 800440c:	42a6      	cmp	r6, r4
 800440e:	d109      	bne.n	8004424 <__libc_init_array+0x24>
 8004410:	2600      	movs	r6, #0
 8004412:	f000 f819 	bl	8004448 <_init>
 8004416:	4c0a      	ldr	r4, [pc, #40]	@ (8004440 <__libc_init_array+0x40>)
 8004418:	4d0a      	ldr	r5, [pc, #40]	@ (8004444 <__libc_init_array+0x44>)
 800441a:	1b64      	subs	r4, r4, r5
 800441c:	10a4      	asrs	r4, r4, #2
 800441e:	42a6      	cmp	r6, r4
 8004420:	d105      	bne.n	800442e <__libc_init_array+0x2e>
 8004422:	bd70      	pop	{r4, r5, r6, pc}
 8004424:	00b3      	lsls	r3, r6, #2
 8004426:	58eb      	ldr	r3, [r5, r3]
 8004428:	4798      	blx	r3
 800442a:	3601      	adds	r6, #1
 800442c:	e7ee      	b.n	800440c <__libc_init_array+0xc>
 800442e:	00b3      	lsls	r3, r6, #2
 8004430:	58eb      	ldr	r3, [r5, r3]
 8004432:	4798      	blx	r3
 8004434:	3601      	adds	r6, #1
 8004436:	e7f2      	b.n	800441e <__libc_init_array+0x1e>
 8004438:	0800450c 	.word	0x0800450c
 800443c:	0800450c 	.word	0x0800450c
 8004440:	08004510 	.word	0x08004510
 8004444:	0800450c 	.word	0x0800450c

08004448 <_init>:
 8004448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800444a:	46c0      	nop			@ (mov r8, r8)
 800444c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800444e:	bc08      	pop	{r3}
 8004450:	469e      	mov	lr, r3
 8004452:	4770      	bx	lr

08004454 <_fini>:
 8004454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004456:	46c0      	nop			@ (mov r8, r8)
 8004458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800445a:	bc08      	pop	{r3}
 800445c:	469e      	mov	lr, r3
 800445e:	4770      	bx	lr
