<stg><name>mq_meta_table<ap_uint<64>, 2048></name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:8 %specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln197"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i64 %meta_table_value_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln204"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i16 %meta_table_next_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln204"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i1 %meta_table_valid, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln204"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i1 %meta_table_isTail, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln204"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:13 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %mq_metaReqFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %br_ln208 = br i1 %tmp_i, void %mq_meta_table<ap_uint<64>, 2048>.exit, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
if.then.i:0 %mq_metaReqFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %mq_metaReqFifo

]]></Node>
<StgValue><ssdm name="mq_metaReqFifo_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="256">
<![CDATA[
if.then.i:1 %req_idx_V = trunc i256 %mq_metaReqFifo_read

]]></Node>
<StgValue><ssdm name="req_idx_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %req_entry_value_V = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %mq_metaReqFifo_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="req_entry_value_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %req_entry_next_V = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %mq_metaReqFifo_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="req_entry_next_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.then.i:4 %req_entry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 144

]]></Node>
<StgValue><ssdm name="req_entry_valid"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.then.i:5 %req_entry_isTail = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 152

]]></Node>
<StgValue><ssdm name="req_entry_isTail"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.then.i:6 %req_write = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 192

]]></Node>
<StgValue><ssdm name="req_write"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.then.i:7 %req_append = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 200

]]></Node>
<StgValue><ssdm name="req_append"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="11">
<![CDATA[
if.then.i:8 %zext_ln541 = zext i11 %req_idx_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:9 %meta_table_next_V_addr = getelementptr i16 %meta_table_next_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="meta_table_next_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:10 %meta_table_isTail_addr = getelementptr i1 %meta_table_isTail, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="meta_table_isTail_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:11 %br_ln211 = br i1 %req_write, void %if.else.i, void %if.then3.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:0 %br_ln215 = br i1 %req_append, void %if.else15.i, void %if.then6.i

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else15.i:0 %meta_table_value_V_addr_1 = getelementptr i64 %meta_table_value_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="meta_table_value_V_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else15.i:1 %meta_table_valid_addr_1 = getelementptr i1 %meta_table_valid, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="meta_table_valid_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
if.else15.i:2 %meta_table_value_V_load = load i11 %meta_table_value_V_addr_1

]]></Node>
<StgValue><ssdm name="meta_table_value_V_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="11">
<![CDATA[
if.else15.i:3 %meta_table_next_V_load = load i11 %meta_table_next_V_addr

]]></Node>
<StgValue><ssdm name="meta_table_next_V_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="11">
<![CDATA[
if.else15.i:4 %meta_table_valid_load = load i11 %meta_table_valid_addr_1

]]></Node>
<StgValue><ssdm name="meta_table_valid_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="11">
<![CDATA[
if.else15.i:5 %meta_table_isTail_load = load i11 %meta_table_isTail_addr

]]></Node>
<StgValue><ssdm name="meta_table_isTail_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
if.then6.i:0 %store_ln217 = store i16 %req_entry_next_V, i11 %meta_table_next_V_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
if.then6.i:1 %store_ln218 = store i1 0, i11 %meta_table_isTail_addr

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i:2 %br_ln219 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln0 = br void %if.end19.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then3.i:0 %meta_table_value_V_addr = getelementptr i64 %meta_table_value_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="meta_table_value_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then3.i:1 %meta_table_valid_addr = getelementptr i1 %meta_table_valid, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="meta_table_valid_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
if.then3.i:2 %store_ln213 = store i64 %req_entry_value_V, i11 %meta_table_value_V_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
if.then3.i:3 %store_ln213 = store i16 %req_entry_next_V, i11 %meta_table_next_V_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
if.then3.i:4 %store_ln213 = store i1 %req_entry_valid, i11 %meta_table_valid_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
if.then3.i:5 %store_ln213 = store i1 %req_entry_isTail, i11 %meta_table_isTail_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.then3.i:6 %br_ln214 = br void %if.end19.i

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
if.end19.i:0 %br_ln225 = br void %mq_meta_table<ap_uint<64>, 2048>.exit

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
if.else15.i:2 %meta_table_value_V_load = load i11 %meta_table_value_V_addr_1

]]></Node>
<StgValue><ssdm name="meta_table_value_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="11">
<![CDATA[
if.else15.i:3 %meta_table_next_V_load = load i11 %meta_table_next_V_addr

]]></Node>
<StgValue><ssdm name="meta_table_next_V_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="11">
<![CDATA[
if.else15.i:4 %meta_table_valid_load = load i11 %meta_table_valid_addr_1

]]></Node>
<StgValue><ssdm name="meta_table_valid_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="11">
<![CDATA[
if.else15.i:5 %meta_table_isTail_load = load i11 %meta_table_isTail_addr

]]></Node>
<StgValue><ssdm name="meta_table_isTail_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="89" op_0_bw="89" op_1_bw="1" op_2_bw="7" op_3_bw="1" op_4_bw="16" op_5_bw="64">
<![CDATA[
if.else15.i:6 %tmp_134_i = bitconcatenate i89 @_ssdm_op_BitConcatenate.i89.i1.i7.i1.i16.i64, i1 %meta_table_isTail_load, i7 0, i1 %meta_table_valid_load, i16 %meta_table_next_V_load, i64 %meta_table_value_V_load

]]></Node>
<StgValue><ssdm name="tmp_134_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="89">
<![CDATA[
if.else15.i:7 %zext_ln223 = zext i89 %tmp_134_i

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.else15.i:8 %write_ln223 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %mq_metaRspFifo, i128 %zext_ln223

]]></Node>
<StgValue><ssdm name="write_ln223"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="req_write" val="0"/>
<literal name="req_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
if.else15.i:9 %br_ln0 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
mq_meta_table<ap_uint<64>, 2048>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="mq_metaReqFifo" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="mq_metaReqFifo"/></StgValue>
</port>
<port id="65" name="meta_table_value_V" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="meta_table_value_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="meta_table_next_V" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="meta_table_next_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="meta_table_valid" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="meta_table_valid"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="meta_table_isTail" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="meta_table_isTail"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="mq_metaRspFifo" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="mq_metaRspFifo"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="3">
</dataflow>
<dataflow id="72" from="mq_metaReqFifo" to="specinterface_ln0" fromId="64" toId="3">
</dataflow>
<dataflow id="74" from="empty_5" to="specinterface_ln0" fromId="73" toId="3">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="77" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="79" from="empty_6" to="specinterface_ln0" fromId="78" toId="3">
</dataflow>
<dataflow id="80" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="81" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="82" from="empty_6" to="specinterface_ln0" fromId="78" toId="3">
</dataflow>
<dataflow id="83" from="empty_6" to="specinterface_ln0" fromId="78" toId="3">
</dataflow>
<dataflow id="84" from="empty_6" to="specinterface_ln0" fromId="78" toId="3">
</dataflow>
<dataflow id="85" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="86" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="87" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="88" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="89" from="empty_6" to="specinterface_ln0" fromId="78" toId="3">
</dataflow>
<dataflow id="90" from="empty_6" to="specinterface_ln0" fromId="78" toId="3">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="3">
</dataflow>
<dataflow id="93" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="3">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="4">
</dataflow>
<dataflow id="95" from="mq_metaReqFifo" to="specinterface_ln0" fromId="64" toId="4">
</dataflow>
<dataflow id="96" from="empty_5" to="specinterface_ln0" fromId="73" toId="4">
</dataflow>
<dataflow id="97" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="98" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="99" from="empty_6" to="specinterface_ln0" fromId="78" toId="4">
</dataflow>
<dataflow id="100" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="101" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="102" from="empty_6" to="specinterface_ln0" fromId="78" toId="4">
</dataflow>
<dataflow id="103" from="empty_6" to="specinterface_ln0" fromId="78" toId="4">
</dataflow>
<dataflow id="104" from="empty_6" to="specinterface_ln0" fromId="78" toId="4">
</dataflow>
<dataflow id="105" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="106" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="107" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="108" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="109" from="empty_6" to="specinterface_ln0" fromId="78" toId="4">
</dataflow>
<dataflow id="110" from="empty_6" to="specinterface_ln0" fromId="78" toId="4">
</dataflow>
<dataflow id="111" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="4">
</dataflow>
<dataflow id="112" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="4">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="5">
</dataflow>
<dataflow id="114" from="mq_metaReqFifo" to="specinterface_ln0" fromId="64" toId="5">
</dataflow>
<dataflow id="115" from="empty_5" to="specinterface_ln0" fromId="73" toId="5">
</dataflow>
<dataflow id="116" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="117" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="118" from="empty_6" to="specinterface_ln0" fromId="78" toId="5">
</dataflow>
<dataflow id="119" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="120" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="121" from="empty_6" to="specinterface_ln0" fromId="78" toId="5">
</dataflow>
<dataflow id="122" from="empty_6" to="specinterface_ln0" fromId="78" toId="5">
</dataflow>
<dataflow id="123" from="empty_6" to="specinterface_ln0" fromId="78" toId="5">
</dataflow>
<dataflow id="124" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="125" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="126" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="127" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="128" from="empty_6" to="specinterface_ln0" fromId="78" toId="5">
</dataflow>
<dataflow id="129" from="empty_6" to="specinterface_ln0" fromId="78" toId="5">
</dataflow>
<dataflow id="130" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="5">
</dataflow>
<dataflow id="131" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="133" from="mq_metaRspFifo" to="specinterface_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="134" from="empty_5" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="135" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="136" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="137" from="empty_6" to="specinterface_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="138" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="139" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="140" from="empty_6" to="specinterface_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="141" from="empty_6" to="specinterface_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="142" from="empty_6" to="specinterface_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="143" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="144" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="145" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="146" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="147" from="empty_6" to="specinterface_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="148" from="empty_6" to="specinterface_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="149" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="150" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="152" from="mq_metaRspFifo" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="153" from="empty_5" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="154" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="155" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="156" from="empty_6" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="157" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="158" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="159" from="empty_6" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="160" from="empty_6" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="161" from="empty_6" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="162" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="163" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="164" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="165" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="166" from="empty_6" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="167" from="empty_6" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="168" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="7">
</dataflow>
<dataflow id="169" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="171" from="mq_metaRspFifo" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="172" from="empty_5" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="173" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="174" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="175" from="empty_6" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="176" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="177" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="178" from="empty_6" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="179" from="empty_6" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="180" from="empty_6" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="181" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="182" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="183" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="184" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="185" from="empty_6" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="186" from="empty_6" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="187" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="8">
</dataflow>
<dataflow id="188" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="190" from="mq_metaRspFifo" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="191" from="empty_5" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="192" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="193" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="194" from="empty_6" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="195" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="196" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="197" from="empty_6" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="198" from="empty_6" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="199" from="empty_6" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="200" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="201" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="202" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="203" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="204" from="empty_6" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="205" from="empty_6" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="206" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="207" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="209" from="mq_metaReqFifo" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="210" from="empty_5" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="211" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="212" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="213" from="empty_6" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="214" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="215" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="216" from="empty_6" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="217" from="empty_6" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="218" from="empty_6" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="219" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="220" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="221" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="222" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="223" from="empty_6" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="224" from="empty_6" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="225" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="226" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecPipeline" to="specpipeline_ln197" fromId="227" toId="11">
</dataflow>
<dataflow id="230" from="StgValue_229" to="specpipeline_ln197" fromId="229" toId="11">
</dataflow>
<dataflow id="231" from="StgValue_75" to="specpipeline_ln197" fromId="75" toId="11">
</dataflow>
<dataflow id="232" from="StgValue_75" to="specpipeline_ln197" fromId="75" toId="11">
</dataflow>
<dataflow id="233" from="StgValue_75" to="specpipeline_ln197" fromId="75" toId="11">
</dataflow>
<dataflow id="234" from="empty_6" to="specpipeline_ln197" fromId="78" toId="11">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecMemCore" to="specmemcore_ln204" fromId="235" toId="12">
</dataflow>
<dataflow id="237" from="meta_table_value_V" to="specmemcore_ln204" fromId="65" toId="12">
</dataflow>
<dataflow id="239" from="StgValue_238" to="specmemcore_ln204" fromId="238" toId="12">
</dataflow>
<dataflow id="241" from="StgValue_240" to="specmemcore_ln204" fromId="240" toId="12">
</dataflow>
<dataflow id="243" from="StgValue_242" to="specmemcore_ln204" fromId="242" toId="12">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecMemCore" to="specmemcore_ln204" fromId="235" toId="13">
</dataflow>
<dataflow id="245" from="meta_table_next_V" to="specmemcore_ln204" fromId="66" toId="13">
</dataflow>
<dataflow id="246" from="StgValue_238" to="specmemcore_ln204" fromId="238" toId="13">
</dataflow>
<dataflow id="247" from="StgValue_240" to="specmemcore_ln204" fromId="240" toId="13">
</dataflow>
<dataflow id="248" from="StgValue_242" to="specmemcore_ln204" fromId="242" toId="13">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecMemCore" to="specmemcore_ln204" fromId="235" toId="14">
</dataflow>
<dataflow id="250" from="meta_table_valid" to="specmemcore_ln204" fromId="67" toId="14">
</dataflow>
<dataflow id="251" from="StgValue_238" to="specmemcore_ln204" fromId="238" toId="14">
</dataflow>
<dataflow id="252" from="StgValue_240" to="specmemcore_ln204" fromId="240" toId="14">
</dataflow>
<dataflow id="253" from="StgValue_242" to="specmemcore_ln204" fromId="242" toId="14">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecMemCore" to="specmemcore_ln204" fromId="235" toId="15">
</dataflow>
<dataflow id="255" from="meta_table_isTail" to="specmemcore_ln204" fromId="68" toId="15">
</dataflow>
<dataflow id="256" from="StgValue_238" to="specmemcore_ln204" fromId="238" toId="15">
</dataflow>
<dataflow id="257" from="StgValue_240" to="specmemcore_ln204" fromId="240" toId="15">
</dataflow>
<dataflow id="258" from="StgValue_242" to="specmemcore_ln204" fromId="242" toId="15">
</dataflow>
<dataflow id="260" from="_ssdm_op_NbReadReq.ap_fifo.i256P0A" to="tmp_i" fromId="259" toId="16">
</dataflow>
<dataflow id="261" from="mq_metaReqFifo" to="tmp_i" fromId="64" toId="16">
</dataflow>
<dataflow id="262" from="StgValue_229" to="tmp_i" fromId="229" toId="16">
</dataflow>
<dataflow id="263" from="tmp_i" to="br_ln208" fromId="16" toId="17">
</dataflow>
<dataflow id="265" from="_ssdm_op_Read.ap_fifo.volatile.i256P0A" to="mq_metaReqFifo_read" fromId="264" toId="18">
</dataflow>
<dataflow id="266" from="mq_metaReqFifo" to="mq_metaReqFifo_read" fromId="64" toId="18">
</dataflow>
<dataflow id="267" from="mq_metaReqFifo_read" to="req_idx_V" fromId="18" toId="19">
</dataflow>
<dataflow id="269" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="req_entry_value_V" fromId="268" toId="20">
</dataflow>
<dataflow id="270" from="mq_metaReqFifo_read" to="req_entry_value_V" fromId="18" toId="20">
</dataflow>
<dataflow id="272" from="StgValue_271" to="req_entry_value_V" fromId="271" toId="20">
</dataflow>
<dataflow id="274" from="StgValue_273" to="req_entry_value_V" fromId="273" toId="20">
</dataflow>
<dataflow id="276" from="_ssdm_op_PartSelect.i16.i256.i32.i32" to="req_entry_next_V" fromId="275" toId="21">
</dataflow>
<dataflow id="277" from="mq_metaReqFifo_read" to="req_entry_next_V" fromId="18" toId="21">
</dataflow>
<dataflow id="279" from="StgValue_278" to="req_entry_next_V" fromId="278" toId="21">
</dataflow>
<dataflow id="281" from="StgValue_280" to="req_entry_next_V" fromId="280" toId="21">
</dataflow>
<dataflow id="283" from="_ssdm_op_BitSelect.i1.i256.i256" to="req_entry_valid" fromId="282" toId="22">
</dataflow>
<dataflow id="284" from="mq_metaReqFifo_read" to="req_entry_valid" fromId="18" toId="22">
</dataflow>
<dataflow id="286" from="StgValue_285" to="req_entry_valid" fromId="285" toId="22">
</dataflow>
<dataflow id="287" from="_ssdm_op_BitSelect.i1.i256.i256" to="req_entry_isTail" fromId="282" toId="23">
</dataflow>
<dataflow id="288" from="mq_metaReqFifo_read" to="req_entry_isTail" fromId="18" toId="23">
</dataflow>
<dataflow id="290" from="StgValue_289" to="req_entry_isTail" fromId="289" toId="23">
</dataflow>
<dataflow id="291" from="_ssdm_op_BitSelect.i1.i256.i256" to="req_write" fromId="282" toId="24">
</dataflow>
<dataflow id="292" from="mq_metaReqFifo_read" to="req_write" fromId="18" toId="24">
</dataflow>
<dataflow id="294" from="StgValue_293" to="req_write" fromId="293" toId="24">
</dataflow>
<dataflow id="295" from="_ssdm_op_BitSelect.i1.i256.i256" to="req_append" fromId="282" toId="25">
</dataflow>
<dataflow id="296" from="mq_metaReqFifo_read" to="req_append" fromId="18" toId="25">
</dataflow>
<dataflow id="298" from="StgValue_297" to="req_append" fromId="297" toId="25">
</dataflow>
<dataflow id="299" from="req_idx_V" to="zext_ln541" fromId="19" toId="26">
</dataflow>
<dataflow id="300" from="meta_table_next_V" to="meta_table_next_V_addr" fromId="66" toId="27">
</dataflow>
<dataflow id="302" from="StgValue_301" to="meta_table_next_V_addr" fromId="301" toId="27">
</dataflow>
<dataflow id="303" from="zext_ln541" to="meta_table_next_V_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="304" from="meta_table_isTail" to="meta_table_isTail_addr" fromId="68" toId="28">
</dataflow>
<dataflow id="305" from="StgValue_301" to="meta_table_isTail_addr" fromId="301" toId="28">
</dataflow>
<dataflow id="306" from="zext_ln541" to="meta_table_isTail_addr" fromId="26" toId="28">
</dataflow>
<dataflow id="307" from="req_write" to="br_ln211" fromId="24" toId="29">
</dataflow>
<dataflow id="308" from="req_append" to="br_ln215" fromId="25" toId="30">
</dataflow>
<dataflow id="309" from="meta_table_value_V" to="meta_table_value_V_addr_1" fromId="65" toId="31">
</dataflow>
<dataflow id="310" from="StgValue_301" to="meta_table_value_V_addr_1" fromId="301" toId="31">
</dataflow>
<dataflow id="311" from="zext_ln541" to="meta_table_value_V_addr_1" fromId="26" toId="31">
</dataflow>
<dataflow id="312" from="meta_table_valid" to="meta_table_valid_addr_1" fromId="67" toId="32">
</dataflow>
<dataflow id="313" from="StgValue_301" to="meta_table_valid_addr_1" fromId="301" toId="32">
</dataflow>
<dataflow id="314" from="zext_ln541" to="meta_table_valid_addr_1" fromId="26" toId="32">
</dataflow>
<dataflow id="315" from="meta_table_value_V_addr_1" to="meta_table_value_V_load" fromId="31" toId="33">
</dataflow>
<dataflow id="316" from="meta_table_next_V_addr" to="meta_table_next_V_load" fromId="27" toId="34">
</dataflow>
<dataflow id="317" from="meta_table_valid_addr_1" to="meta_table_valid_load" fromId="32" toId="35">
</dataflow>
<dataflow id="318" from="meta_table_isTail_addr" to="meta_table_isTail_load" fromId="28" toId="36">
</dataflow>
<dataflow id="319" from="req_entry_next_V" to="store_ln217" fromId="21" toId="37">
</dataflow>
<dataflow id="320" from="meta_table_next_V_addr" to="store_ln217" fromId="27" toId="37">
</dataflow>
<dataflow id="322" from="StgValue_321" to="store_ln218" fromId="321" toId="38">
</dataflow>
<dataflow id="323" from="meta_table_isTail_addr" to="store_ln218" fromId="28" toId="38">
</dataflow>
<dataflow id="324" from="meta_table_value_V" to="meta_table_value_V_addr" fromId="65" toId="41">
</dataflow>
<dataflow id="325" from="StgValue_301" to="meta_table_value_V_addr" fromId="301" toId="41">
</dataflow>
<dataflow id="326" from="zext_ln541" to="meta_table_value_V_addr" fromId="26" toId="41">
</dataflow>
<dataflow id="327" from="meta_table_valid" to="meta_table_valid_addr" fromId="67" toId="42">
</dataflow>
<dataflow id="328" from="StgValue_301" to="meta_table_valid_addr" fromId="301" toId="42">
</dataflow>
<dataflow id="329" from="zext_ln541" to="meta_table_valid_addr" fromId="26" toId="42">
</dataflow>
<dataflow id="330" from="req_entry_value_V" to="store_ln213" fromId="20" toId="43">
</dataflow>
<dataflow id="331" from="meta_table_value_V_addr" to="store_ln213" fromId="41" toId="43">
</dataflow>
<dataflow id="332" from="req_entry_next_V" to="store_ln213" fromId="21" toId="44">
</dataflow>
<dataflow id="333" from="meta_table_next_V_addr" to="store_ln213" fromId="27" toId="44">
</dataflow>
<dataflow id="334" from="req_entry_valid" to="store_ln213" fromId="22" toId="45">
</dataflow>
<dataflow id="335" from="meta_table_valid_addr" to="store_ln213" fromId="42" toId="45">
</dataflow>
<dataflow id="336" from="req_entry_isTail" to="store_ln213" fromId="23" toId="46">
</dataflow>
<dataflow id="337" from="meta_table_isTail_addr" to="store_ln213" fromId="28" toId="46">
</dataflow>
<dataflow id="338" from="meta_table_value_V_addr_1" to="meta_table_value_V_load" fromId="31" toId="49">
</dataflow>
<dataflow id="339" from="meta_table_next_V_addr" to="meta_table_next_V_load" fromId="27" toId="50">
</dataflow>
<dataflow id="340" from="meta_table_valid_addr_1" to="meta_table_valid_load" fromId="32" toId="51">
</dataflow>
<dataflow id="341" from="meta_table_isTail_addr" to="meta_table_isTail_load" fromId="28" toId="52">
</dataflow>
<dataflow id="343" from="_ssdm_op_BitConcatenate.i89.i1.i7.i1.i16.i64" to="tmp_134_i" fromId="342" toId="53">
</dataflow>
<dataflow id="344" from="meta_table_isTail_load" to="tmp_134_i" fromId="52" toId="53">
</dataflow>
<dataflow id="346" from="StgValue_345" to="tmp_134_i" fromId="345" toId="53">
</dataflow>
<dataflow id="347" from="meta_table_valid_load" to="tmp_134_i" fromId="51" toId="53">
</dataflow>
<dataflow id="348" from="meta_table_next_V_load" to="tmp_134_i" fromId="50" toId="53">
</dataflow>
<dataflow id="349" from="meta_table_value_V_load" to="tmp_134_i" fromId="49" toId="53">
</dataflow>
<dataflow id="350" from="tmp_134_i" to="zext_ln223" fromId="53" toId="54">
</dataflow>
<dataflow id="352" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln223" fromId="351" toId="55">
</dataflow>
<dataflow id="353" from="mq_metaRspFifo" to="write_ln223" fromId="69" toId="55">
</dataflow>
<dataflow id="354" from="zext_ln223" to="write_ln223" fromId="54" toId="55">
</dataflow>
<dataflow id="355" from="tmp_i" to="StgValue_1" fromId="16" toId="1">
</dataflow>
<dataflow id="356" from="req_write" to="StgValue_1" fromId="24" toId="1">
</dataflow>
<dataflow id="357" from="req_append" to="StgValue_1" fromId="25" toId="1">
</dataflow>
<dataflow id="358" from="tmp_i" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="359" from="req_write" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="360" from="req_append" to="StgValue_2" fromId="25" toId="2">
</dataflow>
</dataflows>


</stg>
