{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686672802527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686672802528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 18:13:22 2023 " "Processing started: Tue Jun 13 18:13:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686672802528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672802528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672802528 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672802528 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672802786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686672802834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686672802834 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "bicg.qsys " "Elaborating Platform Designer system entity \"bicg.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672811405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:13:35 Progress: Loading bicg/bicg.qsys " "2023.06.13.18:13:35 Progress: Loading bicg/bicg.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672815045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:13:35 Progress: Reading input file " "2023.06.13.18:13:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672815581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:13:35 Progress: Adding bicg_internal_inst \[bicg_internal 1.0\] " "2023.06.13.18:13:35 Progress: Adding bicg_internal_inst \[bicg_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672815647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:13:36 Progress: Parameterizing module bicg_internal_inst " "2023.06.13.18:13:36 Progress: Parameterizing module bicg_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672816347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:13:36 Progress: Building connections " "2023.06.13.18:13:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672816349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:13:36 Progress: Parameterizing connections " "2023.06.13.18:13:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672816350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:13:36 Progress: Validating " "2023.06.13.18:13:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672816364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:13:36 Progress: Done reading input file " "2023.06.13.18:13:36 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672816428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bicg: Generating bicg \"bicg\" for QUARTUS_SYNTH " "Bicg: Generating bicg \"bicg\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672817164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bicg_internal_inst: \"bicg\" instantiated bicg_internal \"bicg_internal_inst\" " "Bicg_internal_inst: \"bicg\" instantiated bicg_internal \"bicg_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672819784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bicg: Done \"bicg\" with 2 modules, 260 files " "Bicg: Done \"bicg\" with 2 modules, 260 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672819923 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "bicg.qsys " "Finished elaborating Platform Designer system entity \"bicg.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672820627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/bicg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/bicg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bicg " "Found entity 1: bicg" {  } { { "db/ip/bicg/bicg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820877 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820877 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820877 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820877 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820877 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/bicg/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/bicg/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/bicg/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820900 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/bicg/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820900 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/bicg/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/bicg/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820904 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/bicg/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/bicg/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/bicg/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/bicg/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/bicg/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/bicg/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820933 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/bicg/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/bicg/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820941 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/bicg/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/bicg/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (bicg) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (bicg)" {  } { { "db/ip/bicg/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/bicg/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/bicg/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/bicg/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/bicg/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/bicg/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/bicg/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820991 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/bicg/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/bicg/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672820993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672820993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/bicg/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/bicg/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672821006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/bicg/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/bicg/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821010 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/bicg/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821010 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/bicg/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/bicg/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/bicg/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/bicg/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821054 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821054 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/bicg/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/bicg/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/bicg/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/bicg/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bicg/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/bicg/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/bicg/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672821117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/bicg/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686672821124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/bicg/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/bicg/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/bicg/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/bicg/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/bicg/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/bicg/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/bicg/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/bicg/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/bicg/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/bicg/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B0_runOnce_branch " "Found entity 1: bicg_B0_runOnce_branch" {  } { { "db/ip/bicg/submodules/bicg_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B0_runOnce_merge " "Found entity 1: bicg_B0_runOnce_merge" {  } { { "db/ip/bicg/submodules/bicg_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B0_runOnce_merge_reg " "Found entity 1: bicg_B0_runOnce_merge_reg" {  } { { "db/ip/bicg/submodules/bicg_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B1_start_branch " "Found entity 1: bicg_B1_start_branch" {  } { { "db/ip/bicg/submodules/bicg_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B1_start_merge " "Found entity 1: bicg_B1_start_merge" {  } { { "db/ip/bicg/submodules/bicg_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B1_start_merge_reg " "Found entity 1: bicg_B1_start_merge_reg" {  } { { "db/ip/bicg/submodules/bicg_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B2_branch " "Found entity 1: bicg_B2_branch" {  } { { "db/ip/bicg/submodules/bicg_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B2_merge " "Found entity 1: bicg_B2_merge" {  } { { "db/ip/bicg/submodules/bicg_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B2_merge_reg " "Found entity 1: bicg_B2_merge_reg" {  } { { "db/ip/bicg/submodules/bicg_b2_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B3_branch " "Found entity 1: bicg_B3_branch" {  } { { "db/ip/bicg/submodules/bicg_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B3_merge " "Found entity 1: bicg_B3_merge" {  } { { "db/ip/bicg/submodules/bicg_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b3_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b3_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B3_merge_reg " "Found entity 1: bicg_B3_merge_reg" {  } { { "db/ip/bicg/submodules/bicg_b3_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b3_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b4_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b4_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B4_branch " "Found entity 1: bicg_B4_branch" {  } { { "db/ip/bicg/submodules/bicg_b4_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b4_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b4_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b4_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B4_merge " "Found entity 1: bicg_B4_merge" {  } { { "db/ip/bicg/submodules/bicg_b4_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b4_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b5_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b5_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B5_branch " "Found entity 1: bicg_B5_branch" {  } { { "db/ip/bicg/submodules/bicg_b5_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b5_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_b5_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_b5_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_B5_merge " "Found entity 1: bicg_B5_merge" {  } { { "db/ip/bicg/submodules/bicg_b5_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_b5_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B0_runOnce " "Found entity 1: bicg_bb_B0_runOnce" {  } { { "db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B0_runOnce_stall_region " "Found entity 1: bicg_bb_B0_runOnce_stall_region" {  } { { "db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B1_start " "Found entity 1: bicg_bb_B1_start" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B1_start_stall_region " "Found entity 1: bicg_bb_B1_start_stall_region" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B2 " "Found entity 1: bicg_bb_B2" {  } { { "db/ip/bicg/submodules/bicg_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B2_sr_1 " "Found entity 1: bicg_bb_B2_sr_1" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B2_stall_region " "Found entity 1: bicg_bb_B2_stall_region" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B3 " "Found entity 1: bicg_bb_B3" {  } { { "db/ip/bicg/submodules/bicg_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b3_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b3_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B3_sr_1 " "Found entity 1: bicg_bb_B3_sr_1" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B3_stall_region " "Found entity 1: bicg_bb_B3_stall_region" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B4 " "Found entity 1: bicg_bb_B4" {  } { { "db/ip/bicg/submodules/bicg_bb_b4.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b4_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b4_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B4_sr_0 " "Found entity 1: bicg_bb_B4_sr_0" {  } { { "db/ip/bicg/submodules/bicg_bb_b4_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B4_stall_region " "Found entity 1: bicg_bb_B4_stall_region" {  } { { "db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b5.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B5 " "Found entity 1: bicg_bb_B5" {  } { { "db/ip/bicg/submodules/bicg_bb_b5.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b5_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b5_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B5_sr_0 " "Found entity 1: bicg_bb_B5_sr_0" {  } { { "db/ip/bicg/submodules/bicg_bb_b5_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b5_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_bb_b5_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_bb_b5_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_bb_B5_stall_region " "Found entity 1: bicg_bb_B5_stall_region" {  } { { "db/ip/bicg/submodules/bicg_bb_b5_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b5_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_function " "Found entity 1: bicg_function" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_function_wrapper " "Found entity 1: bicg_function_wrapper" {  } { { "db/ip/bicg/submodules/bicg_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_iord_bl_call_unnamed_bicg2_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_iord_bl_call_unnamed_bicg2_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_iord_bl_call_unnamed_bicg2_bicg0 " "Found entity 1: bicg_i_iord_bl_call_unnamed_bicg2_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_iord_bl_call_unnamed_bicg2_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_iord_bl_call_unnamed_bicg2_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_iowr_bl_return_unnamed_bicg17_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_iowr_bl_return_unnamed_bicg17_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_iowr_bl_return_unnamed_bicg17_bicg0 " "Found entity 1: bicg_i_iowr_bl_return_unnamed_bicg17_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_iowr_bl_return_unnamed_bicg17_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_iowr_bl_return_unnamed_bicg17_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0 " "Found entity 1: bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_mem_memdep_0 " "Found entity 1: bicg_i_llvm_fpga_mem_memdep_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_mem_memdep_6_0 " "Found entity 1: bicg_i_llvm_fpga_mem_memdep_6_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_12_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_12_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_mem_unnamed_12_bicg0 " "Found entity 1: bicg_i_llvm_fpga_mem_unnamed_12_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_12_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_12_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_14_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_14_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_mem_unnamed_14_bicg0 " "Found entity 1: bicg_i_llvm_fpga_mem_unnamed_14_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_14_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_14_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_mem_unnamed_15_bicg0 " "Found entity 1: bicg_i_llvm_fpga_mem_unnamed_15_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_16_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_16_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_mem_unnamed_16_bicg0 " "Found entity 1: bicg_i_llvm_fpga_mem_unnamed_16_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_16_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_16_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_8_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_8_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_mem_unnamed_8_bicg0 " "Found entity 1: bicg_i_llvm_fpga_mem_unnamed_8_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_8_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_8_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going22_0 " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going22_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going22_2_sr " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going22_2_sr" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going26_0 " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going26_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going26_1_sr " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going26_1_sr" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going_4_reg " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going_4_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pipeline_keep_going_4_sr " "Found entity 1: bicg_i_llvm_fpga_pipeline_keep_going_4_sr" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i2_initerations_pop18_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i2_initerations_pop18_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_i_072_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_i_072_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i32_i_072_pop9_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i32_i_072_pop9_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_i_072_pop9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_i_072_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i32_j_070_pop15_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i32_j_070_pop15_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i32_mul32_pop22_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i32_mul32_pop22_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0 " "Found entity 1: bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg " "Found entity 1: bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg " "Found entity 1: bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg " "Found entity 1: bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0 " "Found entity 1: bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0 " "Found entity 1: bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672821997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672821997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_notexitcond23_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_notexitcond23_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_notexitcond27_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_notexitcond27_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: bicg_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_57_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_57_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i1_notexitcond_57_reg " "Found entity 1: bicg_i_llvm_fpga_push_i1_notexitcond_57_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_57_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_57_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i2_cleanups_push19_0 " "Found entity 1: bicg_i_llvm_fpga_push_i2_cleanups_push19_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg " "Found entity 1: bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i2_initerations_push18_0 " "Found entity 1: bicg_i_llvm_fpga_push_i2_initerations_push18_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg " "Found entity 1: bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_i_072_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_i_072_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i32_i_072_push9_0 " "Found entity 1: bicg_i_llvm_fpga_push_i32_i_072_push9_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_i_072_push9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_i_072_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i32_j_070_push15_0 " "Found entity 1: bicg_i_llvm_fpga_push_i32_j_070_push15_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg " "Found entity 1: bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i32_mul32_push22_0 " "Found entity 1: bicg_i_llvm_fpga_push_i32_mul32_push22_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg " "Found entity 1: bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0 " "Found entity 1: bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg " "Found entity 1: bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0 " "Found entity 1: bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0 " "Found entity 1: bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg " "Found entity 1: bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg " "Found entity 1: bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg " "Found entity 1: bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0 " "Found entity 1: bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0 " "Found entity 1: bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: bicg_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg " "Found entity 1: bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: bicg_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0 " "Found entity 1: bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0 " "Found entity 1: bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0 " "Found entity 1: bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0 " "Found entity 1: bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0 " "Found entity 1: bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0 " "Found entity 1: bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1 " "Found entity 1: bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0 " "Found entity 1: bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7 " "Found entity 1: bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/bicg_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_internal " "Found entity 1: bicg_internal" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822248 ""} { "Info" "ISGN_ENTITY_NAME" "2 bicg_internal_ic_14049998284551828450 " "Found entity 2: bicg_internal_ic_14049998284551828450" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_loop_limiter_0 " "Found entity 1: bicg_loop_limiter_0" {  } { { "db/ip/bicg/submodules/bicg_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_loop_limiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_loop_limiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_loop_limiter_1 " "Found entity 1: bicg_loop_limiter_1" {  } { { "db/ip/bicg/submodules/bicg_loop_limiter_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_loop_limiter_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_12_bicg1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_readdata_reg_unnamed_12_bicg1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_readdata_reg_unnamed_12_bicg1 " "Found entity 1: bicg_readdata_reg_unnamed_12_bicg1" {  } { { "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_12_bicg1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_readdata_reg_unnamed_12_bicg1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_14_bicg2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_readdata_reg_unnamed_14_bicg2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_readdata_reg_unnamed_14_bicg2 " "Found entity 1: bicg_readdata_reg_unnamed_14_bicg2" {  } { { "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_14_bicg2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_readdata_reg_unnamed_14_bicg2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_15_bicg3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_readdata_reg_unnamed_15_bicg3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_readdata_reg_unnamed_15_bicg3 " "Found entity 1: bicg_readdata_reg_unnamed_15_bicg3" {  } { { "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_15_bicg3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_readdata_reg_unnamed_15_bicg3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_16_bicg4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_readdata_reg_unnamed_16_bicg4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_readdata_reg_unnamed_16_bicg4 " "Found entity 1: bicg_readdata_reg_unnamed_16_bicg4" {  } { { "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_16_bicg4.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_readdata_reg_unnamed_16_bicg4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_8_bicg0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/bicg_readdata_reg_unnamed_8_bicg0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bicg_readdata_reg_unnamed_8_bicg0 " "Found entity 1: bicg_readdata_reg_unnamed_8_bicg0" {  } { { "db/ip/bicg/submodules/bicg_readdata_reg_unnamed_8_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_readdata_reg_unnamed_8_bicg0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/bicg/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/bicg/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822285 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/bicg/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822285 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/bicg/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822285 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/bicg/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822285 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686672822294 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686672822294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/bicg/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/bicg/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/bicg/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/bicg/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/bicg/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/bicg/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/bicg/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/bicg/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/bicg/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/bicg/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/bicg/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/bicg/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/bicg/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822449 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/bicg/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/bicg/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/bicg/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/bicg/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/bicg/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672822497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/bicg/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/bicg/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/bicg/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (bicg) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (bicg)" {  } { { "db/ip/bicg/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/bicg/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/bicg/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/bicg/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672822533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/bicg/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/bicg/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822536 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/bicg/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822536 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/bicg/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822536 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/bicg/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/bicg/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/bicg/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/bicg/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672822597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672822597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672822598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672822598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/bicg/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822603 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822603 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822603 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822603 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822603 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822603 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/bicg/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/bicg/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822612 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/bicg/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/bicg/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822624 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/bicg/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/bicg/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822642 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/bicg/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/bicg/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/bicg/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822667 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/bicg/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822667 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/bicg/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686672822673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/bicg/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686672822675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/bicg/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/bicg/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822676 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/bicg/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/bicg/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/bicg/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822686 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/bicg/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822686 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/bicg/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686672822695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686672822695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bicg/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bicg/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/bicg/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672822712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672822712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686672822847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686672823232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg bicg:bicg_inst " "Elaborating entity \"bicg\" for hierarchy \"bicg:bicg_inst\"" {  } { { "quartus_compile.sv" "bicg_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/quartus_compile.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_internal bicg:bicg_inst\|bicg_internal:bicg_internal_inst " "Elaborating entity \"bicg_internal\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\"" {  } { { "db/ip/bicg/bicg.v" "bicg_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_function_wrapper bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal " "Elaborating entity \"bicg_function_wrapper\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "bicg_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_function bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function " "Elaborating entity \"bicg_function\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\"" {  } { { "db/ip/bicg/submodules/bicg_function_wrapper.sv" "thebicg_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function_wrapper.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going22_bicg2_valid_fifo " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going22_bicg2_valid_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thei_llvm_fpga_pipeline_keep_going22_bicg2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B4_sr_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4_sr_0:thebb_bicg_B4_sr_0_aunroll_x " "Elaborating entity \"bicg_bb_B4_sr_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4_sr_0:thebb_bicg_B4_sr_0_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B4_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going_4_sr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_bicg4_sr " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going_4_sr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_bicg4_sr\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thei_llvm_fpga_pipeline_keep_going_bicg4_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B3 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3 " "Elaborating entity \"bicg_bb_B3\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B3_merge bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_B3_merge:thebicg_B3_merge " "Elaborating entity \"bicg_B3_merge\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_B3_merge:thebicg_B3_merge\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3.sv" "thebicg_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B3_stall_region bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region " "Elaborating entity \"bicg_bb_B3_stall_region\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3.sv" "thebb_bicg_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672823570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30 " "Elaborating entity \"bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824240 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824252 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824269 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672824339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824355 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672824355 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_q572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_q572.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672824396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_q572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_q572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_q572 " "Found entity 1: altera_syncram_q572" {  } { { "db/altera_syncram_q572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_q572.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672824397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672824397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_q572 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q572:auto_generated " "Elaborating entity \"altera_syncram_q572\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q572:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5bb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5bb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5bb4 " "Found entity 1: altsyncram_5bb4" {  } { { "db/altsyncram_5bb4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_5bb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672824458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672824458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5bb4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q572:auto_generated\|altsyncram_5bb4:altsyncram1 " "Elaborating entity \"altsyncram_5bb4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q572:auto_generated\|altsyncram_5bb4:altsyncram1\"" {  } { { "db/altera_syncram_q572.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_q572.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824559 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824577 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824593 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824645 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824654 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672824686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824695 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672824695 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672824736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8272 " "Found entity 1: altera_syncram_8272" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672824737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672824737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8272 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated " "Elaborating entity \"altera_syncram_8272\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7b4 " "Found entity 1: altsyncram_j7b4" {  } { { "db/altsyncram_j7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_j7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672824784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672824784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7b4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1 " "Elaborating entity \"altsyncram_j7b4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1\"" {  } { { "db/altera_syncram_8272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824809 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824826 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824841 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 3433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824879 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672824895 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672824972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672824991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 98 " "Parameter \"width_a\" = \"98\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 98 " "Parameter \"width_b\" = \"98\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672824991 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672824991 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8672.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_8672.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672825031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8672.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8672 " "Found entity 1: altera_syncram_8672" {  } { { "db/altera_syncram_8672.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_8672.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672825032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672825032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8672 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8672:auto_generated " "Elaborating entity \"altera_syncram_8672\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8672:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbb4 " "Found entity 1: altsyncram_jbb4" {  } { { "db/altsyncram_jbb4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_jbb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672825100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672825100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jbb4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8672:auto_generated\|altsyncram_jbb4:altsyncram1 " "Elaborating entity \"altsyncram_jbb4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8672:auto_generated\|altsyncram_jbb4:altsyncram1\"" {  } { { "db/altera_syncram_8672.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_8672.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825160 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825175 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825189 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825222 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825233 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672825279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672825291 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672825291 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_g572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_g572.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672825332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_g572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_g572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_g572 " "Found entity 1: altera_syncram_g572" {  } { { "db/altera_syncram_g572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_g572.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672825333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672825333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_g572 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g572:auto_generated " "Elaborating entity \"altera_syncram_g572\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g572:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rab4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rab4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rab4 " "Found entity 1: altsyncram_rab4" {  } { { "db/altsyncram_rab4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_rab4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672825388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672825388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rab4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g572:auto_generated\|altsyncram_rab4:altsyncram1 " "Elaborating entity \"altsyncram_rab4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g572:auto_generated\|altsyncram_rab4:altsyncram1\"" {  } { { "db/altera_syncram_g572.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_g572.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825425 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825439 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825453 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/acl_ffwddst.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ffwddst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i32_mul32_push22_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12 " "Elaborating entity \"bicg_i_llvm_fpga_push_i32_mul32_push22_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i32_mul32_push22_bicg12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv" "thei_llvm_fpga_push_i32_mul32_push22_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825545 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "db/ip/bicg/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825579 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825593 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825650 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825666 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825681 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "db/ip/bicg/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825697 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825697 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\"" {  } { { "db/ip/bicg/submodules/acl_ll_ram_fifo.v" "sel_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_ram_fifo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825752 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672825752 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|acl_push:thei_llvm_fpga_push_i32_mul32_push22_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg:thei_llvm_fpga_push_i32_mul32_push22_bicg12_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_mul32_push22_0:thei_llvm_fpga_push_i32_mul32_push22_bicg12\|bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg:thei_llvm_fpga_push_i32_mul32_push22_bicg12_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv" "thei_llvm_fpga_push_i32_mul32_push22_bicg12_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i32_mul32_pop22_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_mul32_pop22_0:thei_llvm_fpga_pop_i32_mul32_pop22_bicg11 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i32_mul32_pop22_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_mul32_pop22_0:thei_llvm_fpga_pop_i32_mul32_pop22_bicg11\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i32_mul32_pop22_bicg11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_mul32_pop22_0:thei_llvm_fpga_pop_i32_mul32_pop22_bicg11\|acl_pop:thei_llvm_fpga_pop_i32_mul32_pop22_bicg1 " "Elaborating entity \"acl_pop\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_mul32_pop22_0:thei_llvm_fpga_pop_i32_mul32_pop22_bicg11\|acl_pop:thei_llvm_fpga_pop_i32_mul32_pop22_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv" "thei_llvm_fpga_pop_i32_mul32_pop22_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_mul32_pop22_0:thei_llvm_fpga_pop_i32_mul32_pop22_bicg11\|bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg:thei_llvm_fpga_pop_i32_mul32_pop22_bicg11_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_mul32_pop22_0:thei_llvm_fpga_pop_i32_mul32_pop22_bicg11\|bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg:thei_llvm_fpga_pop_i32_mul32_pop22_bicg11_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv" "thei_llvm_fpga_pop_i32_mul32_pop22_bicg11_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i32_j_070_push15_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_j_070_push15_0:thei_llvm_fpga_push_i32_j_070_push15_bicg52 " "Elaborating entity \"bicg_i_llvm_fpga_push_i32_j_070_push15_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_j_070_push15_0:thei_llvm_fpga_push_i32_j_070_push15_bicg52\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i32_j_070_push15_bicg52" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672825897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_j_070_push15_0:thei_llvm_fpga_push_i32_j_070_push15_bicg52\|bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg:thei_llvm_fpga_push_i32_j_070_push15_bicg52_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_j_070_push15_0:thei_llvm_fpga_push_i32_j_070_push15_bicg52\|bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg:thei_llvm_fpga_push_i32_j_070_push15_bicg52_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_0.sv" "thei_llvm_fpga_push_i32_j_070_push15_bicg52_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i32_j_070_pop15_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_j_070_pop15_0:thei_llvm_fpga_pop_i32_j_070_pop15_bicg10 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i32_j_070_pop15_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_j_070_pop15_0:thei_llvm_fpga_pop_i32_j_070_pop15_bicg10\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i32_j_070_pop15_bicg10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_j_070_pop15_0:thei_llvm_fpga_pop_i32_j_070_pop15_bicg10\|bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg:thei_llvm_fpga_pop_i32_j_070_pop15_bicg10_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_j_070_pop15_0:thei_llvm_fpga_pop_i32_j_070_pop15_bicg10\|bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg:thei_llvm_fpga_pop_i32_j_070_pop15_bicg10_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_0.sv" "thei_llvm_fpga_pop_i32_j_070_pop15_bicg10_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826114 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "db/ip/bicg/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826150 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826159 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "db/ip/bicg/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826240 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826241 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18\|bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg:thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg1 " "Elaborating entity \"acl_pop\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826361 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826371 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826471 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672826471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_qp32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_qp32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_qp32 " "Found entity 1: dpram_qp32" {  } { { "db/dpram_qp32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/dpram_qp32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672826516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672826516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_qp32 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_qp32:auto_generated " "Elaborating entity \"dpram_qp32\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_qp32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826572 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826589 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826604 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_mem_unnamed_15_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31 " "Elaborating entity \"bicg_i_llvm_fpga_mem_unnamed_15_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_unnamed_bicg15_bicg31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_readdata_reg_unnamed_15_bicg3 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|bicg_readdata_reg_unnamed_15_bicg3:thereaddata_reg_unnamed_bicg15_bicg3 " "Elaborating entity \"bicg_readdata_reg_unnamed_15_bicg3\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|bicg_readdata_reg_unnamed_15_bicg3:thereaddata_reg_unnamed_bicg15_bicg3\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" "thereaddata_reg_unnamed_bicg15_bicg3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1 " "Elaborating entity \"lsu_top\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" "thei_llvm_fpga_mem_unnamed_bicg15_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826650 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672826658 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672826658 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/bicg/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/bicg/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826689 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686672826690 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686672826693 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\"" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826715 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826725 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672826789 ""}  } { { "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672826789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672826834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672826834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826837 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/bicg/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 297 0 0 } } { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 871 0 0 } } { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv" 244 0 0 } } { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4616 0 0 } } { "db/ip/bicg/submodules/bicg_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3.sv" 332 0 0 } } { "db/ip/bicg/submodules/bicg_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 516 0 0 } } { "db/ip/bicg/submodules/bicg_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function_wrapper.sv" 307 0 0 } } { "db/ip/bicg/submodules/bicg_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 158 0 0 } } { "db/ip/bicg/bicg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 44 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/quartus_compile.sv" 85 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686672826837 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826867 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826882 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826899 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672826911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672826913 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827075 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672827075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672827126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672827126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31\|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827170 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_unnamed_15_bicg0:thei_llvm_fpga_mem_unnamed_bicg15_bicg31|lsu_top:thei_llvm_fpga_mem_unnamed_bicg15_bicg1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|dspba_delay_ver:i_mul7_bicg32_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|dspba_delay_ver:i_mul7_bicg32_ma3_cma_delay\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "i_mul7_bicg32_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_ma3_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_ma3_cma_data_reg\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thebubble_out_i_mul7_bicg32_ma3_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_ma3_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_ma3_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827289 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thebubble_out_i_mul7_bicg32_ma3_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827289 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thebubble_out_i_mul7_bicg32_ma3_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_ma3_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_ma3_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|dspba_delay_ver:i_mul7_bicg32_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|dspba_delay_ver:i_mul7_bicg32_im0_cma_delay\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "i_mul7_bicg32_im0_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im0_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im0_cma_data_reg\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thebubble_out_i_mul7_bicg32_im0_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 4834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im0_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im0_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827336 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thebubble_out_i_mul7_bicg32_im0_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827336 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thebubble_out_i_mul7_bicg32_im0_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im0_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im0_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|dspba_delay_ver:i_mul7_bicg32_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|dspba_delay_ver:i_mul7_bicg32_im8_cma_delay\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "i_mul7_bicg32_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 5002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im8_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im8_cma_data_reg\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thebubble_out_i_mul7_bicg32_im8_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 5031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im8_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im8_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827383 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thebubble_out_i_mul7_bicg32_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827384 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:thebubble_out_i_mul7_bicg32_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im8_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul7_bicg32_im8_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 5777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827409 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827409 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827410 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827411 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672827411 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672827411 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672827411 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_notexitcond_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_notexitcond_bicg57" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 5848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827528 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827546 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57|acl_push:thei_llvm_fpga_push_i1_notexitcond_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_notexitcond_57_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|bicg_i_llvm_fpga_push_i1_notexitcond_57_reg:thei_llvm_fpga_push_i1_notexitcond_bicg57_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_notexitcond_57_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_bicg57\|bicg_i_llvm_fpga_push_i1_notexitcond_57_reg:thei_llvm_fpga_push_i1_notexitcond_bicg57_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_bicg57_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|dspba_delay_ver:i_masked_bicg63_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|dspba_delay_ver:i_masked_bicg63_delay\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "i_masked_bicg63_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist20_i_masked_bicg63_q_41_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 6042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827730 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672827740 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672827835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672827893 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672827893 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672827957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4v62 " "Found entity 1: altera_syncram_4v62" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672827958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672827958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4v62 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated " "Elaborating entity \"altera_syncram_4v62\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672827960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4b4 " "Found entity 1: altsyncram_f4b4" {  } { { "db/altsyncram_f4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_f4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672828007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672828007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4b4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1 " "Elaborating entity \"altsyncram_f4b4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1\"" {  } { { "db/altera_syncram_4v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/bicg/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828075 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828090 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828105 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist20_i_masked_bicg63_q_41_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_mem_memdep_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39 " "Elaborating entity \"bicg_i_llvm_fpga_mem_memdep_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_memdep_bicg39" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 6082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1 " "Elaborating entity \"lsu_top\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_0.sv" "thei_llvm_fpga_mem_memdep_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_memdep_0.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828141 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672828149 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39|lsu_top:thei_llvm_fpga_mem_memdep_bicg1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/bicg/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672828149 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39|lsu_top:thei_llvm_fpga_mem_memdep_bicg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\"" {  } { { "db/ip/bicg/submodules/lsu_top.v" "pipelined_write" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828166 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(697) " "Verilog HDL warning at lsu_pipelined.v(697): object usedw_true_width used but never assigned" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686672828167 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39|lsu_top:thei_llvm_fpga_mem_memdep_bicg1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 64 lsu_pipelined.v(805) " "Verilog HDL assignment warning at lsu_pipelined.v(805): truncated value with size 68 to match size of target (64)" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828168 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39|lsu_top:thei_llvm_fpga_mem_memdep_bicg1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(697) " "Net \"usedw_true_width\" at lsu_pipelined.v(697) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686672828171 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39|lsu_top:thei_llvm_fpga_mem_memdep_bicg1|lsu_pipelined_write:pipelined_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\"" {  } { { "db/ip/bicg/submodules/lsu_pipelined.v" "data_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/lsu_pipelined.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828265 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39|lsu_top:thei_llvm_fpga_mem_memdep_bicg1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828278 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39|lsu_top:thei_llvm_fpga_mem_memdep_bicg1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672828360 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672828360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_jr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_jr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_jr32 " "Found entity 1: dpram_jr32" {  } { { "db/dpram_jr32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/dpram_jr32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672828414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672828414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_jr32 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated " "Elaborating entity \"dpram_jr32\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_bicg39\|lsu_top:thei_llvm_fpga_mem_memdep_bicg1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 6113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828516 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828526 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828596 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828616 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672828633 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0:thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0:thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 6671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0:thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46\|bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg:thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0:thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46\|bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg:thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0.sv" "thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 6708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67\|acl_push:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67\|acl_push:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv" "thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67\|bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67\|bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg:thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv" "thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65 " "Elaborating entity \"bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 7119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672828922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65\|bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64 " "Elaborating entity \"bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 7141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64\|acl_pop:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg1 " "Elaborating entity \"acl_pop\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64\|acl_pop:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50 " "Elaborating entity \"bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 7454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv" "thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829121 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829135 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|acl_push:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50\|bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg:thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv" "thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0:thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0:thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0:thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48\|bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg:thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0:thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48\|bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg:thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0.sv" "thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0:thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0:thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 7551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0:thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69\|bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg:thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0:thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69\|bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg:thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0.sv" "thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0:thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0:thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 7573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0:thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68\|bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg:thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0:thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68\|bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg:thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0.sv" "thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 7669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829400 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829400 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829401 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829401 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672829402 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672829402 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672829402 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0:thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0:thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 7751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0:thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66\|bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg:thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0:thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66\|bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg:thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0.sv" "thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 8892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829467 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829478 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829535 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829550 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829566 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_mem_unnamed_14_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_14_bicg0:thei_llvm_fpga_mem_unnamed_bicg14_bicg28 " "Elaborating entity \"bicg_i_llvm_fpga_mem_unnamed_14_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_14_bicg0:thei_llvm_fpga_mem_unnamed_bicg14_bicg28\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_unnamed_bicg14_bicg28" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 8953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_readdata_reg_unnamed_14_bicg2 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_14_bicg0:thei_llvm_fpga_mem_unnamed_bicg14_bicg28\|bicg_readdata_reg_unnamed_14_bicg2:thereaddata_reg_unnamed_bicg14_bicg2 " "Elaborating entity \"bicg_readdata_reg_unnamed_14_bicg2\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_14_bicg0:thei_llvm_fpga_mem_unnamed_bicg14_bicg28\|bicg_readdata_reg_unnamed_14_bicg2:thereaddata_reg_unnamed_bicg14_bicg2\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_14_bicg0.sv" "thereaddata_reg_unnamed_bicg14_bicg2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_14_bicg0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 8978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829868 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829878 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672829956 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 9098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672829986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830001 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830015 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672830083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830102 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672830102 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_m272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672830143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_m272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_m272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_m272 " "Found entity 1: altera_syncram_m272" {  } { { "db/altera_syncram_m272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672830143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672830143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_m272 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated " "Elaborating entity \"altera_syncram_m272\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_18b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18b4 " "Found entity 1: altsyncram_18b4" {  } { { "db/altsyncram_18b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_18b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672830218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672830218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_18b4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\|altsyncram_18b4:altsyncram1 " "Elaborating entity \"altsyncram_18b4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\|altsyncram_18b4:altsyncram1\"" {  } { { "db/altera_syncram_m272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830266 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830281 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830300 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0:thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0:thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 9257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0:thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35\|bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg:thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0:thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35\|bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg:thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0.sv" "thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0:thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0:thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0:thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg:thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0:thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg:thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_bicg26 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_bicg26\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_bicg26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 9295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B3_merge_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_B3_merge_reg:thebicg_B3_merge_reg_aunroll_x " "Elaborating entity \"bicg_B3_merge_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_B3_merge_reg:thebicg_B3_merge_reg_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thebicg_B3_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 9390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 9486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830609 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830609 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830611 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830611 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672830611 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672830612 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/bicg/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672830613 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_valid_fifo_counter:thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_bicg41 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_bicg41\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_bicg41" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 9510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 9870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830664 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830676 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672830724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672830742 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672830742 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_c272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672830784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_c272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_c272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_c272 " "Found entity 1: altera_syncram_c272" {  } { { "db/altera_syncram_c272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672830785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672830785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_c272 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated " "Elaborating entity \"altera_syncram_c272\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n7b4 " "Found entity 1: altsyncram_n7b4" {  } { { "db/altsyncram_n7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_n7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672830856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672830856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n7b4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\|altsyncram_n7b4:altsyncram1 " "Elaborating entity \"altsyncram_n7b4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\|altsyncram_n7b4:altsyncram1\"" {  } { { "db/altera_syncram_c272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830892 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830907 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830922 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 10878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830962 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672830974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672830976 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62 " "Elaborating entity \"bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 10927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672831098 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672831109 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672831147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831165 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672831165 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_n272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_n272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672831207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_n272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_n272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_n272 " "Found entity 1: altera_syncram_n272" {  } { { "db/altera_syncram_n272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_n272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672831207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672831207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_n272 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_n272:auto_generated " "Elaborating entity \"altera_syncram_n272\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_n272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28b4 " "Found entity 1: altsyncram_28b4" {  } { { "db/altsyncram_28b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_28b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672831262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672831262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28b4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_n272:auto_generated\|altsyncram_28b4:altsyncram1 " "Elaborating entity \"altsyncram_28b4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_n272:auto_generated\|altsyncram_28b4:altsyncram1\"" {  } { { "db/altera_syncram_n272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_n272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672831352 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672831362 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672831400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672831411 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672831411 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_a272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_a272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672831451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_a272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_a272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_a272 " "Found entity 1: altera_syncram_a272" {  } { { "db/altera_syncram_a272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_a272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672831452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672831452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_a272 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_a272:auto_generated " "Elaborating entity \"altera_syncram_a272\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_a272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7b4 " "Found entity 1: altsyncram_l7b4" {  } { { "db/altsyncram_l7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_l7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672831510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672831510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7b4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_a272:auto_generated\|altsyncram_l7b4:altsyncram1 " "Elaborating entity \"altsyncram_l7b4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_a272:auto_generated\|altsyncram_l7b4:altsyncram1\"" {  } { { "db/altera_syncram_a272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_a272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0:thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0:thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0:thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20\|bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg:thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0:thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20\|bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg:thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0.sv" "thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0:thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0:thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0:thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40\|bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg:thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0:thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40\|bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg:thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0.sv" "thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672831907 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672831918 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_lastiniteration_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_bicg9 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_bicg9\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_lastiniteration_bicg9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_bicg9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_bicg9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672831999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_bicg9\|bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_bicg9_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_bicg9\|bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_bicg9_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_bicg9_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i2_initerations_push18_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_initerations_push18_0:thei_llvm_fpga_push_i2_initerations_push18_bicg7 " "Elaborating entity \"bicg_i_llvm_fpga_push_i2_initerations_push18_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_initerations_push18_0:thei_llvm_fpga_push_i2_initerations_push18_bicg7\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i2_initerations_push18_bicg7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_initerations_push18_0:thei_llvm_fpga_push_i2_initerations_push18_bicg7\|bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg:thei_llvm_fpga_push_i2_initerations_push18_bicg7_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_initerations_push18_0:thei_llvm_fpga_push_i2_initerations_push18_bicg7\|bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg:thei_llvm_fpga_push_i2_initerations_push18_bicg7_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_0.sv" "thei_llvm_fpga_push_i2_initerations_push18_bicg7_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i2_initerations_pop18_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_initerations_pop18_0:thei_llvm_fpga_pop_i2_initerations_pop18_bicg5 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i2_initerations_pop18_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_initerations_pop18_0:thei_llvm_fpga_pop_i2_initerations_pop18_bicg5\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i2_initerations_pop18_bicg5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_initerations_pop18_0:thei_llvm_fpga_pop_i2_initerations_pop18_bicg5\|acl_pop:thei_llvm_fpga_pop_i2_initerations_pop18_bicg1 " "Elaborating entity \"acl_pop\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_initerations_pop18_0:thei_llvm_fpga_pop_i2_initerations_pop18_bicg5\|acl_pop:thei_llvm_fpga_pop_i2_initerations_pop18_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv" "thei_llvm_fpga_pop_i2_initerations_pop18_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_initerations_pop18_0:thei_llvm_fpga_pop_i2_initerations_pop18_bicg5\|bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg:thei_llvm_fpga_pop_i2_initerations_pop18_bicg5_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_initerations_pop18_0:thei_llvm_fpga_pop_i2_initerations_pop18_bicg5\|bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg:thei_llvm_fpga_pop_i2_initerations_pop18_bicg5_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv" "thei_llvm_fpga_pop_i2_initerations_pop18_bicg5_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672832241 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672832254 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672832310 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672832326 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672832341 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B3:thebb_bicg_B3|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region|acl_data_fifo:theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53\|bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53\|bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4 " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pipeline_keep_going_bicg4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going_4_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|bicg_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_bicg4_reg " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going_4_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|bicg_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_bicg4_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_bicg4_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_bicg1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_bicg1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_bicg1\|acl_pop:pop1\"" {  } { { "db/ip/bicg/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_bicg1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_bicg1\|acl_push:push\"" {  } { { "db/ip/bicg/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_bicg1\|acl_push:push\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_bicg1\|acl_push:push\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_bicg4\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 11995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37\|bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg:thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37\|bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg:thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29 " "Elaborating entity \"bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 12111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29\|bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0:thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0:thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 12133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0:thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg:thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0:thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg:thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 12155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22\|bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg:thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22\|bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg:thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i2_cleanups_push19_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_cleanups_push19_0:thei_llvm_fpga_push_i2_cleanups_push19_bicg60 " "Elaborating entity \"bicg_i_llvm_fpga_push_i2_cleanups_push19_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_cleanups_push19_0:thei_llvm_fpga_push_i2_cleanups_push19_bicg60\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i2_cleanups_push19_bicg60" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 12408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_cleanups_push19_0:thei_llvm_fpga_push_i2_cleanups_push19_bicg60\|acl_push:thei_llvm_fpga_push_i2_cleanups_push19_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_cleanups_push19_0:thei_llvm_fpga_push_i2_cleanups_push19_bicg60\|acl_push:thei_llvm_fpga_push_i2_cleanups_push19_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv" "thei_llvm_fpga_push_i2_cleanups_push19_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_cleanups_push19_0:thei_llvm_fpga_push_i2_cleanups_push19_bicg60\|bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg:thei_llvm_fpga_push_i2_cleanups_push19_bicg60_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_push_i2_cleanups_push19_0:thei_llvm_fpga_push_i2_cleanups_push19_bicg60\|bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg:thei_llvm_fpga_push_i2_cleanups_push19_bicg60_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv" "thei_llvm_fpga_push_i2_cleanups_push19_bicg60_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0:thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0:thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 12451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0:thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0\|bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg:thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0:thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0\|bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg:thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0.sv" "thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672832988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_mem_unnamed_16_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_16_bicg0:thei_llvm_fpga_mem_unnamed_bicg16_bicg44 " "Elaborating entity \"bicg_i_llvm_fpga_mem_unnamed_16_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_16_bicg0:thei_llvm_fpga_mem_unnamed_bicg16_bicg44\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_unnamed_bicg16_bicg44" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 13210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_readdata_reg_unnamed_16_bicg4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_16_bicg0:thei_llvm_fpga_mem_unnamed_bicg16_bicg44\|bicg_readdata_reg_unnamed_16_bicg4:thereaddata_reg_unnamed_bicg16_bicg4 " "Elaborating entity \"bicg_readdata_reg_unnamed_16_bicg4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_16_bicg0:thei_llvm_fpga_mem_unnamed_bicg16_bicg44\|bicg_readdata_reg_unnamed_16_bicg4:thereaddata_reg_unnamed_bicg16_bicg4\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_16_bicg0.sv" "thereaddata_reg_unnamed_bicg16_bicg4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_16_bicg0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_mem_unnamed_12_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_12_bicg0:thei_llvm_fpga_mem_unnamed_bicg12_bicg24 " "Elaborating entity \"bicg_i_llvm_fpga_mem_unnamed_12_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_12_bicg0:thei_llvm_fpga_mem_unnamed_bicg12_bicg24\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_unnamed_bicg12_bicg24" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3_stall_region.sv" 13814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_readdata_reg_unnamed_12_bicg1 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_12_bicg0:thei_llvm_fpga_mem_unnamed_bicg12_bicg24\|bicg_readdata_reg_unnamed_12_bicg1:thereaddata_reg_unnamed_bicg12_bicg1 " "Elaborating entity \"bicg_readdata_reg_unnamed_12_bicg1\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_bb_B3_stall_region:thebb_bicg_B3_stall_region\|bicg_i_llvm_fpga_mem_unnamed_12_bicg0:thei_llvm_fpga_mem_unnamed_bicg12_bicg24\|bicg_readdata_reg_unnamed_12_bicg1:thereaddata_reg_unnamed_bicg12_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_12_bicg0.sv" "thereaddata_reg_unnamed_bicg12_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_12_bicg0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B3_branch bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_B3_branch:thebicg_B3_branch " "Elaborating entity \"bicg_B3_branch\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3:thebb_bicg_B3\|bicg_B3_branch:thebicg_B3_branch\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b3.sv" "thebicg_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b3.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B3_sr_1 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3_sr_1:thebb_bicg_B3_sr_1_aunroll_x " "Elaborating entity \"bicg_bb_B3_sr_1\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B3_sr_1:thebb_bicg_B3_sr_1_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B3_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_loop_limiter_1 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_1:theloop_limiter_bicg1 " "Elaborating entity \"bicg_loop_limiter_1\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_1:theloop_limiter_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "theloop_limiter_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_1:theloop_limiter_bicg1\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_1:theloop_limiter_bicg1\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/bicg/submodules/bicg_loop_limiter_1.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_loop_limiter_1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672833824 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_loop_limiter_1:theloop_limiter_bicg1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672833824 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_loop_limiter_1:theloop_limiter_bicg1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672833825 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_loop_limiter_1:theloop_limiter_bicg1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672833825 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_loop_limiter_1:theloop_limiter_bicg1|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_1:theloop_limiter_bicg1\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_1:theloop_limiter_bicg1\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going22_2_sr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going22_2_sr:thei_llvm_fpga_pipeline_keep_going22_bicg2_sr " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going22_2_sr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going22_2_sr:thei_llvm_fpga_pipeline_keep_going22_bicg2_sr\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thei_llvm_fpga_pipeline_keep_going22_bicg2_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B5_sr_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5_sr_0:thebb_bicg_B5_sr_0_aunroll_x " "Elaborating entity \"bicg_bb_B5_sr_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5_sr_0:thebb_bicg_B5_sr_0_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B5_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4 " "Elaborating entity \"bicg_bb_B4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B4_branch bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_B4_branch:thebicg_B4_branch " "Elaborating entity \"bicg_B4_branch\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_B4_branch:thebicg_B4_branch\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b4.sv" "thebicg_B4_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B4_merge bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_B4_merge:thebicg_B4_merge " "Elaborating entity \"bicg_B4_merge\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_B4_merge:thebicg_B4_merge\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b4.sv" "thebicg_B4_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B4_stall_region bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region " "Elaborating entity \"bicg_bb_B4_stall_region\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b4.sv" "thebb_bicg_B4_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672833950 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B4:thebb_bicg_B4|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672833959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672833960 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B4:thebb_bicg_B4|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834023 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672834023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_rp32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_rp32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_rp32 " "Found entity 1: dpram_rp32" {  } { { "db/dpram_rp32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/dpram_rp32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672834069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672834069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_rp32 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_rp32:auto_generated " "Elaborating entity \"dpram_rp32\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_rp32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672834138 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B4:thebb_bicg_B4|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672834138 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B4:thebb_bicg_B4|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1\|bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0:thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0:thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0:thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0\|bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg:thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0:thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0\|bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg:thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0.sv" "thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0:thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0:thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0:thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3\|bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg:thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0:thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3\|bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg:thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0.sv" "thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_mem_memdep_6_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_mem_memdep_6_0:thei_llvm_fpga_mem_memdep_6_bicg2 " "Elaborating entity \"bicg_i_llvm_fpga_mem_memdep_6_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B4:thebb_bicg_B4\|bicg_bb_B4_stall_region:thebb_bicg_B4_stall_region\|bicg_i_llvm_fpga_mem_memdep_6_0:thei_llvm_fpga_mem_memdep_6_bicg2\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" "thei_llvm_fpga_mem_memdep_6_bicg2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b4_stall_region.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B2 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2 " "Elaborating entity \"bicg_bb_B2\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B2_branch bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_B2_branch:thebicg_B2_branch " "Elaborating entity \"bicg_B2_branch\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_B2_branch:thebicg_B2_branch\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2.sv" "thebicg_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B2_merge bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_B2_merge:thebicg_B2_merge " "Elaborating entity \"bicg_B2_merge\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_B2_merge:thebicg_B2_merge\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2.sv" "thebicg_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B2_stall_region bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region " "Elaborating entity \"bicg_bb_B2_stall_region\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2.sv" "thebb_bicg_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0:thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0:thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0:thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg:thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0:thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5\|bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg:thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0:thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0:thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0:thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg:thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0:thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4\|bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg:thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672834817 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672834835 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672834868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672834885 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672834885 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_6v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672834931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_6v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_6v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_6v62 " "Found entity 1: altera_syncram_6v62" {  } { { "db/altera_syncram_6v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672834931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672834931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_6v62 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated " "Elaborating entity \"altera_syncram_6v62\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h4b4 " "Found entity 1: altsyncram_h4b4" {  } { { "db/altsyncram_h4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_h4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672834986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672834986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h4b4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\|altsyncram_h4b4:altsyncram1 " "Elaborating entity \"altsyncram_h4b4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\|altsyncram_h4b4:altsyncram1\"" {  } { { "db/altera_syncram_6v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672834989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835016 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835032 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835053 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x " "Elaborating entity \"bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x " "Elaborating entity \"bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv" "thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i32_i_072_push9_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i32_i_072_push9_0:thei_llvm_fpga_push_i32_i_072_push9_bicg10 " "Elaborating entity \"bicg_i_llvm_fpga_push_i32_i_072_push9_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i32_i_072_push9_0:thei_llvm_fpga_push_i32_i_072_push9_bicg10\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" "thei_llvm_fpga_push_i32_i_072_push9_bicg10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i32_i_072_push9_0:thei_llvm_fpga_push_i32_i_072_push9_bicg10\|acl_push:thei_llvm_fpga_push_i32_i_072_push9_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i32_i_072_push9_0:thei_llvm_fpga_push_i32_i_072_push9_bicg10\|acl_push:thei_llvm_fpga_push_i32_i_072_push9_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_i_072_push9_0.sv" "thei_llvm_fpga_push_i32_i_072_push9_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i32_i_072_push9_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i32_i_072_push9_0:thei_llvm_fpga_push_i32_i_072_push9_bicg10\|acl_push:thei_llvm_fpga_push_i32_i_072_push9_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i32_i_072_push9_0:thei_llvm_fpga_push_i32_i_072_push9_bicg10\|acl_push:thei_llvm_fpga_push_i32_i_072_push9_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835181 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|bicg_i_llvm_fpga_push_i32_i_072_push9_0:thei_llvm_fpga_push_i32_i_072_push9_bicg10|acl_push:thei_llvm_fpga_push_i32_i_072_push9_bicg1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835181 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|bicg_i_llvm_fpga_push_i32_i_072_push9_0:thei_llvm_fpga_push_i32_i_072_push9_bicg10|acl_push:thei_llvm_fpga_push_i32_i_072_push9_bicg1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i32_i_072_pop9_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_pop_i32_i_072_pop9_0:thei_llvm_fpga_pop_i32_i_072_pop9_bicg2 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i32_i_072_pop9_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_pop_i32_i_072_pop9_0:thei_llvm_fpga_pop_i32_i_072_pop9_bicg2\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" "thei_llvm_fpga_pop_i32_i_072_pop9_bicg2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg7 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg7\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg7\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg7\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_bicg4 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0:thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x\|bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_bicg4\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_bicg4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x " "Elaborating entity \"bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835290 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835291 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7:thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B2_merge_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_B2_merge_reg:thebicg_B2_merge_reg_aunroll_x " "Elaborating entity \"bicg_B2_merge_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_B2_merge_reg:thebicg_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thebicg_B2_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x " "Elaborating entity \"bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x " "Elaborating entity \"bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv" "thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9 " "Elaborating entity \"bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1\|acl_data_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835403 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835403 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_bicg3 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_bicg3\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_bicg3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_notexitcond23_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i1_notexitcond23_0:thei_llvm_fpga_push_i1_notexitcond23_bicg7 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_notexitcond23_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i1_notexitcond23_0:thei_llvm_fpga_push_i1_notexitcond23_bicg7\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" "thei_llvm_fpga_push_i1_notexitcond23_bicg7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i1_notexitcond23_0:thei_llvm_fpga_push_i1_notexitcond23_bicg7\|acl_push:thei_llvm_fpga_push_i1_notexitcond23_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i1_notexitcond23_0:thei_llvm_fpga_push_i1_notexitcond23_bicg7\|acl_push:thei_llvm_fpga_push_i1_notexitcond23_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond23_0.sv" "thei_llvm_fpga_push_i1_notexitcond23_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_i1_notexitcond23_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going22_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_pipeline_keep_going22_0:thei_llvm_fpga_pipeline_keep_going22_bicg2 " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going22_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_pipeline_keep_going22_0:thei_llvm_fpga_pipeline_keep_going22_bicg2\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" "thei_llvm_fpga_pipeline_keep_going22_bicg2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_pipeline_keep_going22_0:thei_llvm_fpga_pipeline_keep_going22_bicg2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going22_bicg1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_pipeline_keep_going22_0:thei_llvm_fpga_pipeline_keep_going22_bicg2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going22_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_0.sv" "thei_llvm_fpga_pipeline_keep_going22_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pipeline_keep_going22_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835473 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/bicg/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672835474 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|bicg_i_llvm_fpga_pipeline_keep_going22_0:thei_llvm_fpga_pipeline_keep_going22_bicg2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going22_bicg1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/bicg/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672835474 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|bicg_i_llvm_fpga_pipeline_keep_going22_0:thei_llvm_fpga_pipeline_keep_going22_bicg2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going22_bicg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_pipeline_keep_going22_0:thei_llvm_fpga_pipeline_keep_going22_bicg2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going22_bicg1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0:thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x\|bicg_i_llvm_fpga_pipeline_keep_going22_0:thei_llvm_fpga_pipeline_keep_going22_bicg2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going22_bicg1\|acl_staging_reg:asr\"" {  } { { "db/ip/bicg/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x " "Elaborating entity \"bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835516 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835516 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1:thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3 " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3\|bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/bicg/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/bicg/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835597 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/bicg/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672835615 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B2:thebb_bicg_B2|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672835747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 160 " "Parameter \"width_a\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 160 " "Parameter \"width_b\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672835778 ""}  } { { "db/ip/bicg/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672835778 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_h572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_h572.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672835821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_h572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_h572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_h572 " "Found entity 1: altera_syncram_h572" {  } { { "db/altera_syncram_h572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_h572.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672835822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672835822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_h572 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_h572:auto_generated " "Elaborating entity \"altera_syncram_h572\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_h572:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sab4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sab4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sab4 " "Found entity 1: altsyncram_sab4" {  } { { "db/altsyncram_sab4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altsyncram_sab4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672835920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672835920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sab4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_h572:auto_generated\|altsyncram_sab4:altsyncram1 " "Elaborating entity \"altsyncram_sab4\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_h572:auto_generated\|altsyncram_sab4:altsyncram1\"" {  } { { "db/altera_syncram_h572.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/altera_syncram_h572.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672835923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_mem_unnamed_8_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_mem_unnamed_8_bicg0:thei_llvm_fpga_mem_unnamed_bicg8_bicg9 " "Elaborating entity \"bicg_i_llvm_fpga_mem_unnamed_8_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_mem_unnamed_8_bicg0:thei_llvm_fpga_mem_unnamed_bicg8_bicg9\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_unnamed_bicg8_bicg9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b2_stall_region.sv" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_readdata_reg_unnamed_8_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_mem_unnamed_8_bicg0:thei_llvm_fpga_mem_unnamed_bicg8_bicg9\|bicg_readdata_reg_unnamed_8_bicg0:thereaddata_reg_unnamed_bicg8_bicg0 " "Elaborating entity \"bicg_readdata_reg_unnamed_8_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2:thebb_bicg_B2\|bicg_bb_B2_stall_region:thebb_bicg_B2_stall_region\|bicg_i_llvm_fpga_mem_unnamed_8_bicg0:thei_llvm_fpga_mem_unnamed_bicg8_bicg9\|bicg_readdata_reg_unnamed_8_bicg0:thereaddata_reg_unnamed_bicg8_bicg0\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_8_bicg0.sv" "thereaddata_reg_unnamed_bicg8_bicg0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_mem_unnamed_8_bicg0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B2_sr_1 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2_sr_1:thebb_bicg_B2_sr_1_aunroll_x " "Elaborating entity \"bicg_bb_B2_sr_1\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B2_sr_1:thebb_bicg_B2_sr_1_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B2_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_loop_limiter_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_0:theloop_limiter_bicg0 " "Elaborating entity \"bicg_loop_limiter_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_0:theloop_limiter_bicg0\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "theloop_limiter_bicg0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_0:theloop_limiter_bicg0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_loop_limiter_0:theloop_limiter_bicg0\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/bicg/submodules/bicg_loop_limiter_0.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672836368 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_loop_limiter_0:theloop_limiter_bicg0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672836369 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_loop_limiter_0:theloop_limiter_bicg0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672836369 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_loop_limiter_0:theloop_limiter_bicg0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672836369 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_loop_limiter_0:theloop_limiter_bicg0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going26_1_sr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going26_1_sr:thei_llvm_fpga_pipeline_keep_going26_bicg1_sr " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going26_1_sr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_i_llvm_fpga_pipeline_keep_going26_1_sr:thei_llvm_fpga_pipeline_keep_going26_bicg1_sr\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thei_llvm_fpga_pipeline_keep_going26_bicg1_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B1_start bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start " "Elaborating entity \"bicg_bb_B1_start\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B1_start_merge bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_B1_start_merge:thebicg_B1_start_merge " "Elaborating entity \"bicg_B1_start_merge\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_B1_start_merge:thebicg_B1_start_merge\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start.sv" "thebicg_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B1_start_branch bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_B1_start_branch:thebicg_B1_start_branch " "Elaborating entity \"bicg_B1_start_branch\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_B1_start_branch:thebicg_B1_start_branch\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start.sv" "thebicg_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B1_start_stall_region bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region " "Elaborating entity \"bicg_bb_B1_start_stall_region\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start.sv" "thebb_bicg_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B1_start_merge_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_B1_start_merge_reg:thebicg_B1_start_merge_reg " "Elaborating entity \"bicg_B1_start_merge_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_B1_start_merge_reg:thebicg_B1_start_merge_reg\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thebicg_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x " "Elaborating entity \"bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x " "Elaborating entity \"bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" "thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pipeline_keep_going26_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_llvm_fpga_pipeline_keep_going26_0:thei_llvm_fpga_pipeline_keep_going26_bicg1 " "Elaborating entity \"bicg_i_llvm_fpga_pipeline_keep_going26_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_llvm_fpga_pipeline_keep_going26_0:thei_llvm_fpga_pipeline_keep_going26_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" "thei_llvm_fpga_pipeline_keep_going26_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_i1_notexitcond27_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i1_notexitcond27_0:thei_llvm_fpga_push_i1_notexitcond27_bicg2 " "Elaborating entity \"bicg_i_llvm_fpga_push_i1_notexitcond27_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_llvm_fpga_push_i1_notexitcond27_0:thei_llvm_fpga_push_i1_notexitcond27_bicg2\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" "thei_llvm_fpga_push_i1_notexitcond27_bicg2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x " "Elaborating entity \"bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x\|bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672836563 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B1_start:thebb_bicg_B1_start|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672836563 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B1_start:thebb_bicg_B1_start|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region|bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0:thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1 " "Elaborating entity \"bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1\|bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1\|bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg13 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg13\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg13\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg13\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg12 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg12\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg12\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg12\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg5_bicg11 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg5_bicg11\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg5_bicg11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg4_bicg10 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg4_bicg10\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg4_bicg10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg3_bicg9 " "Elaborating entity \"bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg3_bicg9\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg3_bicg9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_iord_bl_call_unnamed_bicg2_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_iord_bl_call_unnamed_bicg2_bicg0:thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x " "Elaborating entity \"bicg_i_iord_bl_call_unnamed_bicg2_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_iord_bl_call_unnamed_bicg2_bicg0:thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" "thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b1_start_stall_region.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_iord_bl_call_unnamed_bicg2_bicg0:thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_iord_bl_call_unnamed_bicg2_bicg0:thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/bicg/submodules/bicg_i_iord_bl_call_unnamed_bicg2_bicg0.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_iord_bl_call_unnamed_bicg2_bicg0.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_iord_bl_call_unnamed_bicg2_bicg0:thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_iord_bl_call_unnamed_bicg2_bicg0:thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/bicg/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_iord_bl_call_unnamed_bicg2_bicg0:thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B1_start:thebb_bicg_B1_start\|bicg_bb_B1_start_stall_region:thebb_bicg_B1_start_stall_region\|bicg_i_iord_bl_call_unnamed_bicg2_bicg0:thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/bicg/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B5 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5 " "Elaborating entity \"bicg_bb_B5\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B5_merge bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_B5_merge:thebicg_B5_merge " "Elaborating entity \"bicg_B5_merge\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_B5_merge:thebicg_B5_merge\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b5.sv" "thebicg_B5_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b5.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B5_branch bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_B5_branch:thebicg_B5_branch " "Elaborating entity \"bicg_B5_branch\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_B5_branch:thebicg_B5_branch\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b5.sv" "thebicg_B5_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b5.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B5_stall_region bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region " "Elaborating entity \"bicg_bb_B5_stall_region\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b5.sv" "thebb_bicg_B5_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b5.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_token_i1_throttle_push_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1 " "Elaborating entity \"bicg_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b5_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b5_stall_region.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_bicg1 " "Elaborating entity \"acl_push\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/bicg/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_bicg1_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_bicg1_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_bicg1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_iowr_bl_return_unnamed_bicg17_bicg0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_iowr_bl_return_unnamed_bicg17_bicg0:thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0 " "Elaborating entity \"bicg_i_iowr_bl_return_unnamed_bicg17_bicg0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_iowr_bl_return_unnamed_bicg17_bicg0:thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b5_stall_region.sv" "thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b5_stall_region.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_iowr_bl_return_unnamed_bicg17_bicg0:thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_iowr_bl_return_unnamed_bicg17_bicg0:thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0\|hld_iowr:theiowr\"" {  } { { "db/ip/bicg/submodules/bicg_i_iowr_bl_return_unnamed_bicg17_bicg0.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_iowr_bl_return_unnamed_bicg17_bicg0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_iowr_bl_return_unnamed_bicg17_bicg0:thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_iowr_bl_return_unnamed_bicg17_bicg0:thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/bicg/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836922 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/bicg/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672836923 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|bicg_bb_B5:thebb_bicg_B5|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region|bicg_i_iowr_bl_return_unnamed_bicg17_bicg0:thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B1_start_x\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebicg_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836935 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672836937 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|hld_loop_profiler:thebicg_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836945 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672836946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B2_x\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebicg_B2_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836957 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672836957 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|hld_loop_profiler:thebicg_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836966 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672836967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B3_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B3_x\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebicg_B3_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836975 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672836976 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_function_wrapper:bicg_internal|bicg_function:thebicg_function|hld_loop_profiler:thebicg_B3_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B3_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|hld_loop_profiler:thebicg_B3_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836984 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/bicg/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672836987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B0_runOnce bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce " "Elaborating entity \"bicg_bb_B0_runOnce\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\"" {  } { { "db/ip/bicg/submodules/bicg_function.sv" "thebb_bicg_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function.sv" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672836993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B0_runOnce_branch bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_B0_runOnce_branch:thebicg_B0_runOnce_branch " "Elaborating entity \"bicg_B0_runOnce_branch\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_B0_runOnce_branch:thebicg_B0_runOnce_branch\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" "thebicg_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_bb_B0_runOnce_stall_region bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region " "Elaborating entity \"bicg_bb_B0_runOnce_stall_region\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" "thebb_bicg_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B0_runOnce_merge_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_B0_runOnce_merge_reg:thebicg_B0_runOnce_merge_reg " "Elaborating entity \"bicg_B0_runOnce_merge_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_B0_runOnce_merge_reg:thebicg_B0_runOnce_merge_reg\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" "thebicg_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_token_i1_wt_limpush_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_bicg1 " "Elaborating entity \"bicg_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_bicg1\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_bicg1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_bicg1\|bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_bicg1_reg " "Elaborating entity \"bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_bicg1\|bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_bicg1_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_bicg1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0 " "Elaborating entity \"bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0\|bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0_reg " "Elaborating entity \"bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_bb_B0_runOnce_stall_region:thebb_bicg_B0_runOnce_stall_region\|bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0\|bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0_reg\"" {  } { { "db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_B0_runOnce_merge bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_B0_runOnce_merge:thebicg_B0_runOnce_merge " "Elaborating entity \"bicg_B0_runOnce_merge\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B0_runOnce:thebb_bicg_B0_runOnce\|bicg_B0_runOnce_merge:thebicg_B0_runOnce_merge\"" {  } { { "db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" "thebicg_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/bicg/submodules/bicg_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_function_wrapper.sv" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicg_internal_ic_14049998284551828450 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"bicg_internal_ic_14049998284551828450\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bicg_internal.v(410) " "Verilog HDL assignment warning at bicg_internal.v(410): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837145 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837306 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 391 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672837308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837314 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 399 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672837316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837322 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 403 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672837323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837329 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 408 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672837330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837339 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837358 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[2\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837376 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[3\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[3\].m_endp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[3\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837392 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[3].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[4\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[4\].m_endp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[4\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837412 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[4].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[5\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[5\].m_endp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[5\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837430 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[5].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[6\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[6\].m_endp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "m\[6\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/bicg/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837450 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[6].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/bicg/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/bicg/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686672837493 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/bicg/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/bicg/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672837507 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/bicg/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/bicg/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686672837533 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837594 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/bicg/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837599 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/bicg/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837612 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/bicg/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672837613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/bicg/submodules/bicg_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/bicg_internal.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/bicg/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672837704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/bicg/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686672837706 "|quartus_compile|bicg:bicg_inst|bicg_internal:bicg_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686672842959 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686672842959 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686672842959 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686672842959 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "147 " "147 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686672854887 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686672854988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672855144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "858 " "Implemented 858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "356 " "Implemented 356 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686672855327 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686672855327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "429 " "Implemented 429 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686672855327 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686672855327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686672855327 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "bicg_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/quartus_compile.sv" 85 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672855349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bicg:bicg_inst\|avmm_1_rw_address\[0\] GND " "Pin \"bicg:bicg_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/bicg/bicg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672859400 "|quartus_compile|bicg:bicg_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bicg:bicg_inst\|avmm_1_rw_address\[1\] GND " "Pin \"bicg:bicg_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/bicg/bicg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672859400 "|quartus_compile|bicg:bicg_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bicg:bicg_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"bicg:bicg_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/bicg/bicg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672859400 "|quartus_compile|bicg:bicg_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bicg:bicg_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"bicg:bicg_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/bicg/bicg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672859400 "|quartus_compile|bicg:bicg_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bicg:bicg_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"bicg:bicg_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/bicg/bicg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672859400 "|quartus_compile|bicg:bicg_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bicg:bicg_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"bicg:bicg_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/bicg/bicg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/bicg.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672859400 "|quartus_compile|bicg:bicg_inst|avmm_1_rw_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686672859400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672860004 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"bicg:bicg_inst\|bicg_internal:bicg_internal_inst\|bicg_function_wrapper:bicg_internal\|bicg_function:thebicg_function\|bicg_bb_B5:thebb_bicg_B5\|bicg_bb_B5_stall_region:thebb_bicg_B5_stall_region\|bicg_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_bicg1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/bicg/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/db/ip/bicg/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672863159 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686672863159 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3324 " "3324 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686672863352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12305 " "Implemented 12305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "356 " "Implemented 356 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686672863545 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686672863545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10947 " "Implemented 10947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686672863545 ""} { "Info" "ICUT_CUT_TM_RAMS" "926 " "Implemented 926 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686672863545 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686672863545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686672863545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672864592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5233 " "Peak virtual memory: 5233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686672866698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 18:14:26 2023 " "Processing ended: Tue Jun 13 18:14:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686672866698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686672866698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686672866698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672866698 ""}
