
---------- Begin Simulation Statistics ----------
final_tick                                 1284784000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162182                       # Simulator instruction rate (inst/s)
host_mem_usage                                4422496                       # Number of bytes of host memory used
host_op_rate                                   292547                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.82                       # Real time elapsed on the host
host_tick_rate                               86698865                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2403350                       # Number of instructions simulated
sim_ops                                       4335235                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001285                       # Number of seconds simulated
sim_ticks                                  1284784000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               524442                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25963                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            535027                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             293333                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          524442                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           231109                       # Number of indirect misses.
system.cpu.branchPred.lookups                  592289                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23029                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14395                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2840279                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2083089                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26067                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     447424                       # Number of branches committed
system.cpu.commit.bw_lim_events                718611                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             761                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          882461                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2403350                       # Number of instructions committed
system.cpu.commit.committedOps                4335235                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2798349                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.549212                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1386135     49.53%     49.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       198235      7.08%     56.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       223548      7.99%     64.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       271820      9.71%     74.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       718611     25.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2798349                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     116653                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                21143                       # Number of function calls committed.
system.cpu.commit.int_insts                   4244578                       # Number of committed integer instructions.
system.cpu.commit.loads                        566571                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        25947      0.60%      0.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3397830     78.38%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36064      0.83%     79.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2872      0.07%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.14%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           35250      0.81%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           18470      0.43%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          12844      0.30%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1082      0.02%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          540967     12.48%     94.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218561      5.04%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        25604      0.59%     99.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12195      0.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4335235                       # Class of committed instruction
system.cpu.commit.refs                         797327                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2403350                       # Number of Instructions Simulated
system.cpu.committedOps                       4335235                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.336452                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.336452                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        11601                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        39066                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        60186                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4878                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1192585                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5439963                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   380206                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1346453                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26131                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93772                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      648696                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2117                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      248992                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           218                       # TLB misses on write requests
system.cpu.fetch.Branches                      592289                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    324080                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2588990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6452                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3168029                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           710                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52262                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184401                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             423176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             316362                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.986322                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3039147                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.880157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.920727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1477165     48.60%     48.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    92990      3.06%     51.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    71338      2.35%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   112207      3.69%     57.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1285447     42.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3039147                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    194009                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   103056                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    255462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    255462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    255462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    255462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    255462400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    255462400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      7932000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      7931200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       560800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       560800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      8295200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      8138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      8094000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      8246800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     91164800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     91200000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     91153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     91238000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1948415200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          172814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30717                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   477438                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.514620                       # Inst execution rate
system.cpu.iew.exec_refs                       898486                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     248983                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  714394                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                678308                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                944                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               575                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               261752                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5217625                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                649503                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37969                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4864901                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3472                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7852                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26131                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14311                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           720                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            64965                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       111735                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30995                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22730                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7987                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6575931                       # num instructions consuming a value
system.cpu.iew.wb_count                       4843216                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570368                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3750703                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.507869                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4849746                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7443231                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4081467                       # number of integer regfile writes
system.cpu.ipc                               0.748250                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.748250                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             31832      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3831941     78.16%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   49      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39609      0.81%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4322      0.09%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1290      0.03%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6906      0.14%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39071      0.80%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20314      0.41%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               13467      0.27%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2131      0.04%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               627348     12.80%     94.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              239192      4.88%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           32005      0.65%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13348      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4902873                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  133890                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              269030                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       130172                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             175975                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4737151                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12596161                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4713044                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5924102                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5216511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4902873                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1114                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          882379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20301                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            353                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1282185                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3039147                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.613240                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.659923                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1364025     44.88%     44.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              222729      7.33%     52.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              364190     11.98%     64.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              401048     13.20%     77.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              687155     22.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3039147                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526442                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      324204                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           391                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11533                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3633                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               678308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              261752                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1871025                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3211961                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     58                       # Number of system calls
system.cpu.rename.BlockCycles                  865227                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5648267                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               38                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46630                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   433707                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17520                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6357                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13946145                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5361021                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7015189                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1378169                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 212799                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26131                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                316390                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1366899                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            230172                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8369832                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19523                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                892                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    226173                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            942                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7297434                       # The number of ROB reads
system.cpu.rob.rob_writes                    10677101                       # The number of ROB writes
system.cpu.timesIdled                            1695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        25318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          51914                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              602                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued         2137                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified           2138                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              198                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1804                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12019                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2749                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2749                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15208                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        49737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        49737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1264704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1264704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1264704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17957                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17957    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17957                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15712779                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           38968121                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               23037                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          9535                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             29766                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               2935                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3560                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3560                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          23037                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11012                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        67496                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   78508                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       240256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1956544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2196800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             16922                       # Total snoops (count)
system.l2bus.snoopTraffic                      115648                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              43516                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014179                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118423                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    42900     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      615      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                43516                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            27408798                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             29360699                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4509996                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       318449                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           318449                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       318449                       # number of overall hits
system.cpu.icache.overall_hits::total          318449                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5630                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5630                       # number of overall misses
system.cpu.icache.overall_misses::total          5630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    275408000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    275408000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    275408000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    275408000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       324079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       324079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       324079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       324079                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017372                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48917.939609                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48917.939609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48917.939609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48917.939609                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst         1873                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1873                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1873                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1873                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    208478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    208478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    208478000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    208478000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011593                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011593                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011593                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011593                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55490.550972                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55490.550972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55490.550972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55490.550972                       # average overall mshr miss latency
system.cpu.icache.replacements                   3501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       318449                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          318449                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5630                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    275408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    275408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       324079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       324079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48917.939609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48917.939609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    208478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    208478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55490.550972                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55490.550972                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.835234                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              278851                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3501                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             79.648957                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.835234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            651915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           651915                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       771349                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           771349                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       771349                       # number of overall hits
system.cpu.dcache.overall_hits::total          771349                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41941                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41941                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41941                       # number of overall misses
system.cpu.dcache.overall_misses::total         41941                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1890327998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1890327998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1890327998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1890327998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       813290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       813290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       813290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       813290                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45071.123674                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45071.123674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45071.123674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45071.123674                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32083                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          258                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               873                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.750286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          129                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1904                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         7731                       # number of writebacks
system.cpu.dcache.writebacks::total              7731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26388                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26388                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        15553                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15553                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         7287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22840                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    718433198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    718433198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    718433198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    313105226                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1031538424                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028083                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46192.580081                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46192.580081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46192.580081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 42967.644573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45163.678809                       # average overall mshr miss latency
system.cpu.dcache.replacements                  21816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       544287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          544287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        38241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1679560400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1679560400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       582528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       582528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43920.410031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43920.410031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    515652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    515652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42992.496248                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42992.496248                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       227062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         227062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    210767598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    210767598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       230762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       230762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56964.215676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56964.215676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    202781198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    202781198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56977.015454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56977.015454                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         7287                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         7287                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    313105226                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    313105226                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 42967.644573                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 42967.644573                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.075842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              790338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.227448                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   729.826652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   254.249190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.712721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.248290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          604                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          598                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.589844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1649420                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1649420                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             857                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            6158                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         3144                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               10159                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            857                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           6158                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         3144                       # number of overall hits
system.l2cache.overall_hits::total              10159                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2897                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          9395                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         4143                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             16435                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2897                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         9395                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         4143                       # number of overall misses
system.l2cache.overall_misses::total            16435                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    196731200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    647502800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    281448167                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1125682167                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    196731200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    647502800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    281448167                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1125682167                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3754                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        15553                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         7287                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           26594                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3754                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        15553                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         7287                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          26594                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.771710                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604064                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.568547                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.617997                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.771710                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604064                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.568547                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.617997                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67908.595098                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68919.936136                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67933.421916                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68492.982476                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67908.595098                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68919.936136                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67933.421916                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68492.982476                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1804                       # number of writebacks
system.l2cache.writebacks::total                 1804                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher          201                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total            211                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher          201                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total           211                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2897                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         9385                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3942                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        16224                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2897                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         9385                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3942                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher         1733                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        17957                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    173555200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    571968000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    242243218                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    987766418                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    173555200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    571968000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242243218                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher    106229785                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1093996203                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.771710                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603421                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.540963                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.610062                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.771710                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603421                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.540963                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.675227                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59908.595098                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60944.912094                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61451.856418                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60883.038585                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59908.595098                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60944.912094                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61451.856418                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61298.202539                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60923.105363                       # average overall mshr miss latency
system.l2cache.replacements                     13984                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         7731                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7731                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         7731                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7731                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          440                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          440                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher         1733                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total         1733                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher    106229785                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total    106229785                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61298.202539                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61298.202539                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          809                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              809                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2751                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2751                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    191589600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    191589600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         3560                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3560                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.772753                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.772753                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69643.620502                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69643.620502                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2749                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2749                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    169555600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    169555600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.772191                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.772191                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61679.010549                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61679.010549                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          857                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5349                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         3144                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         9350                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2897                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6644                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         4143                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        13684                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    196731200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    455913200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    281448167                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    934092567                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3754                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11993                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         7287                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        23034                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.771710                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.553990                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.568547                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.594078                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67908.595098                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68620.288983                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67933.421916                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68261.660845                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          201                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total          209                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2897                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6636                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3942                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        13475                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    173555200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    402412400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    242243218                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    818210818                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.771710                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.553323                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.540963                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.585005                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59908.595098                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60640.807715                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61451.856418                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60720.654397                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3769.329884                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  39291                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                13984                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.809711                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    21.216736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   394.352428                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2302.210677                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   817.153242                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   234.396801                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005180                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.096277                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.562063                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.199500                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.057226                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.920247                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1696                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2400                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          812                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          878                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          867                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1321                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.414062                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               433280                       # Number of tag accesses
system.l2cache.tags.data_accesses              433280                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1284784000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          185408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          600640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       252288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher       110912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1149248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       185408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         185408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       115456                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           115456                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2897                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             9385                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3942                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher         1733                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                17957                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1804                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1804                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          144310639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          467502709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196366082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     86327352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              894506781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     144310639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         144310639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        89864133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              89864133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        89864133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         144310639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         467502709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196366082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     86327352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             984370914                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3765599200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111357                       # Simulator instruction rate (inst/s)
host_mem_usage                                4426592                       # Number of bytes of host memory used
host_op_rate                                   204408                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    80.81                       # Real time elapsed on the host
host_tick_rate                               30700283                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8998484                       # Number of instructions simulated
sim_ops                                      16517675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002481                       # Number of seconds simulated
sim_ticks                                  2480815200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1182283                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             57213                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1100454                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             525923                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1182283                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           656360                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1335691                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108495                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        44784                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11652824                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4104233                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             57213                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1149059                       # Number of branches committed
system.cpu.commit.bw_lim_events               2115000                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          881513                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6595134                       # Number of instructions committed
system.cpu.commit.committedOps               12182440                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5826736                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.090783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.704344                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1696288     29.11%     29.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1018383     17.48%     46.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       287138      4.93%     51.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       709927     12.18%     63.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2115000     36.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5826736                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     210983                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               103159                       # Number of function calls committed.
system.cpu.commit.int_insts                  12131067                       # Number of committed integer instructions.
system.cpu.commit.loads                       1718929                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        15395      0.13%      0.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9532680     78.25%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7000      0.06%     78.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              235      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4140      0.03%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6158      0.05%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             241      0.00%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             348      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          25190      0.21%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           152      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1637003     13.44%     92.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         783160      6.43%     98.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        81926      0.67%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        88572      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12182440                       # Class of committed instruction
system.cpu.commit.refs                        2590661                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6595134                       # Number of Instructions Simulated
system.cpu.committedOps                      12182440                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.940396                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.940396                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          114                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          136                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          304                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            36                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                233403                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               13472761                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2029944                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3713178                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  57241                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 40944                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1792997                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           149                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      914039                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                     1335691                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1045259                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3916646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 13189                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        7332366                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  114482                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.215363                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2100823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             634418                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.182251                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6074710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.249530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.849772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2238187     36.84%     36.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   196287      3.23%     40.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   364899      6.01%     46.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   362191      5.96%     52.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2913146     47.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6074710                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    164055                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   121058                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    666801200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    666801200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    666801200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    666800800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    666801200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    666801200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1546400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1546800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       453200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       452800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       453200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       453200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      3280400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      3281200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      3283200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      3283200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    273090000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    272632400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    272326000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    274723200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5111612000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          127328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                70633                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1196717                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.050103                       # Inst execution rate
system.cpu.iew.exec_refs                      2693043                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     909033                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  201836                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1853631                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2517                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               198                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               965243                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13063953                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1784010                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             92715                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12714817                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    100                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   286                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  57241                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   439                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            80819                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       134702                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        93512                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        61738                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8895                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17377180                       # num instructions consuming a value
system.cpu.iew.wb_count                      12674206                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531139                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9229704                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.043555                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12687483                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 21345773                       # number of integer regfile reads
system.cpu.int_regfile_writes                10440259                       # number of integer regfile writes
system.cpu.ipc                               1.063382                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.063382                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28502      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10002018     78.09%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7454      0.06%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   279      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4251      0.03%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 280      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6222      0.05%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  501      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  526      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25271      0.20%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                300      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1722517     13.45%     92.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              834388      6.51%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86382      0.67%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          88641      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12807532                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  216400                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              432850                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       212199                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             224625                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12562630                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           31293631                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12462007                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13720871                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13058727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12807532                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5226                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          881513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             36707                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4090                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1088826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6074710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.108336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.538230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1583279     26.06%     26.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              626466     10.31%     36.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              930957     15.33%     51.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1416880     23.32%     75.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1517128     24.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6074710                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.065052                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1045259                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            16                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             71589                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            20373                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1853631                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              965243                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 5196403                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                          6202038                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                   1000                       # Number of system calls
system.cpu.rename.BlockCycles                  206665                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              14166282                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4166                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2063636                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4327                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   264                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              40064029                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13350762                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15310722                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3717134                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3289                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  57241                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 13211                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1144439                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            170082                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22378944                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          16823                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1208                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     18308                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1238                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     16775689                       # The number of ROB reads
system.cpu.rob.rob_writes                    26378358                       # The number of ROB writes
system.cpu.timesIdled                           32306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        54511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           31                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         109023                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               31                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1066                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                510                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          246                       # Transaction distribution
system.membus.trans_dist::CleanEvict              295                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           511                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        49280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        49280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 525                       # Request fanout histogram
system.membus.reqLayer2.occupancy              820058                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1137642                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               54480                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           577                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             54462                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 31                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                31                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          54481                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       162204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1329                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  163533                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      3460288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3509824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               529                       # Total snoops (count)
system.l2bus.snoopTraffic                       15808                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              55040                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000581                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.024105                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    55008     99.94%     99.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                       32      0.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                55040                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              531999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             43903918                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            64881600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       990658                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           990658                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       990658                       # number of overall hits
system.cpu.icache.overall_hits::total          990658                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        54601                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          54601                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        54601                       # number of overall misses
system.cpu.icache.overall_misses::total         54601                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    580201600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    580201600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    580201600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    580201600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1045259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1045259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1045259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1045259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 10626.208311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10626.208311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 10626.208311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10626.208311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          532                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          532                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          532                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          532                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        54069                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        54069                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        54069                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        54069                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    531526400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    531526400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    531526400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    531526400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051728                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051728                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051728                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051728                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9830.520261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9830.520261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9830.520261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9830.520261                       # average overall mshr miss latency
system.cpu.icache.replacements                  54068                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       990658                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          990658                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        54601                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         54601                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    580201600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    580201600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1045259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1045259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 10626.208311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10626.208311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          532                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        54069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        54069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    531526400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    531526400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9830.520261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9830.520261                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              536436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             54068                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.921506                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2144586                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2144586                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2588239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2588239                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2588239                       # number of overall hits
system.cpu.dcache.overall_hits::total         2588239                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          591                       # number of overall misses
system.cpu.dcache.overall_misses::total           591                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32960800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32960800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32960800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32960800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2588830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2588830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2588830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2588830                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55771.235195                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55771.235195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55771.235195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55771.235195                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               158                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.dcache.writebacks::total               331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          102                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18114800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18114800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18114800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      5555913                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23670713                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000132                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000132                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000132                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53122.580645                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53122.580645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53122.580645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54469.735294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53432.760722                       # average overall mshr miss latency
system.cpu.dcache.replacements                    443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1711532                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1711532                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31833200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31833200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1712092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1712092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        56845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        56845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54877.419355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54877.419355                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       876707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         876707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1127600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1127600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       876738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       876738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36374.193548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36374.193548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1102800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1102800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35574.193548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35574.193548                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          102                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          102                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      5555913                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      5555913                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54469.735294                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54469.735294                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               79858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            180.266366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   545.068899                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   478.931101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.532294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.467706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          476                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          476                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          544                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.464844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.535156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5178103                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5178103                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           53861                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              96                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           29                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               53986                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          53861                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             96                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           29                       # number of overall hits
system.l2cache.overall_hits::total              53986                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           207                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           245                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           73                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               525                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          207                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          245                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           73                       # number of overall misses
system.l2cache.overall_misses::total              525                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     14206800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     16893200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      5250737                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     36350737                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     14206800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     16893200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      5250737                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     36350737                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        54068                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          341                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          102                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           54511                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        54068                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          341                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          102                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          54511                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.003829                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.718475                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.715686                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.009631                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.003829                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.718475                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.715686                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.009631                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68631.884058                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68951.836735                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71927.904110                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69239.499048                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68631.884058                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68951.836735                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71927.904110                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69239.499048                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks            246                       # number of writebacks
system.l2cache.writebacks::total                  246                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          207                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          245                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           73                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          207                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          245                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           73                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     12558800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     14933200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4666737                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     32158737                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     12558800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     14933200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4666737                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     32158737                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.003829                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.718475                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.715686                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.009631                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.003829                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.718475                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.715686                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.009631                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60670.531401                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60951.836735                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63927.904110                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61254.737143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60670.531401                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60951.836735                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63927.904110                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61254.737143                       # average overall mshr miss latency
system.l2cache.replacements                       528                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          331                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          331                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          331                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          331                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           44                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           44                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           17                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               17                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           14                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             14                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       922800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       922800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           31                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.451613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.451613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65914.285714                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65914.285714                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           14                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           14                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       810800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       810800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.451613                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.451613                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57914.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57914.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        53861                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           79                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        53969                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          207                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          231                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           73                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          511                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     14206800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     15970400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      5250737                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     35427937                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        54068                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          310                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        54480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.003829                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.745161                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.715686                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.009380                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68631.884058                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69135.930736                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71927.904110                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69330.600783                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          207                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           73                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          511                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     12558800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14122400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4666737                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     31347937                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.003829                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.745161                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.715686                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.009380                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60670.531401                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61135.930736                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63927.904110                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61346.256360                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1311                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  528                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.482955                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.918042                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   621.817200                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1838.515002                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   595.556648                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   995.193107                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010966                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.151811                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.448856                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.145400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.242967                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1594                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2502                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1594                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2500                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.389160                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.610840                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               872696                       # Number of tag accesses
system.l2cache.tags.data_accesses              872696                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2480815200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           13184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               33536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        13184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          13184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        15744                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            15744                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              206                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              245                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           73                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  524                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           246                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 246                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5314382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6320503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1883252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               13518137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5314382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5314382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         6346301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               6346301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         6346301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5314382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6320503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1883252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              19864438                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3796008800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               30258249                       # Simulator instruction rate (inst/s)
host_mem_usage                                4429664                       # Number of bytes of host memory used
host_op_rate                                 55526029                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.30                       # Real time elapsed on the host
host_tick_rate                              101896484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9027795                       # Number of instructions simulated
sim_ops                                      16570178                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30409600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9967                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               627                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9678                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6937                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9967                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3030                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10332                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     244                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          557                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     41197                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25369                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               879                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7747                       # Number of branches committed
system.cpu.commit.bw_lim_events                 10104                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13360                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29311                       # Number of instructions committed
system.cpu.commit.committedOps                  52503                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        56566                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.928172                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.586991                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        40720     71.99%     71.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1773      3.13%     75.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1593      2.82%     77.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2376      4.20%     82.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        10104     17.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        56566                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        725                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  116                       # Number of function calls committed.
system.cpu.commit.int_insts                     52237                       # Number of committed integer instructions.
system.cpu.commit.loads                          5664                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           76      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            45036     85.78%     85.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              10      0.02%     85.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               78      0.15%     86.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             52      0.10%     86.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.15%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.04%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              36      0.07%     86.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              40      0.08%     86.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             68      0.13%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            13      0.02%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5444     10.37%     97.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1142      2.18%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          220      0.42%     99.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          188      0.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52503                       # Class of committed instruction
system.cpu.commit.refs                           6994                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29311                       # Number of Instructions Simulated
system.cpu.committedOps                         52503                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.593702                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.593702                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          571                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit         6084                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         9088                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           428                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 26229                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  70653                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    13225                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19231                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    890                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1210                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        6793                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            81                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1872                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       10332                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8533                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         43318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   244                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          40531                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  255                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1528                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1780                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.135904                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              14788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               7181                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.533134                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              60785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.234597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.707661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    38099     62.68%     62.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      582      0.96%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6664     10.96%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      625      1.03%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    14815     24.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                60785                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       965                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      584                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3445600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        19600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        19600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        15200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        15600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        15600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1106800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       25315200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1009                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8329                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.827081                       # Inst execution rate
system.cpu.iew.exec_refs                        10760                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1870                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7223                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  7551                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                131                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                13                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2303                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               65853                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8890                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               922                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 62878                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     41                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    42                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    890                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   112                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           508                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              180                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1889                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          973                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          949                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             60                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     61382                       # num instructions consuming a value
system.cpu.iew.wb_count                         60072                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.719934                       # average fanout of values written-back
system.cpu.iew.wb_producers                     44191                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.790172                       # insts written-back per cycle
system.cpu.iew.wb_sent                          60499                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    83544                       # number of integer regfile reads
system.cpu.int_regfile_writes                   49320                       # number of integer regfile writes
system.cpu.ipc                               0.385549                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.385549                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               512      0.80%      0.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 51677     81.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   10      0.02%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    88      0.14%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  66      0.10%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  90      0.14%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.05%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   78      0.12%     82.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   69      0.11%     82.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  78      0.12%     82.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 29      0.05%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8790     13.78%     96.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1739      2.73%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             297      0.47%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            244      0.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  63797                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     991                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1993                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          946                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1519                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  62294                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             186663                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        59126                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             77707                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      65588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     63797                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 265                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               274                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         60785                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.049552                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.391278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34372     56.55%     56.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6361     10.46%     67.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8413     13.84%     80.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5946      9.78%     90.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5693      9.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           60785                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.839169                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        8788                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           279                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               148                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              136                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 7551                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2303                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28477                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.numCycles                            76024                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   22856                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 67231                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    267                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    13881                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    193                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   343                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                172142                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  68976                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               85033                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19471                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    863                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    890                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2067                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    17826                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1309                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            93134                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1620                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 62                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2451                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       112325                       # The number of ROB reads
system.cpu.rob.rob_writes                      135963                       # The number of ROB writes
system.cpu.timesIdled                             167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3965                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          427                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            427                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               37                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          470                       # Transaction distribution
system.membus.trans_dist::CleanEvict              238                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           694                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        75008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        75008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   75008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               702                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     702    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 702                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1336003                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1514797                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1954                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1631                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1065                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                161                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 28                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                28                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1954                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          825                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5123                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5948                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       183552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   201152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               875                       # Total snoops (count)
system.l2bus.snoopTraffic                       30080                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2858                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013996                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117494                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2818     98.60%     98.60% # Request fanout histogram
system.l2bus.snoop_fanout::1                       40      1.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2858                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             2048800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               6.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2649907                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                8.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              330000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30409600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8190                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8190                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8190                       # number of overall hits
system.cpu.icache.overall_hits::total            8190                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          343                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          343                       # number of overall misses
system.cpu.icache.overall_misses::total           343                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16660800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16660800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16660800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16660800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8533                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040197                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48573.760933                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48573.760933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48573.760933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48573.760933                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           68                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13477600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13477600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13477600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13477600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032228                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032228                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032228                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032228                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49009.454545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49009.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49009.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49009.454545                       # average overall mshr miss latency
system.cpu.icache.replacements                    275                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8190                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8190                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          343                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           343                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16660800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16660800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48573.760933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48573.760933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13477600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13477600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49009.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49009.454545                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              560110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1054.821092                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             17341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            17341                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5093                       # number of overall hits
system.cpu.dcache.overall_hits::total            5093                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2812                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2812                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2812                       # number of overall misses
system.cpu.dcache.overall_misses::total          2812                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     74036799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     74036799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     74036799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     74036799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         7905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.355724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.355724                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.355724                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.355724                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26328.875889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26328.875889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26328.875889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26328.875889                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11492                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.161404                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               421                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         1161                       # number of writebacks
system.cpu.dcache.writebacks::total              1161                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1491                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1491                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1708                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38182399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38182399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38182399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      8431073                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     46613472                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.167109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.167109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.216066                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28904.162755                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28904.162755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28904.162755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 21785.718346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27291.259953                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1707                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     73197600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     73197600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.423270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.423270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26301.688825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26301.688825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37366400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37366400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.196502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.196502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28921.362229                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28921.362229                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           29                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       839199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       839199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28937.896552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28937.896552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       815999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       815999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28137.896552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28137.896552                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          387                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          387                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      8431073                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      8431073                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 21785.718346                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 21785.718346                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2519476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2731                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            922.547052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   737.990164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   286.009836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.720694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.279306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          714                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             17517                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            17517                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              95                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             879                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          320                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1294                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             95                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            879                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          320                       # number of overall hits
system.l2cache.overall_hits::total               1294                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           180                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           441                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           67                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               688                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          180                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          441                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           67                       # number of overall misses
system.l2cache.overall_misses::total              688                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     12347600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     29020000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      5340301                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     46707901                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     12347600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     29020000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      5340301                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     46707901                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          275                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1320                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          387                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1982                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          275                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1320                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          387                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1982                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.654545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.334091                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.173127                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.347124                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.654545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.334091                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.173127                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.347124                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68597.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65804.988662                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 79705.985075                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67889.390988                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68597.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65804.988662                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 79705.985075                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67889.390988                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            470                       # number of writebacks
system.l2cache.writebacks::total                  470                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           98                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             99                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           98                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            99                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          180                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          343                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           66                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          180                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          343                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           66                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          113                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          702                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     10907600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     22289600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4760302                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37957502                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     10907600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     22289600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4760302                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      7740637                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     45698139                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.654545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.259848                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.170543                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.297175                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.654545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.259848                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.170543                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.354188                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60597.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64984.256560                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 72125.787879                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64443.976231                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60597.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64984.256560                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 72125.787879                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 68501.212389                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 65097.064103                       # average overall mshr miss latency
system.l2cache.replacements                       714                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         1161                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1161                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         1161                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1161                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           31                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           31                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          113                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          113                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      7740637                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      7740637                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 68501.212389                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 68501.212389                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data        19600                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total        19600                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data        19600                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total        19600                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        11600                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        11600                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        11600                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        11600                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           21                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               21                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       581200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       581200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.250000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 83028.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 83028.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       525200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       525200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75028.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75028.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           95                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          858                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          320                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1273                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          180                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          434                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          681                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     12347600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     28438800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      5340301                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46126701                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1292                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          387                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1954                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.654545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.335913                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.173127                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.348516                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68597.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65527.188940                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 79705.985075                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67733.775330                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           98                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           99                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          180                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          336                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           66                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          582                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     10907600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     21764400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4760302                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37432302                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.654545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.260062                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.170543                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.297851                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60597.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        64775                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 72125.787879                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64316.670103                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 125303                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4810                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                26.050520                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    51.009339                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   633.631302                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1851.011839                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   583.364977                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   976.982544                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.012453                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.154695                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.451907                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.142423                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.238521                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1521                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2575                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1336                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2044                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.371338                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.628662                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                32426                       # Number of tag accesses
system.l2cache.tags.data_accesses               32426                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30409600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           11520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           21952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         7232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               44928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          11520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        30080                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            30080                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              180                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              343                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           66                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          113                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  702                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           470                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 470                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          378827739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          721877302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    138903504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    237819636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1477428181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     378827739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         378827739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       989161317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             989161317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       989161317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         378827739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         721877302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    138903504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    237819636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2466589498                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
