
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.6+163 (git sha1 721f1f5, clang 3.6.0-2ubuntu1 -fPIC -Os)


-- Parsing `example.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `example.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (k6r4016v1d.v:27)
Warning: Yosys has only limited support for tri-state logic at the moment. (k6r4016v1d.v:35)
Generating RTLIL representation for module `\clockgen'.
Generating RTLIL representation for module `\uart'.
Generating RTLIL representation for module `\k6r4016v1d'.
Generating RTLIL representation for module `\ed060sc7'.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -blif example.blif' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \ed060sc7
Used module:     \k6r4016v1d
Used module:     \uart

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \baud_rate = 2000000
Parameter \sys_clk_freq = 50000000
Generating RTLIL representation for module `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000'.

2.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \ed060sc7
Used module:     \k6r4016v1d
Used module:     $paramod\uart\baud_rate=2000000\sys_clk_freq=50000000

2.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \ed060sc7
Used module:     \k6r4016v1d
Used module:     $paramod\uart\baud_rate=2000000\sys_clk_freq=50000000
Removing unused module `\uart'.
Removing unused module `\clockgen'.
Removed 2 unused modules.
Mapping positional arguments of cell top.eink (ed060sc7).
Mapping positional arguments of cell top.sram (k6r4016v1d).
Mapping positional arguments of cell top.serial ($paramod\uart\baud_rate=2000000\sys_clk_freq=50000000).

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 2 dead cases from process $proc$uart.v:135$192 in module $paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.
Removed a total of 2 dead cases.

2.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$example.v:397$185'.
  Set init value: \mode = 2'01
Found init rule in `\top.$proc$example.v:395$184'.
  Set init value: \start = 1'0
Found init rule in `\top.$proc$example.v:153$183'.
  Set init value: \rx_data = 8'00000000
Found init rule in `\top.$proc$example.v:152$182'.
  Set init value: \rx_cmd = 8'00000000
Found init rule in `\top.$proc$example.v:151$181'.
  Set init value: \rx_cnt = 1'0
Found init rule in `\top.$proc$example.v:149$180'.
  Set init value: \rx_recv = 1'0
Found init rule in `\top.$proc$example.v:133$179'.
  Set init value: \pclk = 1'0
Found init rule in `\top.$proc$example.v:46$176'.
  Set init value: \transmit = 1'0
Found init rule in `\top.$proc$example.v:41$174'.
  Set init value: \address_bus = 18'000000000000000000
Found init rule in `\top.$proc$example.v:39$173'.
  Set init value: \ce_n = 1'1
Found init rule in `\top.$proc$example.v:38$172'.
  Set init value: \write_n = 1'1
Found init rule in `\top.$proc$example.v:37$171'.
  Set init value: \read_n = 1'1
Found init rule in `\ed060sc7.$proc$ed060sc7.v:94$131'.
  Set init value: \source = 8'00000000
  Set init value: \gate = 10'0000000000
  Set init value: \address = 17'00000000000000000
  Set init value: \ready = 1'1
  Set init value: \gmode = 1'0
  Set init value: \spv = 1'1
  Set init value: \ckv = 1'0
  Set init value: \cl = 1'0
  Set init value: \le = 1'0
  Set init value: \oe = 1'0
  Set init value: \sph = 1'1
  Set init value: \data = 8'00000000
Found init rule in `\ed060sc7.$proc$ed060sc7.v:55$130'.
  Set init value: \mode_frame_counter = 4'0000
Found init rule in `\ed060sc7.$proc$ed060sc7.v:52$129'.
  Set init value: \frame_counter = 4'0000
Found init rule in `\ed060sc7.$proc$ed060sc7.v:49$128'.
  Set init value: \vcl_counter = 8'00000000
Found init rule in `\ed060sc7.$proc$ed060sc7.v:46$126'.
  Set init value: \next_state = 4'0000
Found init rule in `\ed060sc7.$proc$ed060sc7.v:45$125'.
  Set init value: \state = 4'0000
Found init rule in `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:106$221'.
  Set init value: \tx_state = 2'00
Found init rule in `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:105$220'.
  Set init value: \tx_out = 1'1
Found init rule in `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:101$219'.
  Set init value: \recv_state = 3'000

2.3.4. Executing PROC_ARST pass (detect async resets in processes).

2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$example.v:397$185'.
     1/1: $1\mode[1:0]
Creating decoders for process `\top.$proc$example.v:395$184'.
     1/1: $4\start[0:0]
Creating decoders for process `\top.$proc$example.v:153$183'.
     1/1: $1\rx_data[7:0]
Creating decoders for process `\top.$proc$example.v:152$182'.
     1/1: $1\rx_cmd[7:0]
Creating decoders for process `\top.$proc$example.v:151$181'.
     1/1: $1\rx_cnt[0:0]
Creating decoders for process `\top.$proc$example.v:149$180'.
     1/1: $1\rx_recv[0:0]
Creating decoders for process `\top.$proc$example.v:133$179'.
     1/1: $1\pclk[0:0]
Creating decoders for process `\top.$proc$example.v:87$178'.
     1/1: $0\args_cnt[2:0]
Creating decoders for process `\top.$proc$example.v:86$177'.
     1/1: $0\cmd[3:0]
Creating decoders for process `\top.$proc$example.v:46$176'.
     1/1: $4\transmit[0:0]
Creating decoders for process `\top.$proc$example.v:45$175'.
     1/1: $0\rst[0:0]
Creating decoders for process `\top.$proc$example.v:41$174'.
     1/1: $1\address_bus[17:0]
Creating decoders for process `\top.$proc$example.v:39$173'.
     1/1: $1\ce_n[0:0]
Creating decoders for process `\top.$proc$example.v:38$172'.
     1/1: $1\write_n[0:0]
Creating decoders for process `\top.$proc$example.v:37$171'.
     1/1: $1\read_n[0:0]
Creating decoders for process `\top.$proc$example.v:156$167'.
     1/22: $3\start[0:0]
     2/22: $3\tx_byte[7:0]
     3/22: $3\transmit[0:0]
     4/22: $2\start[0:0]
     5/22: $2\tx_byte[7:0]
     6/22: $2\transmit[0:0]
     7/22: $1\start[0:0]
     8/22: $1\tx_byte[7:0]
     9/22: $1\transmit[0:0]
    10/22: $0\start[0:0]
    11/22: $0\tx_byte[7:0]
    12/22: $0\transmit[0:0]
    13/22: $0\rx_cmd[7:0]
    14/22: $0\rx_cnt[0:0]
    15/22: $0\rx_recv[0:0]
    16/22: $0\mode[1:0]
    17/22: $0\data_bus_in[15:0]
    18/22: $0\address_bus[17:0]
    19/22: $0\ce_n[0:0]
    20/22: $0\write_n[0:0]
    21/22: $0\read_n[0:0]
    22/22: $0\rx_data[7:0]
Creating decoders for process `\top.$proc$example.v:134$165'.
     1/1: $0\pclk[0:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:94$131'.
     1/44: $0$memwr$\waveform_2bits$ed060sc7.v:155$73_DATA[1:0]$163
     2/44: $0$memwr$\waveform_2bits$ed060sc7.v:155$73_ADDR[3:0]$162
     3/44: $0$memwr$\waveform_2bits$ed060sc7.v:154$72_DATA[1:0]$161
     4/44: $0$memwr$\waveform_2bits$ed060sc7.v:154$72_ADDR[3:0]$160
     5/44: $0$memwr$\waveform_2bits$ed060sc7.v:153$71_DATA[1:0]$159
     6/44: $0$memwr$\waveform_2bits$ed060sc7.v:153$71_ADDR[3:0]$158
     7/44: $0$memwr$\waveform_2bits$ed060sc7.v:152$70_DATA[1:0]$157
     8/44: $0$memwr$\waveform_2bits$ed060sc7.v:152$70_ADDR[3:0]$156
     9/44: $0$memwr$\waveform_2bits$ed060sc7.v:150$69_DATA[1:0]$155
    10/44: $0$memwr$\waveform_2bits$ed060sc7.v:150$69_ADDR[3:0]$154
    11/44: $0$memwr$\waveform_2bits$ed060sc7.v:149$68_DATA[1:0]$153
    12/44: $0$memwr$\waveform_2bits$ed060sc7.v:149$68_ADDR[3:0]$152
    13/44: $0$memwr$\waveform_2bits$ed060sc7.v:148$67_DATA[1:0]$151
    14/44: $0$memwr$\waveform_2bits$ed060sc7.v:148$67_ADDR[3:0]$150
    15/44: $0$memwr$\waveform_2bits$ed060sc7.v:147$66_DATA[1:0]$149
    16/44: $0$memwr$\waveform_2bits$ed060sc7.v:147$66_ADDR[3:0]$148
    17/44: $0$memwr$\waveform_2bits$ed060sc7.v:145$65_DATA[1:0]$147
    18/44: $0$memwr$\waveform_2bits$ed060sc7.v:145$65_ADDR[3:0]$146
    19/44: $0$memwr$\waveform_2bits$ed060sc7.v:144$64_DATA[1:0]$145
    20/44: $0$memwr$\waveform_2bits$ed060sc7.v:144$64_ADDR[3:0]$144
    21/44: $0$memwr$\waveform_2bits$ed060sc7.v:143$63_DATA[1:0]$143
    22/44: $0$memwr$\waveform_2bits$ed060sc7.v:143$63_ADDR[3:0]$142
    23/44: $0$memwr$\waveform_2bits$ed060sc7.v:142$62_DATA[1:0]$141
    24/44: $0$memwr$\waveform_2bits$ed060sc7.v:142$62_ADDR[3:0]$140
    25/44: $0$memwr$\waveform_2bits$ed060sc7.v:140$61_DATA[1:0]$139
    26/44: $0$memwr$\waveform_2bits$ed060sc7.v:140$61_ADDR[3:0]$138
    27/44: $0$memwr$\waveform_2bits$ed060sc7.v:139$60_DATA[1:0]$137
    28/44: $0$memwr$\waveform_2bits$ed060sc7.v:139$60_ADDR[3:0]$136
    29/44: $0$memwr$\waveform_2bits$ed060sc7.v:138$59_DATA[1:0]$135
    30/44: $0$memwr$\waveform_2bits$ed060sc7.v:138$59_ADDR[3:0]$134
    31/44: $0$memwr$\waveform_2bits$ed060sc7.v:137$58_DATA[1:0]$133
    32/44: $0$memwr$\waveform_2bits$ed060sc7.v:137$58_ADDR[3:0]$132
    33/44: $2\ready[0:0]
    34/44: $4\address[16:0]
    35/44: $3\gate[9:0]
    36/44: $3\source[7:0]
    37/44: $3\spv[0:0]
    38/44: $2\gmode[0:0]
    39/44: $7\ckv[0:0]
    40/44: $1\cl[0:0]
    41/44: $3\data[7:0]
    42/44: $3\sph[0:0]
    43/44: $3\oe[0:0]
    44/44: $3\le[0:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:55$130'.
     1/1: $4\mode_frame_counter[3:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:52$129'.
     1/1: $4\frame_counter[3:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:49$128'.
     1/1: $7\vcl_counter[7:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:48$127'.
     1/1: $0\cl_counter[3:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:46$126'.
     1/1: $6\next_state[3:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:45$125'.
     1/1: $10\state[3:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:179$88'.
     1/67: $6\vcl_counter[7:0]
     2/67: $6\ckv[0:0]
     3/67: $2\oe[0:0]
     4/67: $2\spv[0:0]
     5/67: $5\next_state[3:0]
     6/67: $9\state[3:0]
     7/67: $3\frame_counter[3:0]
     8/67: $4\next_state[3:0]
     9/67: $3\mode_frame_counter[3:0]
    10/67: $5\vcl_counter[7:0]
    11/67: $5\ckv[0:0]
    12/67: $2\mode_frame_counter[3:0]
    13/67: $2\frame_counter[3:0]
    14/67: $3\next_state[3:0]
    15/67: $8\state[3:0]
    16/67: $7\state[3:0]
    17/67: $2\next_state[3:0]
    18/67: $2\gate[9:0]
    19/67: $3\address[16:0]
    20/67: $6\state[3:0]
    21/67: $2\source[7:0]
    22/67: $2\address[16:0]
    23/67: $2\sph[0:0]
    24/67: $2\data[7:0]
    25/67: $4\vcl_counter[7:0]
    26/67: $4\ckv[0:0]
    27/67: $5\state[3:0]
    28/67: $3\vcl_counter[7:0]
    29/67: $3\ckv[0:0]
    30/67: $4\state[3:0]
    31/67: $2\vcl_counter[7:0]
    32/67: $2\ckv[0:0]
    33/67: $3\state[3:0]
    34/67: $2\le[0:0]
    35/67: $2\state[3:0]
    36/67: $1\state[3:0]
    37/67: $1\ready[0:0]
    38/67: $1\address[16:0]
    39/67: $1\gate[9:0]
    40/67: $1\source[7:0]
    41/67: $1\spv[0:0]
    42/67: $1\gmode[0:0]
    43/67: $1\ckv[0:0]
    44/67: $1\data[7:0]
    45/67: $1\oe[0:0]
    46/67: $1\le[0:0]
    47/67: $1\mode_frame_counter[3:0]
    48/67: $1\frame_counter[3:0]
    49/67: $1\vcl_counter[7:0]
    50/67: $1\next_state[3:0]
    51/67: $1\sph[0:0]
    52/67: $0\mode_frame_counter[3:0]
    53/67: $0\frame_counter[3:0]
    54/67: $0\vcl_counter[7:0]
    55/67: $0\next_state[3:0]
    56/67: $0\state[3:0]
    57/67: $0\data[7:0]
    58/67: $0\sph[0:0]
    59/67: $0\oe[0:0]
    60/67: $0\le[0:0]
    61/67: $0\ckv[0:0]
    62/67: $0\spv[0:0]
    63/67: $0\gmode[0:0]
    64/67: $0\ready[0:0]
    65/67: $0\address[16:0]
    66/67: $0\gate[9:0]
    67/67: $0\source[7:0]
Creating decoders for process `\ed060sc7.$proc$ed060sc7.v:160$86'.
     1/1: $0\cl[0:0]
Creating decoders for process `\k6r4016v1d.$proc$k6r4016v1d.v:31$43'.
     1/1: $0\mem_data_out[15:0]
Creating decoders for process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:106$221'.
     1/1: $6\tx_state[1:0]
Creating decoders for process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:105$220'.
     1/1: $5\tx_out[0:0]
Creating decoders for process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:101$219'.
     1/1: $10\recv_state[2:0]
Creating decoders for process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
     1/68: $5\tx_state[1:0]
     2/68: $5\tx_clk[4:0]
     3/68: $4\tx_data[7:0]
     4/68: $4\tx_out[0:0]
     5/68: $4\tx_bits_remaining[3:0]
     6/68: $3\tx_data[7:0]
     7/68: $3\tx_bits_remaining[3:0]
     8/68: $4\tx_state[1:0]
     9/68: $3\tx_out[0:0]
    10/68: $4\tx_clk[4:0]
    11/68: $3\tx_state[1:0]
    12/68: $2\tx_bits_remaining[3:0]
    13/68: $2\tx_out[0:0]
    14/68: $3\tx_clk[4:0]
    15/68: $2\tx_data[7:0]
    16/68: $1\tx_data[7:0]
    17/68: $1\tx_bits_remaining[3:0]
    18/68: $2\tx_state[1:0]
    19/68: $1\tx_out[0:0]
    20/68: $2\tx_clk[4:0]
    21/68: $9\recv_state[2:0]
    22/68: $8\recv_state[2:0]
    23/68: $8\rx_clk[8:0]
    24/68: $3\rx_data[7:0]
    25/68: $7\recv_state[2:0]
    26/68: $7\rx_clk[8:0]
    27/68: $4\rx_bits_remaining[3:0]
    28/68: $5\rx_sample_countdown[3:0]
    29/68: $6\rx_samples[3:0]
    30/68: $2\rx_data[7:0]
    31/68: $5\rx_samples[3:0]
    32/68: $6\recv_state[2:0]
    33/68: $4\rx_sample_countdown[3:0]
    34/68: $6\rx_clk[8:0]
    35/68: $4\rx_samples[3:0]
    36/68: $3\rx_sample_countdown[3:0]
    37/68: $3\rx_samples[3:0]
    38/68: $5\recv_state[2:0]
    39/68: $3\rx_bits_remaining[3:0]
    40/68: $5\rx_clk[8:0]
    41/68: $2\rx_bits_remaining[3:0]
    42/68: $4\recv_state[2:0]
    43/68: $4\rx_clk[8:0]
    44/68: $2\rx_sample_countdown[3:0]
    45/68: $2\rx_samples[3:0]
    46/68: $3\recv_state[2:0]
    47/68: $3\rx_clk[8:0]
    48/68: $2\recv_state[2:0]
    49/68: $2\rx_clk[8:0]
    50/68: $1\rx_data[7:0]
    51/68: $1\rx_bits_remaining[3:0]
    52/68: $1\rx_sample_countdown[3:0]
    53/68: $1\rx_samples[3:0]
    54/68: $1\tx_clk[4:0]
    55/68: $1\rx_clk[8:0]
    56/68: $1\tx_state[1:0]
    57/68: $1\recv_state[2:0]
    58/68: $0\tx_data[7:0]
    59/68: $0\tx_bits_remaining[3:0]
    60/68: $0\tx_state[1:0]
    61/68: $0\tx_out[0:0]
    62/68: $0\tx_clk[4:0]
    63/68: $0\rx_data[7:0]
    64/68: $0\rx_bits_remaining[3:0]
    65/68: $0\recv_state[2:0]
    66/68: $0\rx_clk[8:0]
    67/68: $0\rx_sample_countdown[3:0]
    68/68: $0\rx_samples[3:0]

2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\args_cnt' from process `\top.$proc$example.v:87$178'.
No latch inferred for signal `\top.\cmd' from process `\top.$proc$example.v:86$177'.
No latch inferred for signal `\top.\rst' from process `\top.$proc$example.v:45$175'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:137$58_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:137$58_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:138$59_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:138$59_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:139$60_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:139$60_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:140$61_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:140$61_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:142$62_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:142$62_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:143$63_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:143$63_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:144$64_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:144$64_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:145$65_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:145$65_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:147$66_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:147$66_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:148$67_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:148$67_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:149$68_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:149$68_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:150$69_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:150$69_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:152$70_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:152$70_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:153$71_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:153$71_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:154$72_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:154$72_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:155$73_ADDR' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.$memwr$\waveform_2bits$ed060sc7.v:155$73_DATA' from process `\ed060sc7.$proc$ed060sc7.v:94$131'.
No latch inferred for signal `\ed060sc7.\cl_counter' from process `\ed060sc7.$proc$ed060sc7.v:48$127'.

2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\transmit' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `\top.\tx_byte' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `\top.\rx_data' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `\top.\read_n' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `\top.\write_n' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `\top.\ce_n' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `\top.\address_bus' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `\top.\data_bus_in' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `\top.\mode' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `\top.\start' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\top.\rx_recv' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `\top.\rx_cnt' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `\top.\rx_cmd' using process `\top.$proc$example.v:156$167'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `\top.\pclk' using process `\top.$proc$example.v:134$165'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `\ed060sc7.\source' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `\ed060sc7.\gate' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `\ed060sc7.\address' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `\ed060sc7.\ready' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `\ed060sc7.\gmode' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `\ed060sc7.\spv' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `\ed060sc7.\ckv' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `\ed060sc7.\le' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `\ed060sc7.\oe' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `\ed060sc7.\sph' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `\ed060sc7.\data' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `\ed060sc7.\state' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\ed060sc7.\next_state' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\ed060sc7.\vcl_counter' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `\ed060sc7.\frame_counter' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `\ed060sc7.\mode_frame_counter' using process `\ed060sc7.$proc$ed060sc7.v:179$88'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `\ed060sc7.\cl' using process `\ed060sc7.$proc$ed060sc7.v:160$86'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `\k6r4016v1d.\mem_data_out' using process `\k6r4016v1d.$proc$k6r4016v1d.v:31$43'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\rx_samples' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\rx_sample_countdown' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\rx_clk' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\tx_clk' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\recv_state' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\rx_bits_remaining' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\rx_data' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\tx_out' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\tx_state' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\tx_bits_remaining' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.\tx_data' using process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
  created $dff cell `$procdff$1473' with positive edge clock.

2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$example.v:397$185'.
Removing empty process `top.$proc$example.v:395$184'.
Removing empty process `top.$proc$example.v:153$183'.
Removing empty process `top.$proc$example.v:152$182'.
Removing empty process `top.$proc$example.v:151$181'.
Removing empty process `top.$proc$example.v:149$180'.
Removing empty process `top.$proc$example.v:133$179'.
Removing empty process `top.$proc$example.v:87$178'.
Removing empty process `top.$proc$example.v:86$177'.
Removing empty process `top.$proc$example.v:46$176'.
Removing empty process `top.$proc$example.v:45$175'.
Removing empty process `top.$proc$example.v:41$174'.
Removing empty process `top.$proc$example.v:39$173'.
Removing empty process `top.$proc$example.v:38$172'.
Removing empty process `top.$proc$example.v:37$171'.
Found and cleaned up 5 empty switches in `\top.$proc$example.v:156$167'.
Removing empty process `top.$proc$example.v:156$167'.
Removing empty process `top.$proc$example.v:134$165'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:94$131'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:55$130'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:52$129'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:49$128'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:48$127'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:46$126'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:45$125'.
Found and cleaned up 12 empty switches in `\ed060sc7.$proc$ed060sc7.v:179$88'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:179$88'.
Removing empty process `ed060sc7.$proc$ed060sc7.v:160$86'.
Removing empty process `k6r4016v1d.$proc$k6r4016v1d.v:31$43'.
Removing empty process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:106$221'.
Removing empty process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:105$220'.
Removing empty process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:101$219'.
Found and cleaned up 17 empty switches in `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
Removing empty process `$paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.$proc$uart.v:135$192'.
Cleaned up 34 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Mapping top.serial using $paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.
Mapping top.sram using k6r4016v1d.
Mapping top.eink using ed060sc7.
No more expansions possible.
Deleting now unused module ed060sc7.
Deleting now unused module k6r4016v1d.
Deleting now unused module $paramod\uart\baud_rate=2000000\sys_clk_freq=50000000.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing SYNTH pass.

2.7.1. Executing PROC pass (convert processes to netlists).

2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.7.1.3. Executing PROC_INIT pass (extract init attributes).

2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).

2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.7.2. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$example.v:158$168' (1) in module `\top' with constant driver `$eq$example.v:158$168_Y = \rx_cnt'.
Replacing $mux cell `$techmap\serial.$procmux$1429' (0) in module `\top' with constant driver `$techmap\serial.$procmux$1429_Y = \serial.recv_state'.
Replacing $mux cell `$techmap\serial.$procmux$1426' (0) in module `\top' with constant driver `$techmap\serial.$procmux$1426_Y = \serial.tx_state'.
Replacing $eq cell `$techmap\serial.$procmux$1418_CMP0' in module `top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\serial.$procmux$1238' in module `top'.
Replacing $eq cell `$techmap\serial.$procmux$1409_CMP0' in module `top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\serial.$procmux$1224' in module `top'.
Replacing $eq cell `$techmap\serial.$procmux$1400_CMP0' in module `top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\serial.$procmux$1266' in module `top'.
Replacing $eq cell `$techmap\serial.$procmux$1391_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1382_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1364_CMP0' in module `top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\serial.$procmux$1361' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\serial.$procmux$1280' in module `top'.
Replacing $eq cell `$techmap\serial.$procmux$1373_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1352_CMP0' in module `top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\serial.$procmux$1349' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\serial.$procmux$1252' in module `top'.
Replacing $eq cell `$techmap\serial.$procmux$1064_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1031_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1059_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1023_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1054_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1007_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1049_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1015_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1044_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\serial.$procmux$1039_CMP0' in module `top' with $logic_not.
Replacing $ne cell `$techmap\serial.$ne$uart.v:119$191' in module `top' with $logic_not.
Replacing $ne cell `$techmap\serial.$ne$uart.v:115$190' in module `top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\sram.$ternary$k6r4016v1d.v:47$57' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\sram.$ternary$k6r4016v1d.v:44$52' in module `top'.
Replacing $pos cell `$techmap\sram.$extend$k6r4016v1d.v:35$48' (8'zzzzzzzz) in module `\top' with constant driver `$techmap\sram.$extend$k6r4016v1d.v:35$48_Y = 16'00000000zzzzzzzz'.
Optimizing away select inverter for $mux cell `$techmap\sram.$ternary$k6r4016v1d.v:35$49' in module `top'.
Replacing $pos cell `$techmap\sram.$extend$k6r4016v1d.v:27$41' (8'zzzzzzzz) in module `\top' with constant driver `$techmap\sram.$extend$k6r4016v1d.v:27$41_Y = 16'00000000zzzzzzzz'.
Optimizing away select inverter for $mux cell `$techmap\sram.$ternary$k6r4016v1d.v:27$42' in module `top'.
Replacing $eq cell `$techmap\eink.$procmux$881_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$873_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$867_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$857_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$845_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$841_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$836_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$826_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$818_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$809_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$797_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\eink.$procmux$782_CMP0' in module `top' with $logic_not.
Replacing multiply-by-4 cell `$techmap\eink.$mul$ed060sc7.v:76$84' in module `\top' with shift-by-2.
Replacing multiply-by-4 cell `$techmap\eink.$mul$ed060sc7.v:77$81' in module `\top' with shift-by-2.
Replacing multiply-by-4 cell `$techmap\eink.$mul$ed060sc7.v:78$78' in module `\top' with shift-by-2.
Replacing multiply-by-4 cell `$techmap\eink.$mul$ed060sc7.v:80$75' in module `\top' with shift-by-2.
Replacing $shl cell `$techmap\eink.$mul$ed060sc7.v:76$84' (B=2'10, SHR=-2) in module `top' with fixed wiring: { 28'0000000000000000000000000000 $techmap\sram.$ternary$k6r4016v1d.v:27$42_Y [7:6] 2'00 }
Replacing $shl cell `$techmap\eink.$mul$ed060sc7.v:77$81' (B=2'10, SHR=-2) in module `top' with fixed wiring: { 28'0000000000000000000000000000 $techmap\sram.$ternary$k6r4016v1d.v:27$42_Y [5:4] 2'00 }
Replacing $shl cell `$techmap\eink.$mul$ed060sc7.v:78$78' (B=2'10, SHR=-2) in module `top' with fixed wiring: { 28'0000000000000000000000000000 $techmap\sram.$ternary$k6r4016v1d.v:27$42_Y [3:2] 2'00 }
Replacing $shl cell `$techmap\eink.$mul$ed060sc7.v:80$75' (B=2'10, SHR=-2) in module `top' with fixed wiring: { 28'0000000000000000000000000000 $techmap\sram.$ternary$k6r4016v1d.v:27$42_Y [1:0] 2'00 }

2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$logic_not' cell `$techmap\serial.$logic_not$uart.v:169$199'.
  removing unused `$logic_not' cell `$techmap\serial.$logic_not$uart.v:159$197'.
  removing unused `$reduce_bool' cell `$techmap\serial.$ne$uart.v:119$191'.
  removing unused `$reduce_bool' cell `$techmap\serial.$ne$uart.v:115$190'.
  removing unused `$eq' cell `$techmap\serial.$eq$uart.v:114$189'.
  removing unused `$not' cell `$techmap\sram.$not$k6r4016v1d.v:47$56'.
  removing unused `$not' cell `$techmap\sram.$not$k6r4016v1d.v:44$51'.
  removing unused `$not' cell `$techmap\sram.$not$k6r4016v1d.v:35$47'.
  removing unused `$not' cell `$techmap\sram.$not$k6r4016v1d.v:27$40'.
  removing unused non-port wire \eink.cl_counter.
  removing unused non-port wire \sram.ceh_n.
  removing unused non-port wire \serial.rst.
  removing unused non-port wire \serial.is_receiving.
  removing unused non-port wire \serial.is_transmitting.
  removing unused non-port wire \serial.recv_error.
  removing unused non-port wire \args_cnt.
  removing unused non-port wire \cmd.
  removing unused non-port wire \recv_error.
  removing unused non-port wire \is_transmitting.
  removing unused non-port wire \is_receiving.
  removing unused non-port wire \rst.
  removed 12 unused temporary wires.

2.7.4. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

2.7.5. Executing OPT pass (performing simple optimizations).

2.7.5.1. Executing OPT_EXPR pass (perform const folding).

2.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$procmux$252_CMP0' is identical to cell `$procmux$240_CMP0'.
    Redirecting output \Y: $procmux$252_CMP = $procmux$240_CMP
    Removing $eq cell `$procmux$252_CMP0' from module `\top'.
  Cell `$procmux$336_CMP0' is identical to cell `$procmux$323_CMP0'.
    Redirecting output \Y: $procmux$336_CMP = $procmux$323_CMP
    Removing $eq cell `$procmux$336_CMP0' from module `\top'.
  Cell `$procmux$350_CMP0' is identical to cell `$procmux$323_CMP0'.
    Redirecting output \Y: $procmux$350_CMP = $procmux$323_CMP
    Removing $eq cell `$procmux$350_CMP0' from module `\top'.
  Cell `$procmux$363_CMP0' is identical to cell `$procmux$323_CMP0'.
    Redirecting output \Y: $procmux$363_CMP = $procmux$323_CMP
    Removing $eq cell `$procmux$363_CMP0' from module `\top'.
  Cell `$procmux$376_CMP0' is identical to cell `$procmux$323_CMP0'.
    Redirecting output \Y: $procmux$376_CMP = $procmux$323_CMP
    Removing $eq cell `$procmux$376_CMP0' from module `\top'.
  Cell `$techmap\eink.$add$ed060sc7.v:235$92' is identical to cell `$techmap\eink.$add$ed060sc7.v:225$90'.
    Redirecting output \Y: $techmap\eink.$add$ed060sc7.v:235$92_Y = $techmap\eink.$add$ed060sc7.v:225$90_Y
    Removing $add cell `$techmap\eink.$add$ed060sc7.v:235$92' from module `\top'.
  Cell `$techmap\eink.$add$ed060sc7.v:245$94' is identical to cell `$techmap\eink.$add$ed060sc7.v:225$90'.
    Redirecting output \Y: $techmap\eink.$add$ed060sc7.v:245$94_Y = $techmap\eink.$add$ed060sc7.v:225$90_Y
    Removing $add cell `$techmap\eink.$add$ed060sc7.v:245$94' from module `\top'.
  Cell `$techmap\eink.$add$ed060sc7.v:309$99' is identical to cell `$techmap\eink.$add$ed060sc7.v:292$96'.
    Redirecting output \Y: $techmap\eink.$add$ed060sc7.v:309$99_Y = $techmap\eink.$add$ed060sc7.v:292$96_Y
    Removing $add cell `$techmap\eink.$add$ed060sc7.v:309$99' from module `\top'.
  Cell `$techmap\eink.$add$ed060sc7.v:331$102' is identical to cell `$techmap\eink.$add$ed060sc7.v:225$90'.
    Redirecting output \Y: $techmap\eink.$add$ed060sc7.v:331$102_Y = $techmap\eink.$add$ed060sc7.v:225$90_Y
    Removing $add cell `$techmap\eink.$add$ed060sc7.v:331$102' from module `\top'.
  Cell `$techmap\eink.$add$ed060sc7.v:372$108' is identical to cell `$techmap\eink.$add$ed060sc7.v:225$90'.
    Redirecting output \Y: $techmap\eink.$add$ed060sc7.v:372$108_Y = $techmap\eink.$add$ed060sc7.v:225$90_Y
    Removing $add cell `$techmap\eink.$add$ed060sc7.v:372$108' from module `\top'.
  Cell `$techmap\eink.$lt$ed060sc7.v:243$93' is identical to cell `$techmap\eink.$lt$ed060sc7.v:233$91'.
    Redirecting output \Y: $techmap\eink.$lt$ed060sc7.v:243$93_Y = $techmap\eink.$lt$ed060sc7.v:233$91_Y
    Removing $lt cell `$techmap\eink.$lt$ed060sc7.v:243$93' from module `\top'.
  Cell `$techmap\eink.$lt$ed060sc7.v:329$101' is identical to cell `$techmap\eink.$lt$ed060sc7.v:233$91'.
    Redirecting output \Y: $techmap\eink.$lt$ed060sc7.v:329$101_Y = $techmap\eink.$lt$ed060sc7.v:233$91_Y
    Removing $lt cell `$techmap\eink.$lt$ed060sc7.v:329$101' from module `\top'.
  Cell `$techmap\eink.$lt$ed060sc7.v:368$107' is identical to cell `$techmap\eink.$lt$ed060sc7.v:233$91'.
    Redirecting output \Y: $techmap\eink.$lt$ed060sc7.v:368$107_Y = $techmap\eink.$lt$ed060sc7.v:233$91_Y
    Removing $lt cell `$techmap\eink.$lt$ed060sc7.v:368$107' from module `\top'.
  Cell `$techmap\eink.$procmux$398_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$398_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$398_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$404_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$404_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$404_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$410_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$410_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$410_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$416_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$416_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$416_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$422_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$422_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$422_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$444_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$444_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$444_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$455_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$455_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$455_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$463_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$463_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$463_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$471_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$471_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$471_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$479_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$479_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$479_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$487_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$487_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$487_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$495_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$495_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$495_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$503_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$503_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$503_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$523_CMP0' is identical to cell `$techmap\eink.$procmux$513_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$523_CMP = $techmap\eink.$procmux$513_CMP
    Removing $eq cell `$techmap\eink.$procmux$523_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$533_CMP0' is identical to cell `$techmap\eink.$procmux$513_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$533_CMP = $techmap\eink.$procmux$513_CMP
    Removing $eq cell `$techmap\eink.$procmux$533_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$543_CMP0' is identical to cell `$techmap\eink.$procmux$513_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$543_CMP = $techmap\eink.$procmux$513_CMP
    Removing $eq cell `$techmap\eink.$procmux$543_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$567_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$567_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$567_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$579_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$579_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$579_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$591_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$591_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$591_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$603_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$603_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$603_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$633_CMP0' is identical to cell `$techmap\eink.$procmux$618_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$633_CMP = $techmap\eink.$procmux$618_CMP
    Removing $eq cell `$techmap\eink.$procmux$633_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$648_CMP0' is identical to cell `$techmap\eink.$procmux$618_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$648_CMP = $techmap\eink.$procmux$618_CMP
    Removing $eq cell `$techmap\eink.$procmux$648_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$680_CMP0' is identical to cell `$techmap\eink.$procmux$664_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$680_CMP = $techmap\eink.$procmux$664_CMP
    Removing $eq cell `$techmap\eink.$procmux$680_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$696_CMP0' is identical to cell `$techmap\eink.$procmux$664_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$696_CMP = $techmap\eink.$procmux$664_CMP
    Removing $eq cell `$techmap\eink.$procmux$696_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$730_CMP0' is identical to cell `$techmap\eink.$procmux$713_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$730_CMP = $techmap\eink.$procmux$713_CMP
    Removing $eq cell `$techmap\eink.$procmux$730_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$747_CMP0' is identical to cell `$techmap\eink.$procmux$713_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$747_CMP = $techmap\eink.$procmux$713_CMP
    Removing $eq cell `$techmap\eink.$procmux$747_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$764_CMP0' is identical to cell `$techmap\eink.$procmux$713_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$764_CMP = $techmap\eink.$procmux$713_CMP
    Removing $eq cell `$techmap\eink.$procmux$764_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$785_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$785_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$785_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$787_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$787_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$787_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$789_CMP0' is identical to cell `$techmap\eink.$procmux$513_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$789_CMP = $techmap\eink.$procmux$513_CMP
    Removing $eq cell `$techmap\eink.$procmux$789_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$791_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$791_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$791_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$794_CMP0' is identical to cell `$techmap\eink.$procmux$618_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$794_CMP = $techmap\eink.$procmux$618_CMP
    Removing $eq cell `$techmap\eink.$procmux$794_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$795_CMP0' is identical to cell `$techmap\eink.$procmux$664_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$795_CMP = $techmap\eink.$procmux$664_CMP
    Removing $eq cell `$techmap\eink.$procmux$795_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$796_CMP0' is identical to cell `$techmap\eink.$procmux$713_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$796_CMP = $techmap\eink.$procmux$713_CMP
    Removing $eq cell `$techmap\eink.$procmux$796_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$797_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$797_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$797_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$808_CMP0' is identical to cell `$techmap\eink.$procmux$793_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$808_CMP = $techmap\eink.$procmux$793_CMP
    Removing $eq cell `$techmap\eink.$procmux$808_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$809_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$809_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$809_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$816_CMP0' is identical to cell `$techmap\eink.$procmux$513_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$816_CMP = $techmap\eink.$procmux$513_CMP
    Removing $eq cell `$techmap\eink.$procmux$816_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$817_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$817_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$817_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$818_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$818_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$818_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$825_CMP0' is identical to cell `$techmap\eink.$procmux$513_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$825_CMP = $techmap\eink.$procmux$513_CMP
    Removing $eq cell `$techmap\eink.$procmux$825_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$826_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$826_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$826_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$835_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$835_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$835_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$836_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$836_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$836_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$839_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$839_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$839_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$840_CMP0' is identical to cell `$techmap\eink.$procmux$792_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$840_CMP = $techmap\eink.$procmux$792_CMP
    Removing $eq cell `$techmap\eink.$procmux$840_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$841_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$841_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$841_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$844_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$844_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$844_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$845_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$845_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$845_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$848_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$848_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$848_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$849_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$849_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$849_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$850_CMP0' is identical to cell `$techmap\eink.$procmux$788_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$850_CMP = $techmap\eink.$procmux$788_CMP
    Removing $eq cell `$techmap\eink.$procmux$850_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$851_CMP0' is identical to cell `$techmap\eink.$procmux$513_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$851_CMP = $techmap\eink.$procmux$513_CMP
    Removing $eq cell `$techmap\eink.$procmux$851_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$852_CMP0' is identical to cell `$techmap\eink.$procmux$792_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$852_CMP = $techmap\eink.$procmux$792_CMP
    Removing $eq cell `$techmap\eink.$procmux$852_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$853_CMP0' is identical to cell `$techmap\eink.$procmux$793_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$853_CMP = $techmap\eink.$procmux$793_CMP
    Removing $eq cell `$techmap\eink.$procmux$853_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$854_CMP0' is identical to cell `$techmap\eink.$procmux$618_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$854_CMP = $techmap\eink.$procmux$618_CMP
    Removing $eq cell `$techmap\eink.$procmux$854_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$855_CMP0' is identical to cell `$techmap\eink.$procmux$664_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$855_CMP = $techmap\eink.$procmux$664_CMP
    Removing $eq cell `$techmap\eink.$procmux$855_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$856_CMP0' is identical to cell `$techmap\eink.$procmux$713_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$856_CMP = $techmap\eink.$procmux$713_CMP
    Removing $eq cell `$techmap\eink.$procmux$856_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$857_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$857_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$857_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$866_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$866_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$866_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$867_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$867_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$867_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$870_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$870_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$870_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$871_CMP0' is identical to cell `$techmap\eink.$procmux$788_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$871_CMP = $techmap\eink.$procmux$788_CMP
    Removing $eq cell `$techmap\eink.$procmux$871_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$872_CMP0' is identical to cell `$techmap\eink.$procmux$793_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$872_CMP = $techmap\eink.$procmux$793_CMP
    Removing $eq cell `$techmap\eink.$procmux$872_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$873_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$873_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$873_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$876_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$876_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$876_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$877_CMP0' is identical to cell `$techmap\eink.$procmux$786_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$877_CMP = $techmap\eink.$procmux$786_CMP
    Removing $eq cell `$techmap\eink.$procmux$877_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$878_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$878_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$878_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$879_CMP0' is identical to cell `$techmap\eink.$procmux$792_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$879_CMP = $techmap\eink.$procmux$792_CMP
    Removing $eq cell `$techmap\eink.$procmux$879_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$880_CMP0' is identical to cell `$techmap\eink.$procmux$713_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$880_CMP = $techmap\eink.$procmux$713_CMP
    Removing $eq cell `$techmap\eink.$procmux$880_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$881_CMP0' is identical to cell `$techmap\eink.$procmux$782_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$881_CMP = $techmap\eink.$procmux$782_CMP
    Removing $logic_not cell `$techmap\eink.$procmux$881_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$886_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$886_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$886_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$891_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$891_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$891_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$894_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$894_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$894_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$895_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$895_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$895_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$896_CMP0' is identical to cell `$techmap\eink.$procmux$618_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$896_CMP = $techmap\eink.$procmux$618_CMP
    Removing $eq cell `$techmap\eink.$procmux$896_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$897_CMP0' is identical to cell `$techmap\eink.$procmux$664_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$897_CMP = $techmap\eink.$procmux$664_CMP
    Removing $eq cell `$techmap\eink.$procmux$897_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$898_CMP0' is identical to cell `$techmap\eink.$procmux$713_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$898_CMP = $techmap\eink.$procmux$713_CMP
    Removing $eq cell `$techmap\eink.$procmux$898_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$901_CMP0' is identical to cell `$techmap\eink.$procmux$392_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$901_CMP = $techmap\eink.$procmux$392_CMP
    Removing $eq cell `$techmap\eink.$procmux$901_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$902_CMP0' is identical to cell `$techmap\eink.$procmux$433_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$902_CMP = $techmap\eink.$procmux$433_CMP
    Removing $eq cell `$techmap\eink.$procmux$902_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$903_CMP0' is identical to cell `$techmap\eink.$procmux$788_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$903_CMP = $techmap\eink.$procmux$788_CMP
    Removing $eq cell `$techmap\eink.$procmux$903_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$904_CMP0' is identical to cell `$techmap\eink.$procmux$513_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$904_CMP = $techmap\eink.$procmux$513_CMP
    Removing $eq cell `$techmap\eink.$procmux$904_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$913_CMP0' is identical to cell `$techmap\eink.$procmux$555_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$913_CMP = $techmap\eink.$procmux$555_CMP
    Removing $eq cell `$techmap\eink.$procmux$913_CMP0' from module `\top'.
  Cell `$techmap\eink.$procmux$914_CMP0' is identical to cell `$techmap\eink.$procmux$792_CMP0'.
    Redirecting output \Y: $techmap\eink.$procmux$914_CMP = $techmap\eink.$procmux$792_CMP
    Removing $eq cell `$techmap\eink.$procmux$914_CMP0' from module `\top'.
  Cell `$techmap\serial.$logic_not$uart.v:187$200' is identical to cell `$techmap\serial.$logic_not$uart.v:167$198'.
    Redirecting output \Y: $techmap\serial.$logic_not$uart.v:187$200_Y = $techmap\serial.$logic_not$uart.v:167$198_Y
    Removing $logic_not cell `$techmap\serial.$logic_not$uart.v:187$200' from module `\top'.
  Cell `$techmap\serial.$logic_not$uart.v:198$205' is identical to cell `$techmap\serial.$logic_not$uart.v:167$198'.
    Redirecting output \Y: $techmap\serial.$logic_not$uart.v:198$205_Y = $techmap\serial.$logic_not$uart.v:167$198_Y
    Removing $logic_not cell `$techmap\serial.$logic_not$uart.v:198$205' from module `\top'.
  Cell `$techmap\serial.$logic_not$uart.v:222$209' is identical to cell `$techmap\serial.$logic_not$uart.v:167$198'.
    Redirecting output \Y: $techmap\serial.$logic_not$uart.v:222$209_Y = $techmap\serial.$logic_not$uart.v:167$198_Y
    Removing $logic_not cell `$techmap\serial.$logic_not$uart.v:222$209' from module `\top'.
  Cell `$techmap\serial.$procmux$1015_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1015_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1015_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1023_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1023_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1023_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1031_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1031_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1031_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1039_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1039_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1039_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1044_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1044_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1044_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1046_CMP0' is identical to cell `$techmap\serial.$procmux$1041_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1046_CMP = $techmap\serial.$procmux$1041_CMP
    Removing $eq cell `$techmap\serial.$procmux$1046_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1047_CMP0' is identical to cell `$techmap\serial.$procmux$1042_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1047_CMP = $techmap\serial.$procmux$1042_CMP
    Removing $eq cell `$techmap\serial.$procmux$1047_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1048_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1048_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$1048_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1049_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1049_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1049_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1051_CMP0' is identical to cell `$techmap\serial.$procmux$1041_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1051_CMP = $techmap\serial.$procmux$1041_CMP
    Removing $eq cell `$techmap\serial.$procmux$1051_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1052_CMP0' is identical to cell `$techmap\serial.$procmux$1042_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1052_CMP = $techmap\serial.$procmux$1042_CMP
    Removing $eq cell `$techmap\serial.$procmux$1052_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1053_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1053_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$1053_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1054_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1054_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1054_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1056_CMP0' is identical to cell `$techmap\serial.$procmux$1041_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1056_CMP = $techmap\serial.$procmux$1041_CMP
    Removing $eq cell `$techmap\serial.$procmux$1056_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1057_CMP0' is identical to cell `$techmap\serial.$procmux$1042_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1057_CMP = $techmap\serial.$procmux$1042_CMP
    Removing $eq cell `$techmap\serial.$procmux$1057_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1058_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1058_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$1058_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1059_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1059_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1059_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1061_CMP0' is identical to cell `$techmap\serial.$procmux$1041_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1061_CMP = $techmap\serial.$procmux$1041_CMP
    Removing $eq cell `$techmap\serial.$procmux$1061_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1062_CMP0' is identical to cell `$techmap\serial.$procmux$1042_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1062_CMP = $techmap\serial.$procmux$1042_CMP
    Removing $eq cell `$techmap\serial.$procmux$1062_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1063_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1063_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$1063_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1064_CMP0' is identical to cell `$techmap\serial.$procmux$1007_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1064_CMP = $techmap\serial.$procmux$1007_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1064_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1096_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1096_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1096_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1108_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1108_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1108_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1117_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1117_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1117_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1126_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1126_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1126_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1135_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1135_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1135_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1144_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1144_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1144_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1153_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1153_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1153_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1162_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1162_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1162_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1185_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1185_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1185_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1195_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1195_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1195_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1205_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1205_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1205_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1215_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1215_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1215_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1243_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1243_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1243_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1257_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1257_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1257_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1271_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1271_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1271_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1285_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1285_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1285_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1296_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1296_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1296_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1307_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1307_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1307_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1318_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1318_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1318_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1329_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1329_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1329_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1340_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1340_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1340_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1364_CMP0' is identical to cell `$techmap\serial.$procmux$1352_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1364_CMP = $techmap\serial.$procmux$1352_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1364_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1366_CMP0' is identical to cell `$techmap\serial.$eq$uart.v:113$188'.
    Redirecting output \Y: $techmap\serial.$procmux$1366_CMP = \received
    Removing $eq cell `$techmap\serial.$procmux$1366_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1369_CMP0' is identical to cell `$techmap\serial.$procmux$1072_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1369_CMP = $techmap\serial.$procmux$1072_CMP
    Removing $eq cell `$techmap\serial.$procmux$1369_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1370_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1370_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1370_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1371_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1371_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1371_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1372_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1372_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1372_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1373_CMP0' is identical to cell `$techmap\serial.$procmux$1352_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1373_CMP = $techmap\serial.$procmux$1352_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1373_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1375_CMP0' is identical to cell `$techmap\serial.$eq$uart.v:113$188'.
    Redirecting output \Y: $techmap\serial.$procmux$1375_CMP = \received
    Removing $eq cell `$techmap\serial.$procmux$1375_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1376_CMP0' is identical to cell `$techmap\serial.$procmux$1367_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1376_CMP = $techmap\serial.$procmux$1367_CMP
    Removing $eq cell `$techmap\serial.$procmux$1376_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1377_CMP0' is identical to cell `$techmap\serial.$procmux$1368_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1377_CMP = $techmap\serial.$procmux$1368_CMP
    Removing $eq cell `$techmap\serial.$procmux$1377_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1378_CMP0' is identical to cell `$techmap\serial.$procmux$1072_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1378_CMP = $techmap\serial.$procmux$1072_CMP
    Removing $eq cell `$techmap\serial.$procmux$1378_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1379_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1379_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1379_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1380_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1380_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1380_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1381_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1381_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1381_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1382_CMP0' is identical to cell `$techmap\serial.$procmux$1352_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1382_CMP = $techmap\serial.$procmux$1352_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1382_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1384_CMP0' is identical to cell `$techmap\serial.$eq$uart.v:113$188'.
    Redirecting output \Y: $techmap\serial.$procmux$1384_CMP = \received
    Removing $eq cell `$techmap\serial.$procmux$1384_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1385_CMP0' is identical to cell `$techmap\serial.$procmux$1367_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1385_CMP = $techmap\serial.$procmux$1367_CMP
    Removing $eq cell `$techmap\serial.$procmux$1385_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1386_CMP0' is identical to cell `$techmap\serial.$procmux$1368_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1386_CMP = $techmap\serial.$procmux$1368_CMP
    Removing $eq cell `$techmap\serial.$procmux$1386_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1387_CMP0' is identical to cell `$techmap\serial.$procmux$1072_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1387_CMP = $techmap\serial.$procmux$1072_CMP
    Removing $eq cell `$techmap\serial.$procmux$1387_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1388_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1388_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1388_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1389_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1389_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1389_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1390_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1390_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1390_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1391_CMP0' is identical to cell `$techmap\serial.$procmux$1352_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1391_CMP = $techmap\serial.$procmux$1352_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1391_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1393_CMP0' is identical to cell `$techmap\serial.$eq$uart.v:113$188'.
    Redirecting output \Y: $techmap\serial.$procmux$1393_CMP = \received
    Removing $eq cell `$techmap\serial.$procmux$1393_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1394_CMP0' is identical to cell `$techmap\serial.$procmux$1367_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1394_CMP = $techmap\serial.$procmux$1367_CMP
    Removing $eq cell `$techmap\serial.$procmux$1394_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1395_CMP0' is identical to cell `$techmap\serial.$procmux$1368_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1395_CMP = $techmap\serial.$procmux$1368_CMP
    Removing $eq cell `$techmap\serial.$procmux$1395_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1396_CMP0' is identical to cell `$techmap\serial.$procmux$1072_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1396_CMP = $techmap\serial.$procmux$1072_CMP
    Removing $eq cell `$techmap\serial.$procmux$1396_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1397_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1397_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1397_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1398_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1398_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1398_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1399_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1399_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1399_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1400_CMP0' is identical to cell `$techmap\serial.$procmux$1352_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1400_CMP = $techmap\serial.$procmux$1352_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1400_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1402_CMP0' is identical to cell `$techmap\serial.$eq$uart.v:113$188'.
    Redirecting output \Y: $techmap\serial.$procmux$1402_CMP = \received
    Removing $eq cell `$techmap\serial.$procmux$1402_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1403_CMP0' is identical to cell `$techmap\serial.$procmux$1367_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1403_CMP = $techmap\serial.$procmux$1367_CMP
    Removing $eq cell `$techmap\serial.$procmux$1403_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1404_CMP0' is identical to cell `$techmap\serial.$procmux$1368_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1404_CMP = $techmap\serial.$procmux$1368_CMP
    Removing $eq cell `$techmap\serial.$procmux$1404_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1405_CMP0' is identical to cell `$techmap\serial.$procmux$1072_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1405_CMP = $techmap\serial.$procmux$1072_CMP
    Removing $eq cell `$techmap\serial.$procmux$1405_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1406_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1406_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1406_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1407_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1407_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1407_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1408_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1408_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1408_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1409_CMP0' is identical to cell `$techmap\serial.$procmux$1352_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1409_CMP = $techmap\serial.$procmux$1352_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1409_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1411_CMP0' is identical to cell `$techmap\serial.$eq$uart.v:113$188'.
    Redirecting output \Y: $techmap\serial.$procmux$1411_CMP = \received
    Removing $eq cell `$techmap\serial.$procmux$1411_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1412_CMP0' is identical to cell `$techmap\serial.$procmux$1367_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1412_CMP = $techmap\serial.$procmux$1367_CMP
    Removing $eq cell `$techmap\serial.$procmux$1412_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1413_CMP0' is identical to cell `$techmap\serial.$procmux$1368_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1413_CMP = $techmap\serial.$procmux$1368_CMP
    Removing $eq cell `$techmap\serial.$procmux$1413_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1414_CMP0' is identical to cell `$techmap\serial.$procmux$1072_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1414_CMP = $techmap\serial.$procmux$1072_CMP
    Removing $eq cell `$techmap\serial.$procmux$1414_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1415_CMP0' is identical to cell `$techmap\serial.$procmux$1084_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1415_CMP = $techmap\serial.$procmux$1084_CMP
    Removing $eq cell `$techmap\serial.$procmux$1415_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1416_CMP0' is identical to cell `$techmap\serial.$procmux$1175_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1416_CMP = $techmap\serial.$procmux$1175_CMP
    Removing $eq cell `$techmap\serial.$procmux$1416_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1417_CMP0' is identical to cell `$techmap\serial.$procmux$1229_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1417_CMP = $techmap\serial.$procmux$1229_CMP
    Removing $eq cell `$techmap\serial.$procmux$1417_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$1418_CMP0' is identical to cell `$techmap\serial.$procmux$1352_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$1418_CMP = $techmap\serial.$procmux$1352_CMP
    Removing $logic_not cell `$techmap\serial.$procmux$1418_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$924_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$924_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$924_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$934_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$934_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$934_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$944_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$944_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$944_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$954_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$954_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$954_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$964_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$964_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$964_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$971_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$971_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$971_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$978_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$978_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$978_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$985_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$985_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$985_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$992_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$992_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$992_CMP0' from module `\top'.
  Cell `$techmap\serial.$procmux$999_CMP0' is identical to cell `$techmap\serial.$procmux$1043_CMP0'.
    Redirecting output \Y: $techmap\serial.$procmux$999_CMP = $techmap\serial.$procmux$1043_CMP
    Removing $eq cell `$techmap\serial.$procmux$999_CMP0' from module `\top'.
  Cell `$techmap\sram.$not$k6r4016v1d.v:27$38' is identical to cell `$not$example.v:56$164'.
    Redirecting output \Y: $techmap\sram.$not$k6r4016v1d.v:27$38_Y = \mem_out_en
    Removing $not cell `$techmap\sram.$not$k6r4016v1d.v:27$38' from module `\top'.
  Cell `$techmap\sram.$not$k6r4016v1d.v:47$54' is identical to cell `$techmap\sram.$not$k6r4016v1d.v:35$45'.
    Redirecting output \Y: $techmap\sram.$not$k6r4016v1d.v:47$54_Y = $techmap\sram.$not$k6r4016v1d.v:35$45_Y
    Removing $not cell `$techmap\sram.$not$k6r4016v1d.v:47$54' from module `\top'.
  Cell `$techmap\sram.$or$k6r4016v1d.v:44$50' is identical to cell `$techmap\sram.$or$k6r4016v1d.v:27$37'.
    Redirecting output \Y: $techmap\sram.$or$k6r4016v1d.v:44$50_Y = $techmap\sram.$or$k6r4016v1d.v:27$37_Y
    Removing $or cell `$techmap\sram.$or$k6r4016v1d.v:44$50' from module `\top'.
  Cell `$techmap\sram.$or$k6r4016v1d.v:47$53' is identical to cell `$techmap\sram.$or$k6r4016v1d.v:35$44'.
    Redirecting output \Y: $techmap\sram.$or$k6r4016v1d.v:47$53_Y = $techmap\sram.$or$k6r4016v1d.v:35$44_Y
    Removing $or cell `$techmap\sram.$or$k6r4016v1d.v:47$53' from module `\top'.
  Cell `$techmap\sram.$or$k6r4016v1d.v:47$55' is identical to cell `$techmap\sram.$or$k6r4016v1d.v:35$46'.
    Redirecting output \Y: $techmap\sram.$or$k6r4016v1d.v:47$55_Y = $techmap\sram.$or$k6r4016v1d.v:35$46_Y
    Removing $or cell `$techmap\sram.$or$k6r4016v1d.v:47$55' from module `\top'.
Removed a total of 204 cells.

2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$276 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $techmap\eink.$procmux$784 (pure)
    Root of a mux tree: $procmux$288 (pure)
    Root of a mux tree: $procmux$291 (pure)
    Root of a mux tree: $procmux$297
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $techmap\eink.$procmux$807 (pure)
    Root of a mux tree: $techmap\eink.$procmux$815 (pure)
    Root of a mux tree: $procmux$313 (pure)
    Root of a mux tree: $techmap\eink.$procmux$824 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $techmap\eink.$procmux$834 (pure)
    Root of a mux tree: $techmap\eink.$procmux$838 (pure)
    Root of a mux tree: $procmux$340 (pure)
    Root of a mux tree: $techmap\eink.$procmux$843 (pure)
    Root of a mux tree: $techmap\eink.$procmux$847 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$366 (pure)
    Root of a mux tree: $procmux$379 (pure)
    Root of a mux tree: $techmap\eink.$procmux$865 (pure)
    Root of a mux tree: $procmux$385 (pure)
    Root of a mux tree: $techmap\eink.$procmux$869 (pure)
    Root of a mux tree: $techmap\eink.$procmux$875 (pure)
    Root of a mux tree: $techmap\eink.$procmux$885 (pure)
    Root of a mux tree: $techmap\eink.$procmux$890 (pure)
    Root of a mux tree: $techmap\eink.$procmux$893 (pure)
    Root of a mux tree: $techmap\eink.$procmux$900 (pure)
    Root of a mux tree: $techmap\eink.$procmux$912 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1040 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1045 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1050 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1055 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1060 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1365 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1374 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1383 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1392 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1401 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1410 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1420 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1423 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:27$42 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:35$49 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:44$52 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:47$57 (pure)
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\eink.$procmux$590.
    dead port 2/2 on $mux $procmux$261.
    dead port 2/2 on $mux $techmap\eink.$procmux$602.
    dead port 2/2 on $mux $techmap\eink.$procmux$617.
    dead port 2/2 on $mux $techmap\eink.$procmux$632.
    dead port 2/2 on $mux $procmux$267.
    dead port 2/2 on $mux $techmap\eink.$procmux$647.
    dead port 2/2 on $mux $techmap\eink.$procmux$663.
    dead port 2/2 on $mux $techmap\eink.$procmux$679.
    dead port 2/2 on $mux $procmux$273.
    dead port 2/2 on $mux $techmap\eink.$procmux$695.
    dead port 2/2 on $mux $techmap\eink.$procmux$712.
    dead port 2/2 on $mux $techmap\eink.$procmux$729.
    dead port 2/2 on $mux $techmap\eink.$procmux$746.
    dead port 2/2 on $mux $techmap\eink.$procmux$763.
    dead port 2/2 on $mux $techmap\eink.$procmux$781.
    dead port 2/2 on $mux $techmap\serial.$procmux$1006.
    dead port 2/2 on $mux $techmap\serial.$procmux$1014.
    dead port 2/2 on $mux $techmap\serial.$procmux$1022.
    dead port 2/2 on $mux $techmap\serial.$procmux$1030.
    dead port 2/2 on $mux $techmap\serial.$procmux$1038.
    dead port 2/2 on $mux $techmap\serial.$procmux$1071.
    dead port 2/2 on $mux $techmap\serial.$procmux$1081.
    dead port 2/2 on $mux $techmap\serial.$procmux$1083.
    dead port 2/2 on $mux $techmap\serial.$procmux$1093.
    dead port 2/2 on $mux $techmap\serial.$procmux$1095.
    dead port 2/2 on $mux $techmap\serial.$procmux$1105.
    dead port 2/2 on $mux $techmap\serial.$procmux$1107.
    dead port 2/2 on $mux $techmap\serial.$procmux$1116.
    dead port 2/2 on $mux $techmap\serial.$procmux$1125.
    dead port 2/2 on $mux $techmap\serial.$procmux$1134.
    dead port 2/2 on $mux $techmap\serial.$procmux$1143.
    dead port 2/2 on $mux $techmap\serial.$procmux$1152.
    dead port 2/2 on $mux $techmap\serial.$procmux$1161.
    dead port 2/2 on $mux $techmap\serial.$procmux$1172.
    dead port 2/2 on $mux $techmap\serial.$procmux$1174.
    dead port 2/2 on $mux $techmap\serial.$procmux$1184.
    dead port 2/2 on $mux $techmap\serial.$procmux$1194.
    dead port 2/2 on $mux $techmap\serial.$procmux$1204.
    dead port 2/2 on $mux $techmap\serial.$procmux$1214.
    dead port 2/2 on $mux $techmap\serial.$procmux$1226.
    dead port 2/2 on $mux $techmap\serial.$procmux$1228.
    dead port 2/2 on $mux $techmap\serial.$procmux$1240.
    dead port 2/2 on $mux $techmap\serial.$procmux$1242.
    dead port 2/2 on $mux $techmap\serial.$procmux$1254.
    dead port 2/2 on $mux $techmap\serial.$procmux$1256.
    dead port 2/2 on $mux $techmap\serial.$procmux$1268.
    dead port 2/2 on $mux $techmap\serial.$procmux$1270.
    dead port 2/2 on $mux $techmap\serial.$procmux$1282.
    dead port 2/2 on $mux $techmap\serial.$procmux$1284.
    dead port 2/2 on $mux $techmap\serial.$procmux$1295.
    dead port 2/2 on $mux $techmap\eink.$procmux$391.
    dead port 2/2 on $mux $techmap\serial.$procmux$1306.
    dead port 2/2 on $mux $techmap\serial.$procmux$1317.
    dead port 2/2 on $mux $techmap\serial.$procmux$1328.
    dead port 2/2 on $mux $techmap\eink.$procmux$397.
    dead port 2/2 on $mux $techmap\serial.$procmux$1339.
    dead port 2/2 on $mux $techmap\serial.$procmux$1351.
    dead port 2/2 on $mux $techmap\serial.$procmux$1363.
    dead port 2/2 on $mux $techmap\eink.$procmux$403.
    dead port 2/2 on $mux $techmap\eink.$procmux$409.
    dead port 2/2 on $mux $techmap\eink.$procmux$415.
    dead port 2/2 on $mux $techmap\eink.$procmux$421.
    dead port 1/2 on $mux $techmap\eink.$procmux$430.
    dead port 2/2 on $mux $techmap\eink.$procmux$432.
    dead port 1/2 on $mux $techmap\eink.$procmux$441.
    dead port 2/2 on $mux $techmap\eink.$procmux$443.
    dead port 1/2 on $mux $techmap\eink.$procmux$452.
    dead port 2/2 on $mux $techmap\eink.$procmux$454.
    dead port 2/2 on $mux $techmap\eink.$procmux$462.
    dead port 2/2 on $mux $procmux$229.
    dead port 2/2 on $mux $techmap\eink.$procmux$470.
    dead port 2/2 on $mux $procmux$231.
    dead port 2/2 on $mux $techmap\eink.$procmux$478.
    dead port 2/2 on $mux $techmap\eink.$procmux$486.
    dead port 2/2 on $mux $techmap\eink.$procmux$494.
    dead port 2/2 on $mux $procmux$241.
    dead port 2/2 on $mux $techmap\eink.$procmux$502.
    dead port 2/2 on $mux $procmux$243.
    dead port 2/2 on $mux $techmap\eink.$procmux$512.
    dead port 2/2 on $mux $techmap\eink.$procmux$522.
    dead port 2/2 on $mux $techmap\serial.$procmux$921.
    dead port 2/2 on $mux $techmap\serial.$procmux$923.
    dead port 2/2 on $mux $techmap\serial.$procmux$931.
    dead port 2/2 on $mux $techmap\serial.$procmux$933.
    dead port 2/2 on $mux $techmap\serial.$procmux$941.
    dead port 2/2 on $mux $techmap\serial.$procmux$943.
    dead port 2/2 on $mux $techmap\eink.$procmux$532.
    dead port 2/2 on $mux $techmap\serial.$procmux$951.
    dead port 2/2 on $mux $techmap\serial.$procmux$953.
    dead port 2/2 on $mux $techmap\serial.$procmux$961.
    dead port 2/2 on $mux $techmap\serial.$procmux$963.
    dead port 2/2 on $mux $techmap\serial.$procmux$970.
    dead port 2/2 on $mux $techmap\eink.$procmux$542.
    dead port 2/2 on $mux $techmap\serial.$procmux$977.
    dead port 2/2 on $mux $procmux$253.
    dead port 2/2 on $mux $techmap\serial.$procmux$984.
    dead port 2/2 on $mux $techmap\serial.$procmux$991.
    dead port 2/2 on $mux $techmap\eink.$procmux$554.
    dead port 2/2 on $mux $techmap\serial.$procmux$998.
    dead port 2/2 on $mux $techmap\eink.$procmux$566.
    dead port 2/2 on $mux $procmux$255.
    dead port 2/2 on $mux $techmap\eink.$procmux$578.
Removed 103 multiplexer ports.

2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1040: { $techmap\serial.$procmux$1007_CMP $techmap\serial.$procmux$1043_CMP $auto$opt_reduce.cc:132:opt_mux$1475 }
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1045: { $techmap\serial.$procmux$1007_CMP $techmap\serial.$procmux$1043_CMP $auto$opt_reduce.cc:132:opt_mux$1477 }
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1055: { $techmap\serial.$procmux$1007_CMP $techmap\serial.$procmux$1043_CMP $auto$opt_reduce.cc:132:opt_mux$1479 }
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1060: { $techmap\serial.$procmux$1007_CMP $techmap\serial.$procmux$1043_CMP $auto$opt_reduce.cc:132:opt_mux$1481 }
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1374: { $techmap\serial.$procmux$1352_CMP $techmap\serial.$procmux$1229_CMP $techmap\serial.$procmux$1175_CMP $techmap\serial.$procmux$1084_CMP $techmap\serial.$procmux$1368_CMP $auto$opt_reduce.cc:132:opt_mux$1483 }
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1383: { $techmap\serial.$procmux$1084_CMP $auto$opt_reduce.cc:132:opt_mux$1485 }
    New ctrl vector for $pmux cell $techmap\eink.$procmux$838: { $auto$opt_reduce.cc:132:opt_mux$1487 $techmap\eink.$procmux$392_CMP }
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1392: { $techmap\serial.$procmux$1229_CMP $techmap\serial.$procmux$1084_CMP $auto$opt_reduce.cc:132:opt_mux$1489 }
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1401: { $techmap\serial.$procmux$1229_CMP $techmap\serial.$procmux$1175_CMP $techmap\serial.$procmux$1084_CMP $auto$opt_reduce.cc:132:opt_mux$1491 }
    New ctrl vector for $pmux cell $techmap\eink.$procmux$847: { $techmap\eink.$procmux$713_CMP $techmap\eink.$procmux$664_CMP $techmap\eink.$procmux$618_CMP $auto$opt_reduce.cc:132:opt_mux$1495 $auto$opt_reduce.cc:132:opt_mux$1493 $techmap\eink.$procmux$433_CMP $techmap\eink.$procmux$392_CMP }
    New ctrl vector for $pmux cell $techmap\serial.$procmux$1410: { $techmap\serial.$procmux$1229_CMP $techmap\serial.$procmux$1175_CMP $techmap\serial.$procmux$1084_CMP $auto$opt_reduce.cc:132:opt_mux$1497 }
    New ctrl vector for $pmux cell $techmap\eink.$procmux$869: { $techmap\eink.$procmux$793_CMP $auto$opt_reduce.cc:132:opt_mux$1499 $techmap\eink.$procmux$392_CMP }
    New ctrl vector for $pmux cell $techmap\eink.$procmux$875: { $techmap\eink.$procmux$713_CMP $auto$opt_reduce.cc:132:opt_mux$1501 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1482: { \received $techmap\serial.$procmux$1367_CMP $techmap\serial.$procmux$1072_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1484: { \received $techmap\serial.$procmux$1368_CMP $techmap\serial.$procmux$1367_CMP $techmap\serial.$procmux$1352_CMP $techmap\serial.$procmux$1229_CMP $techmap\serial.$procmux$1175_CMP $techmap\serial.$procmux$1072_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1486: { $techmap\eink.$procmux$792_CMP $techmap\eink.$procmux$782_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1488: { \received $techmap\serial.$procmux$1368_CMP $techmap\serial.$procmux$1367_CMP $techmap\serial.$procmux$1352_CMP $techmap\serial.$procmux$1175_CMP $techmap\serial.$procmux$1072_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1490: { \received $techmap\serial.$procmux$1368_CMP $techmap\serial.$procmux$1367_CMP $techmap\serial.$procmux$1352_CMP $techmap\serial.$procmux$1072_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1492: { $techmap\eink.$procmux$788_CMP $techmap\eink.$procmux$782_CMP $techmap\eink.$procmux$513_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1496: { \received $techmap\serial.$procmux$1368_CMP $techmap\serial.$procmux$1367_CMP $techmap\serial.$procmux$1352_CMP $techmap\serial.$procmux$1072_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1498: { $techmap\eink.$procmux$788_CMP $techmap\eink.$procmux$782_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1500: { $techmap\eink.$procmux$792_CMP $techmap\eink.$procmux$786_CMP $techmap\eink.$procmux$782_CMP $techmap\eink.$procmux$433_CMP $techmap\eink.$procmux$392_CMP }
  Optimizing cells in module \top.
Performed a total of 22 changes.

2.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$1490' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$1496'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1491 = $auto$opt_reduce.cc:132:opt_mux$1497
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$1490' from module `\top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$1478' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$1480'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1479 = $auto$opt_reduce.cc:132:opt_mux$1481
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$1478' from module `\top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$1476' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$1480'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1477 = $auto$opt_reduce.cc:132:opt_mux$1481
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$1476' from module `\top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$1474' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$1480'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1475 = $auto$opt_reduce.cc:132:opt_mux$1481
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$1474' from module `\top'.
  Cell `$techmap\eink.$procmux$615' is identical to cell `$techmap\eink.$procmux$661'.
    Redirecting output \Y: $techmap\eink.$procmux$615_Y = $techmap\eink.$procmux$661_Y
    Removing $mux cell `$techmap\eink.$procmux$615' from module `\top'.
  Cell `$techmap\eink.$procmux$630' is identical to cell `$techmap\eink.$procmux$677'.
    Redirecting output \Y: $techmap\eink.$procmux$630_Y = $techmap\eink.$procmux$677_Y
    Removing $mux cell `$techmap\eink.$procmux$630' from module `\top'.
  Cell `$techmap\eink.$procmux$389' is identical to cell `$techmap\eink.$procmux$661'.
    Redirecting output \Y: $techmap\eink.$procmux$389_Y = $techmap\eink.$procmux$661_Y
    Removing $mux cell `$techmap\eink.$procmux$389' from module `\top'.
  Cell `$techmap\eink.$procmux$395' is identical to cell `$techmap\eink.$procmux$677'.
    Redirecting output \Y: $techmap\eink.$procmux$395_Y = $techmap\eink.$procmux$677_Y
    Removing $mux cell `$techmap\eink.$procmux$395' from module `\top'.
  Cell `$techmap\eink.$procmux$419' is identical to cell `$techmap\eink.$procmux$645'.
    Redirecting output \Y: $techmap\eink.$procmux$419_Y = $techmap\eink.$procmux$645_Y
    Removing $mux cell `$techmap\eink.$procmux$419' from module `\top'.
  Cell `$techmap\eink.$procmux$460' is identical to cell `$techmap\eink.$procmux$661'.
    Redirecting output \Y: $techmap\eink.$procmux$460_Y = $techmap\eink.$procmux$661_Y
    Removing $mux cell `$techmap\eink.$procmux$460' from module `\top'.
  Cell `$techmap\eink.$procmux$468' is identical to cell `$techmap\eink.$procmux$677'.
    Redirecting output \Y: $techmap\eink.$procmux$468_Y = $techmap\eink.$procmux$677_Y
    Removing $mux cell `$techmap\eink.$procmux$468' from module `\top'.
  Cell `$techmap\eink.$procmux$500' is identical to cell `$techmap\eink.$procmux$645'.
    Redirecting output \Y: $techmap\eink.$procmux$500_Y = $techmap\eink.$procmux$645_Y
    Removing $mux cell `$techmap\eink.$procmux$500' from module `\top'.
Removed a total of 12 cells.

2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.5.8. Executing OPT_EXPR pass (perform const folding).

2.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$276 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$288 (pure)
    Root of a mux tree: $procmux$291 (pure)
    Root of a mux tree: $procmux$297
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $procmux$313 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$340 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$366 (pure)
    Root of a mux tree: $procmux$379 (pure)
    Root of a mux tree: $procmux$385 (pure)
    Root of a mux tree: $techmap\eink.$procmux$784 (pure)
    Root of a mux tree: $techmap\eink.$procmux$807 (pure)
    Root of a mux tree: $techmap\eink.$procmux$815 (pure)
    Root of a mux tree: $techmap\eink.$procmux$824 (pure)
    Root of a mux tree: $techmap\eink.$procmux$834 (pure)
    Root of a mux tree: $techmap\eink.$procmux$838 (pure)
    Root of a mux tree: $techmap\eink.$procmux$843 (pure)
    Root of a mux tree: $techmap\eink.$procmux$847 (pure)
    Root of a mux tree: $techmap\eink.$procmux$865 (pure)
    Root of a mux tree: $techmap\eink.$procmux$869 (pure)
    Root of a mux tree: $techmap\eink.$procmux$875 (pure)
    Root of a mux tree: $techmap\eink.$procmux$885 (pure)
    Root of a mux tree: $techmap\eink.$procmux$890 (pure)
    Root of a mux tree: $techmap\eink.$procmux$893 (pure)
    Root of a mux tree: $techmap\eink.$procmux$900 (pure)
    Root of a mux tree: $techmap\eink.$procmux$912 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1040 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1045 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1050 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1055 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1060 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1365 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1374 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1383 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1392 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1401 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1410 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1420 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1423 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:27$42 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:35$49 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:44$52 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:47$57 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\eink.$procmux$784: { $techmap\eink.$procmux$782_CMP $techmap\eink.$procmux$713_CMP $techmap\eink.$procmux$664_CMP $techmap\eink.$procmux$793_CMP $techmap\eink.$procmux$792_CMP $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$790_CMP $techmap\eink.$procmux$513_CMP $techmap\eink.$procmux$788_CMP $techmap\eink.$procmux$786_CMP $auto$opt_reduce.cc:132:opt_mux$1503 }
    New ctrl vector for $pmux cell $techmap\eink.$procmux$847: { $techmap\eink.$procmux$713_CMP $auto$opt_reduce.cc:132:opt_mux$1495 $auto$opt_reduce.cc:132:opt_mux$1493 $auto$opt_reduce.cc:132:opt_mux$1505 }
    New ctrl vector for $pmux cell $techmap\eink.$procmux$893: { $techmap\eink.$procmux$713_CMP $auto$opt_reduce.cc:132:opt_mux$1507 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

2.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$1504' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$1506'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1505 = $auto$opt_reduce.cc:132:opt_mux$1507
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$1504' from module `\top'.
Removed a total of 1 cells.

2.7.5.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.5.15. Executing OPT_EXPR pass (perform const folding).

2.7.5.16. Rerunning OPT passes. (Maybe there is more to do..)

2.7.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$276 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$288 (pure)
    Root of a mux tree: $procmux$291 (pure)
    Root of a mux tree: $procmux$297
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $procmux$313 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$340 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$366 (pure)
    Root of a mux tree: $procmux$379 (pure)
    Root of a mux tree: $procmux$385 (pure)
    Root of a mux tree: $techmap\eink.$procmux$784 (pure)
    Root of a mux tree: $techmap\eink.$procmux$807 (pure)
    Root of a mux tree: $techmap\eink.$procmux$815 (pure)
    Root of a mux tree: $techmap\eink.$procmux$824 (pure)
    Root of a mux tree: $techmap\eink.$procmux$834 (pure)
    Root of a mux tree: $techmap\eink.$procmux$838 (pure)
    Root of a mux tree: $techmap\eink.$procmux$843 (pure)
    Root of a mux tree: $techmap\eink.$procmux$847 (pure)
    Root of a mux tree: $techmap\eink.$procmux$865 (pure)
    Root of a mux tree: $techmap\eink.$procmux$869 (pure)
    Root of a mux tree: $techmap\eink.$procmux$875 (pure)
    Root of a mux tree: $techmap\eink.$procmux$885 (pure)
    Root of a mux tree: $techmap\eink.$procmux$890 (pure)
    Root of a mux tree: $techmap\eink.$procmux$893 (pure)
    Root of a mux tree: $techmap\eink.$procmux$900 (pure)
    Root of a mux tree: $techmap\eink.$procmux$912 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1040 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1045 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1050 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1055 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1060 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1365 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1374 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1383 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1392 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1401 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1410 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1420 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1423 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:27$42 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:35$49 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:44$52 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:47$57 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.5.20. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.7.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.5.22. Executing OPT_EXPR pass (perform const folding).

2.7.5.23. Finished OPT passes. (There is nothing left to do.)

2.7.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell top.$add$example.v:181$170 ($add).
Removed top 14 bits (of 32) from port Y of cell top.$add$example.v:181$170 ($add).
Removed top 1 bits (of 8) from port B of cell top.$procmux$240_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$procmux$337_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\serial.$procmux$1229_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\serial.$procmux$1175_CMP0 ($eq).
Removed top 6 bits (of 9) from mux cell top.$techmap\serial.$procmux$1091 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\serial.$procmux$1084_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\serial.$procmux$1043_CMP0 ($eq).
Removed top 1 bits (of 5) from mux cell top.$techmap\serial.$procmux$929 ($mux).
Removed top 1 bits (of 2) from mux cell top.$techmap\serial.$ternary$uart.v:301$217 ($mux).
Removed top 2 bits (of 3) from mux cell top.$techmap\serial.$ternary$uart.v:226$210 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$techmap\serial.$gt$uart.v:201$206 ($gt).
Removed top 2 bits (of 3) from mux cell top.$techmap\serial.$ternary$uart.v:193$204 ($mux).
Removed top 8 bits (of 16) from mux cell top.$techmap\sram.$ternary$k6r4016v1d.v:27$42 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\eink.$procmux$793_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\eink.$procmux$792_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\eink.$procmux$790_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\eink.$procmux$788_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\eink.$procmux$601_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\eink.$procmux$555_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell top.$techmap\eink.$procmux$552 ($mux).
Removed top 2 bits (of 4) from port B of cell top.$techmap\eink.$procmux$513_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\eink.$procmux$433_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\eink.$add$ed060sc7.v:345$106 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:345$106 ($add).
Removed top 28 bits (of 32) from port B of cell top.$techmap\eink.$lt$ed060sc7.v:343$105 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$techmap\eink.$add$ed060sc7.v:338$104 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:338$104 ($add).
Removed top 30 bits (of 32) from port B of cell top.$techmap\eink.$lt$ed060sc7.v:337$103 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$techmap\eink.$add$ed060sc7.v:310$100 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:310$100 ($add).
Removed top 22 bits (of 32) from port B of cell top.$techmap\eink.$lt$ed060sc7.v:308$98 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$techmap\eink.$add$ed060sc7.v:293$97 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:293$97 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\eink.$add$ed060sc7.v:292$96 ($add).
Removed top 15 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:292$96 ($add).
Removed top 24 bits (of 32) from port B of cell top.$techmap\eink.$lt$ed060sc7.v:291$95 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$techmap\eink.$lt$ed060sc7.v:233$91 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$techmap\eink.$add$ed060sc7.v:225$90 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:225$90 ($add).
Removed top 26 bits (of 32) from port B of cell top.$techmap\eink.$lt$ed060sc7.v:223$89 ($lt).
Removed top 28 bits (of 32) from port A of cell top.$techmap\eink.$add$ed060sc7.v:76$85 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:76$85 ($add).
Removed top 28 bits (of 32) from port A of cell top.$techmap\eink.$add$ed060sc7.v:77$82 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:77$82 ($add).
Removed top 28 bits (of 32) from port A of cell top.$techmap\eink.$add$ed060sc7.v:78$79 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:78$79 ($add).
Removed top 28 bits (of 32) from port A of cell top.$techmap\eink.$add$ed060sc7.v:80$76 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\eink.$add$ed060sc7.v:80$76 ($add).
Removed top 14 bits (of 32) from wire top.$add$example.v:181$170_Y.
Removed top 2 bits (of 4) from wire top.$techmap\eink.$6\state[3:0].
Removed top 24 bits (of 32) from wire top.$techmap\eink.$add$ed060sc7.v:225$90_Y.
Removed top 24 bits (of 32) from wire top.$techmap\eink.$add$ed060sc7.v:293$97_Y.
Removed top 28 bits (of 32) from wire top.$techmap\eink.$add$ed060sc7.v:76$85_Y.
Removed top 28 bits (of 32) from wire top.$techmap\eink.$add$ed060sc7.v:77$82_Y.
Removed top 28 bits (of 32) from wire top.$techmap\eink.$add$ed060sc7.v:78$79_Y.
Removed top 28 bits (of 32) from wire top.$techmap\eink.$add$ed060sc7.v:80$76_Y.

2.7.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$example.v:181$170 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:225$90 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:292$96 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:293$97 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:310$100 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:338$104 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:345$106 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:76$85 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:77$82 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:78$79 ($add).
  creating $macc model for $techmap\eink.$add$ed060sc7.v:80$76 ($add).
  creating $macc model for $techmap\serial.$add$uart.v:189$201 ($add).
  creating $macc model for $techmap\serial.$sub$uart.v:145$194 ($sub).
  creating $macc model for $techmap\serial.$sub$uart.v:149$196 ($sub).
  creating $macc model for $techmap\serial.$sub$uart.v:192$202 ($sub).
  creating $macc model for $techmap\serial.$sub$uart.v:210$207 ($sub).
  creating $macc model for $techmap\serial.$sub$uart.v:283$215 ($sub).
  creating $alu model for $macc $techmap\serial.$sub$uart.v:283$215.
  creating $alu model for $macc $techmap\serial.$sub$uart.v:210$207.
  creating $alu model for $macc $techmap\serial.$sub$uart.v:192$202.
  creating $alu model for $macc $techmap\serial.$sub$uart.v:149$196.
  creating $alu model for $macc $techmap\serial.$sub$uart.v:145$194.
  creating $alu model for $macc $techmap\serial.$add$uart.v:189$201.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:80$76.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:78$79.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:77$82.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:76$85.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:345$106.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:338$104.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:310$100.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:293$97.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:292$96.
  creating $alu model for $macc $techmap\eink.$add$ed060sc7.v:225$90.
  creating $alu model for $macc $add$example.v:181$170.
  creating $alu model for $techmap\eink.$lt$ed060sc7.v:223$89 ($lt): new $alu
  creating $alu model for $techmap\eink.$lt$ed060sc7.v:233$91 ($lt): new $alu
  creating $alu model for $techmap\eink.$lt$ed060sc7.v:291$95 ($lt): new $alu
  creating $alu model for $techmap\eink.$lt$ed060sc7.v:308$98 ($lt): new $alu
  creating $alu model for $techmap\eink.$lt$ed060sc7.v:337$103 ($lt): new $alu
  creating $alu model for $techmap\eink.$lt$ed060sc7.v:343$105 ($lt): new $alu
  creating $alu model for $techmap\serial.$gt$uart.v:201$206 ($gt): new $alu
  creating $alu cell for $techmap\serial.$gt$uart.v:201$206: $auto$alumacc.cc:470:replace_alu$1523
  creating $alu cell for $techmap\eink.$lt$ed060sc7.v:343$105: $auto$alumacc.cc:470:replace_alu$1528
  creating $alu cell for $techmap\eink.$lt$ed060sc7.v:337$103: $auto$alumacc.cc:470:replace_alu$1533
  creating $alu cell for $techmap\eink.$lt$ed060sc7.v:308$98: $auto$alumacc.cc:470:replace_alu$1544
  creating $alu cell for $techmap\eink.$lt$ed060sc7.v:291$95: $auto$alumacc.cc:470:replace_alu$1549
  creating $alu cell for $techmap\eink.$lt$ed060sc7.v:233$91: $auto$alumacc.cc:470:replace_alu$1554
  creating $alu cell for $techmap\eink.$lt$ed060sc7.v:223$89: $auto$alumacc.cc:470:replace_alu$1559
  creating $alu cell for $add$example.v:181$170: $auto$alumacc.cc:470:replace_alu$1570
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:225$90: $auto$alumacc.cc:470:replace_alu$1573
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:292$96: $auto$alumacc.cc:470:replace_alu$1576
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:293$97: $auto$alumacc.cc:470:replace_alu$1579
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:310$100: $auto$alumacc.cc:470:replace_alu$1582
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:338$104: $auto$alumacc.cc:470:replace_alu$1585
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:345$106: $auto$alumacc.cc:470:replace_alu$1588
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:76$85: $auto$alumacc.cc:470:replace_alu$1591
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:77$82: $auto$alumacc.cc:470:replace_alu$1594
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:78$79: $auto$alumacc.cc:470:replace_alu$1597
  creating $alu cell for $techmap\eink.$add$ed060sc7.v:80$76: $auto$alumacc.cc:470:replace_alu$1600
  creating $alu cell for $techmap\serial.$add$uart.v:189$201: $auto$alumacc.cc:470:replace_alu$1603
  creating $alu cell for $techmap\serial.$sub$uart.v:145$194: $auto$alumacc.cc:470:replace_alu$1606
  creating $alu cell for $techmap\serial.$sub$uart.v:149$196: $auto$alumacc.cc:470:replace_alu$1609
  creating $alu cell for $techmap\serial.$sub$uart.v:192$202: $auto$alumacc.cc:470:replace_alu$1612
  creating $alu cell for $techmap\serial.$sub$uart.v:210$207: $auto$alumacc.cc:470:replace_alu$1615
  creating $alu cell for $techmap\serial.$sub$uart.v:283$215: $auto$alumacc.cc:470:replace_alu$1618
  created 24 $alu and 0 $macc cells.

2.7.8. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:80$74 ($memrd):
    Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
    Found 3 candidates: $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:78$77 $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80 $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83
    Analyzing resource sharing with $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:78$77 ($memrd):
      Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:80$74: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:78$77: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Size of SAT problem: 2 cells, 35 variables, 82 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
    Analyzing resource sharing with $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80 ($memrd):
      Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:80$74: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Size of SAT problem: 2 cells, 35 variables, 82 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
    Analyzing resource sharing with $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83 ($memrd):
      Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:80$74: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Size of SAT problem: 2 cells, 35 variables, 82 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
  Analyzing resource sharing options for $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:78$77 ($memrd):
    Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
    Found 2 candidates: $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80 $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83
    Analyzing resource sharing with $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80 ($memrd):
      Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:78$77: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Size of SAT problem: 2 cells, 35 variables, 82 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
    Analyzing resource sharing with $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83 ($memrd):
      Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:78$77: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Size of SAT problem: 2 cells, 35 variables, 82 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
  Analyzing resource sharing options for $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80 ($memrd):
    Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
    Found 1 candidates: $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83
    Analyzing resource sharing with $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83 ($memrd):
      Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Activation pattern for cell $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
      Size of SAT problem: 2 cells, 35 variables, 82 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP } = 2'11
  Analyzing resource sharing options for $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83 ($memrd):
    Found 1 activation_patterns using ctrl signal { $techmap\eink.$procmux$555_CMP $techmap\eink.$procmux$601_CMP }.
    No candidates found.

2.7.9. Executing OPT pass (performing simple optimizations).

2.7.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$techmap\serial.$procmux$1103' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$588' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$520' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$438' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$492' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$413' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$710' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$661' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$427' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$484' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$449' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$476' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$761' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$401' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$727' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$677' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$407' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$564' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$530' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$576' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$540' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$744' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$693' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$645' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$552' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\eink.$procmux$510' in module `top'.

2.7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$276 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$288 (pure)
    Root of a mux tree: $procmux$291 (pure)
    Root of a mux tree: $procmux$297
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $procmux$313 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$340 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$366 (pure)
    Root of a mux tree: $procmux$379 (pure)
    Root of a mux tree: $procmux$385 (pure)
    Root of a mux tree: $techmap\eink.$procmux$784 (pure)
    Root of a mux tree: $techmap\eink.$procmux$807 (pure)
    Root of a mux tree: $techmap\eink.$procmux$815 (pure)
    Root of a mux tree: $techmap\eink.$procmux$824 (pure)
    Root of a mux tree: $techmap\eink.$procmux$834 (pure)
    Root of a mux tree: $techmap\eink.$procmux$838 (pure)
    Root of a mux tree: $techmap\eink.$procmux$843 (pure)
    Root of a mux tree: $techmap\eink.$procmux$847 (pure)
    Root of a mux tree: $techmap\eink.$procmux$865 (pure)
    Root of a mux tree: $techmap\eink.$procmux$869 (pure)
    Root of a mux tree: $techmap\eink.$procmux$875 (pure)
    Root of a mux tree: $techmap\eink.$procmux$885 (pure)
    Root of a mux tree: $techmap\eink.$procmux$890 (pure)
    Root of a mux tree: $techmap\eink.$procmux$893 (pure)
    Root of a mux tree: $techmap\eink.$procmux$900 (pure)
    Root of a mux tree: $techmap\eink.$procmux$912 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1040 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1045 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1050 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1055 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1060 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1365 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1374 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1383 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1392 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1401 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1410 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1420 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1423 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:27$42 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:35$49 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:44$52 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:47$57 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1540: { $auto$alumacc.cc:483:replace_alu$1534 [0] $auto$alumacc.cc:483:replace_alu$1534 [1] $auto$alumacc.cc:483:replace_alu$1534 [2] $auto$alumacc.cc:483:replace_alu$1534 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1566: { $auto$alumacc.cc:483:replace_alu$1560 [0] $auto$alumacc.cc:483:replace_alu$1560 [1] $auto$alumacc.cc:483:replace_alu$1560 [2] $auto$alumacc.cc:483:replace_alu$1560 [3] $auto$alumacc.cc:483:replace_alu$1560 [4] $auto$alumacc.cc:483:replace_alu$1560 [5] $auto$alumacc.cc:483:replace_alu$1560 [6] $auto$alumacc.cc:483:replace_alu$1560 [7] }
  Optimizing cells in module \top.
Performed a total of 2 changes.

2.7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$1562'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$1557'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$1552'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$1547'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$1526'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$1536'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$1531'.

2.7.9.8. Executing OPT_EXPR pass (perform const folding).

2.7.9.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$276 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$288 (pure)
    Root of a mux tree: $procmux$291 (pure)
    Root of a mux tree: $procmux$297
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $procmux$313 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$340 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$366 (pure)
    Root of a mux tree: $procmux$379 (pure)
    Root of a mux tree: $procmux$385 (pure)
    Root of a mux tree: $techmap\eink.$procmux$784 (pure)
    Root of a mux tree: $techmap\eink.$procmux$807 (pure)
    Root of a mux tree: $techmap\eink.$procmux$815 (pure)
    Root of a mux tree: $techmap\eink.$procmux$824 (pure)
    Root of a mux tree: $techmap\eink.$procmux$834 (pure)
    Root of a mux tree: $techmap\eink.$procmux$838 (pure)
    Root of a mux tree: $techmap\eink.$procmux$843 (pure)
    Root of a mux tree: $techmap\eink.$procmux$847 (pure)
    Root of a mux tree: $techmap\eink.$procmux$865 (pure)
    Root of a mux tree: $techmap\eink.$procmux$869 (pure)
    Root of a mux tree: $techmap\eink.$procmux$875 (pure)
    Root of a mux tree: $techmap\eink.$procmux$885 (pure)
    Root of a mux tree: $techmap\eink.$procmux$890 (pure)
    Root of a mux tree: $techmap\eink.$procmux$893 (pure)
    Root of a mux tree: $techmap\eink.$procmux$900 (pure)
    Root of a mux tree: $techmap\eink.$procmux$912 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1040 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1045 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1050 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1055 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1060 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1365 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1374 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1383 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1392 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1401 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1410 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1420 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1423 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:27$42 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:35$49 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:44$52 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:47$57 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.9.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.7.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.9.15. Executing OPT_EXPR pass (perform const folding).

2.7.9.16. Finished OPT passes. (There is nothing left to do.)

2.7.10. Executing FSM pass (extract and optimize FSM).

2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.eink.next_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.Not marking top.mode as FSM state register:
    Register has an initialization value.Not marking top.serial.recv_state as FSM state register:
    Register has an initialization value.Not marking top.serial.tx_state as FSM state register:
    Register has an initialization value.Not marking top.tx_byte as FSM state register:
    Users of register don't seem to benefit from recoding.

2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.7.11. Executing OPT pass (performing simple optimizations).

2.7.11.1. Executing OPT_EXPR pass (perform const folding).

2.7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.11.5. Finished fast OPT passes.

2.7.12. Executing MEMORY pass.

2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:78$77' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:80$74' in module `\top': no (compatible) $dff found.

2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrc/$memwr cells).

2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\args' in module `\top':
  no cells found. removing memory.
Collecting $memrd, $memwr and $meminit for memory `\eink.waveform_2bits' in module `\top':
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:137$109 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:138$110 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:139$111 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:140$112 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:142$113 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:143$114 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:144$115 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:145$116 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:147$117 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:148$118 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:149$119 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:150$120 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:152$121 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:153$122 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:154$123 ($meminit)
  $techmap\eink.$meminit$\waveform_2bits$ed060sc7.v:155$124 ($meminit)
  $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:76$83 ($memrd)
  $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:77$80 ($memrd)
  $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:78$77 ($memrd)
  $techmap\eink.$memrd$\waveform_2bits$ed060sc7.v:80$74 ($memrd)

2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.eink.waveform_2bits:
  Properties: ports=4 bits=32 rports=4 wports=0 dbits=2 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=14 bwaste=4064 waste=4064 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.

2.9. Executing TECHMAP pass (map to technology primitives).

2.9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.
No more expansions possible.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$procmux$295' (mux_sel01) in module `\top' with constant driver `$procmux$295_Y = \rx_cnt'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1410' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1401' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1392' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1383' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1374' in module `top'.
Replacing $mux cell `$techmap\serial.$ternary$uart.v:226$210' (mux_sel01) in module `\top' with constant driver `$techmap\serial.$ternary$uart.v:226$210_Y [0] = \RX'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1365' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1060' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1055' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1050' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1045' in module `top'.
Optimized away 1 select inputs of $pmux cell `$techmap\serial.$procmux$1040' in module `top'.
Replacing $mux cell `$techmap\sram.$ternary$k6r4016v1d.v:47$57' (mux_sel01) in module `\top' with constant driver `\WE_N = $techmap\sram.$or$k6r4016v1d.v:35$46_Y'.
Replacing $mux cell `$techmap\sram.$ternary$k6r4016v1d.v:44$52' (mux_sel01) in module `\top' with constant driver `\OE_N = $techmap\sram.$or$k6r4016v1d.v:27$37_Y'.
Replacing $mux cell `$techmap\sram.$ternary$k6r4016v1d.v:27$42' (mux_empty) in module `\top' with constant driver `\eink.data_in = \mem_in [7:0]'.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$logic_not' cell `$techmap\serial.$procmux$1007_CMP0'.
  removing unused `$or' cell `$techmap\sram.$or$k6r4016v1d.v:27$39'.

2.10.5. Finished fast OPT passes.

2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \eink.waveform_2bits in module \top:
  created 16 $dff cells and 0 static cells of width 2.
  read interface: 0 $dff and 60 $mux cells.
  write interface: 0 write mux blocks.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$276 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$288 (pure)
    Root of a mux tree: $procmux$291 (pure)
    Root of a mux tree: $procmux$297
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $procmux$313 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$340 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$366 (pure)
    Root of a mux tree: $procmux$379 (pure)
    Root of a mux tree: $procmux$385 (pure)
    Root of a mux tree: $techmap\eink.$procmux$784 (pure)
    Root of a mux tree: $techmap\eink.$procmux$807 (pure)
    Root of a mux tree: $techmap\eink.$procmux$815 (pure)
    Root of a mux tree: $techmap\eink.$procmux$824 (pure)
    Root of a mux tree: $techmap\eink.$procmux$834 (pure)
    Root of a mux tree: $techmap\eink.$procmux$838 (pure)
    Root of a mux tree: $techmap\eink.$procmux$843 (pure)
    Root of a mux tree: $techmap\eink.$procmux$847 (pure)
    Root of a mux tree: $techmap\eink.$procmux$865 (pure)
    Root of a mux tree: $techmap\eink.$procmux$869 (pure)
    Root of a mux tree: $techmap\eink.$procmux$875 (pure)
    Root of a mux tree: $techmap\eink.$procmux$885 (pure)
    Root of a mux tree: $techmap\eink.$procmux$890 (pure)
    Root of a mux tree: $techmap\eink.$procmux$893 (pure)
    Root of a mux tree: $techmap\eink.$procmux$900 (pure)
    Root of a mux tree: $techmap\eink.$procmux$912 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1040 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1045 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1050 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1055 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1060 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1365 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1374 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1383 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1392 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1401 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1410 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1420 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1423 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:35$49 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\eink.$procmux$438:
      Old ports: A=4'1100, B=4'0000, Y=$techmap\eink.$4\next_state[3:0]
      New ports: A=1'1, B=1'0, Y=$techmap\eink.$4\next_state[3:0] [2]
      New connections: { $techmap\eink.$4\next_state[3:0] [3] $techmap\eink.$4\next_state[3:0] [1:0] } = { $techmap\eink.$4\next_state[3:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $techmap\eink.$procmux$510:
      Old ports: A=4'1001, B=4'0010, Y=$techmap\eink.$7\state[3:0]
      New ports: A=2'01, B=2'10, Y=$techmap\eink.$7\state[3:0] [1:0]
      New connections: $techmap\eink.$7\state[3:0] [3:2] = { $techmap\eink.$7\state[3:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\serial.$procmux$1079:
      Old ports: A=3'100, B=3'010, Y=$techmap\serial.$8\recv_state[2:0]
      New ports: A=2'10, B=2'01, Y=$techmap\serial.$8\recv_state[2:0] [2:1]
      New connections: $techmap\serial.$8\recv_state[2:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\serial.$procmux$1091:
      Old ports: A=3'100, B=3'001, Y=$techmap\serial.$8\rx_clk[8:0] [2:0]
      New ports: A=2'10, B=2'01, Y={ $techmap\serial.$8\rx_clk[8:0] [2] $techmap\serial.$8\rx_clk[8:0] [0] }
      New connections: $techmap\serial.$8\rx_clk[8:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $techmap\serial.$procmux$1103:
      Old ports: A={ 1'1 \serial.rx_data [7:1] }, B={ 1'0 \serial.rx_data [7:1] }, Y=$techmap\serial.$3\rx_data[7:0]
      New ports: A=1'1, B=1'0, Y=$techmap\serial.$3\rx_data[7:0] [7]
      New connections: $techmap\serial.$3\rx_data[7:0] [6:0] = \serial.rx_data [7:1]
    Consolidated identical input bits for $mux cell $techmap\serial.$procmux$1252:
      Old ports: A=3'010, B=3'110, Y=$techmap\serial.$5\recv_state[2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\serial.$5\recv_state[2:0] [2]
      New connections: $techmap\serial.$5\recv_state[2:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $techmap\serial.$procmux$929:
      Old ports: A=4'0000, B=4'1001, Y=$techmap\serial.$5\tx_clk[4:0] [3:0]
      New ports: A=1'0, B=1'1, Y=$techmap\serial.$5\tx_clk[4:0] [0]
      New connections: $techmap\serial.$5\tx_clk[4:0] [3:1] = { $techmap\serial.$5\tx_clk[4:0] [0] 2'00 }
    Consolidated identical input bits for $mux cell $techmap\serial.$ternary$uart.v:247$212:
      Old ports: A=3'000, B=3'101, Y=$techmap\serial.$ternary$uart.v:247$212_Y
      New ports: A=1'0, B=1'1, Y=$techmap\serial.$ternary$uart.v:247$212_Y [0]
      New connections: $techmap\serial.$ternary$uart.v:247$212_Y [2:1] = { $techmap\serial.$ternary$uart.v:247$212_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\serial.$ternary$uart.v:306$218:
      Old ports: A=2'00, B=2'11, Y=$techmap\serial.$ternary$uart.v:306$218_Y
      New ports: A=1'0, B=1'1, Y=$techmap\serial.$ternary$uart.v:306$218_Y [0]
      New connections: $techmap\serial.$ternary$uart.v:306$218_Y [1] = $techmap\serial.$ternary$uart.v:306$218_Y [0]
  Optimizing cells in module \top.
Performed a total of 9 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$techmap\serial.$procmux$1091' is identical to cell `$techmap\serial.$procmux$1079'.
    Redirecting output \Y: { $techmap\serial.$8\rx_clk[8:0] [2] $techmap\serial.$8\rx_clk[8:0] [0] } = $techmap\serial.$8\recv_state[2:0] [2:1]
    Removing $mux cell `$techmap\serial.$procmux$1091' from module `\top'.
Removed a total of 1 cells.

2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\eink.waveform_2bits[15]$1655 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[14]$1653 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[13]$1651 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[12]$1649 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[11]$1647 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[10]$1645 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[9]$1643 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[8]$1641 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[7]$1639 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[6]$1637 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[5]$1635 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[4]$1633 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[3]$1631 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[2]$1629 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[1]$1627 ($dff) from module \top.
Removing $memory\eink.waveform_2bits[0]$1625 ($dff) from module \top.
Replaced 16 DFF cells.

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused non-port wire \eink.waveform_2bits[15].
  removing unused non-port wire \eink.waveform_2bits[14].
  removing unused non-port wire \eink.waveform_2bits[13].
  removing unused non-port wire \eink.waveform_2bits[12].
  removing unused non-port wire \eink.waveform_2bits[11].
  removing unused non-port wire \eink.waveform_2bits[10].
  removing unused non-port wire \eink.waveform_2bits[9].
  removing unused non-port wire \eink.waveform_2bits[8].
  removing unused non-port wire \eink.waveform_2bits[7].
  removing unused non-port wire \eink.waveform_2bits[6].
  removing unused non-port wire \eink.waveform_2bits[5].
  removing unused non-port wire \eink.waveform_2bits[4].
  removing unused non-port wire \eink.waveform_2bits[3].
  removing unused non-port wire \eink.waveform_2bits[2].
  removing unused non-port wire \eink.waveform_2bits[1].
  removing unused non-port wire \eink.waveform_2bits[0].
  removed 16 unused temporary wires.

2.12.8. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][3][1]$1681' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][2][0]$b$1668 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][3][0]$1678' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][2][0]$a$1667 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][2][0]$1666' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][1][0]$a$1661 = $memory\eink.waveform_2bits$rdmux[0][2][0]$a$1667'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][3][2]$1684' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][2][1]$a$1670 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][3][7]$1834' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][2][3]$b$1812 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][3][6]$1831' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][2][3]$a$1811 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][3][5]$1828' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][2][2]$b$1809 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][3][4]$1825' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][2][2]$a$1808 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][3][2]$1819' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][2][1]$a$1805 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][3][1]$1816' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][2][0]$b$1803 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][3][0]$1813' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][2][0]$a$1802 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][2][3]$1810' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][1][1]$b$1800 = $memory\eink.waveform_2bits$rdmux[3][2][3]$a$1811'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[3][2][0]$1801' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][1][0]$a$1796 = $memory\eink.waveform_2bits$rdmux[3][2][0]$a$1802'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][3][7]$1789' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][2][3]$b$1767 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][3][6]$1786' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][2][3]$a$1766 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][3][5]$1783' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][2][2]$b$1764 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][3][4]$1780' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][2][2]$a$1763 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][3][2]$1774' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][2][1]$a$1760 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][3][1]$1771' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][2][0]$b$1758 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][3][0]$1768' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][2][0]$a$1757 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][2][3]$1765' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][1][1]$b$1755 = $memory\eink.waveform_2bits$rdmux[2][2][3]$a$1766'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[2][2][0]$1756' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][1][0]$a$1751 = $memory\eink.waveform_2bits$rdmux[2][2][0]$a$1757'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][3][7]$1744' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][2][3]$b$1722 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][3][6]$1741' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][2][3]$a$1721 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][3][5]$1738' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][2][2]$b$1719 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][3][4]$1735' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][2][2]$a$1718 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][3][7]$1699' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][2][3]$b$1677 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][3][6]$1696' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][2][3]$a$1676 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][2][3]$1675' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][1][1]$b$1665 = $memory\eink.waveform_2bits$rdmux[0][2][3]$a$1676'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][3][5]$1693' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][2][2]$b$1674 = 2'01'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[0][3][4]$1690' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][2][2]$a$1673 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][3][2]$1729' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][2][1]$a$1715 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][3][1]$1726' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][2][0]$b$1713 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][3][0]$1723' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][2][0]$a$1712 = 2'00'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][2][3]$1720' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][1][1]$b$1710 = $memory\eink.waveform_2bits$rdmux[1][2][3]$a$1721'.
Replacing $mux cell `$memory\eink.waveform_2bits$rdmux[1][2][0]$1711' (?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][1][0]$a$1706 = $memory\eink.waveform_2bits$rdmux[1][2][0]$a$1712'.

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$276 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$288 (pure)
    Root of a mux tree: $procmux$291 (pure)
    Root of a mux tree: $procmux$297
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $procmux$313 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$340 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$366 (pure)
    Root of a mux tree: $procmux$379 (pure)
    Root of a mux tree: $procmux$385 (pure)
    Root of a mux tree: $techmap\eink.$procmux$784 (pure)
    Root of a mux tree: $techmap\eink.$procmux$807 (pure)
    Root of a mux tree: $techmap\eink.$procmux$815 (pure)
    Root of a mux tree: $techmap\eink.$procmux$824 (pure)
    Root of a mux tree: $techmap\eink.$procmux$834 (pure)
    Root of a mux tree: $techmap\eink.$procmux$838 (pure)
    Root of a mux tree: $techmap\eink.$procmux$843 (pure)
    Root of a mux tree: $techmap\eink.$procmux$847 (pure)
    Root of a mux tree: $techmap\eink.$procmux$865 (pure)
    Root of a mux tree: $techmap\eink.$procmux$869 (pure)
    Root of a mux tree: $techmap\eink.$procmux$875 (pure)
    Root of a mux tree: $techmap\eink.$procmux$885 (pure)
    Root of a mux tree: $techmap\eink.$procmux$890 (pure)
    Root of a mux tree: $techmap\eink.$procmux$893 (pure)
    Root of a mux tree: $techmap\eink.$procmux$900 (pure)
    Root of a mux tree: $techmap\eink.$procmux$912 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1040 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1045 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1050 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1055 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1060 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1079
    Root of a mux tree: $techmap\serial.$procmux$1365 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1374 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1383 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1392 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1401 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1410 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1420 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1423 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:35$49 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[0][2][2]$1672:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[0][2][2]$a$1673, B=$memory\eink.waveform_2bits$rdmux[0][2][2]$b$1674, Y=$memory\eink.waveform_2bits$rdmux[0][1][1]$a$1664
      New ports: A=1'0, B=1'1, Y=$memory\eink.waveform_2bits$rdmux[0][1][1]$a$1664 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[0][1][1]$a$1664 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[0][3][3]$1687:
      Old ports: A=2'00, B=2'01, Y=$memory\eink.waveform_2bits$rdmux[0][2][1]$b$1671
      New ports: A=1'0, B=1'1, Y=$memory\eink.waveform_2bits$rdmux[0][2][1]$b$1671 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[0][2][1]$b$1671 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[1][2][2]$1717:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[1][2][2]$a$1718, B=$memory\eink.waveform_2bits$rdmux[1][2][2]$b$1719, Y=$memory\eink.waveform_2bits$rdmux[1][1][1]$a$1709
      New ports: A=1'0, B=1'1, Y=$memory\eink.waveform_2bits$rdmux[1][1][1]$a$1709 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[1][1][1]$a$1709 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[1][3][3]$1732:
      Old ports: A=2'00, B=2'01, Y=$memory\eink.waveform_2bits$rdmux[1][2][1]$b$1716
      New ports: A=1'0, B=1'1, Y=$memory\eink.waveform_2bits$rdmux[1][2][1]$b$1716 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[1][2][1]$b$1716 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[2][2][2]$1762:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[2][2][2]$a$1763, B=$memory\eink.waveform_2bits$rdmux[2][2][2]$b$1764, Y=$memory\eink.waveform_2bits$rdmux[2][1][1]$a$1754
      New ports: A=1'0, B=1'1, Y=$memory\eink.waveform_2bits$rdmux[2][1][1]$a$1754 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[2][1][1]$a$1754 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[2][3][3]$1777:
      Old ports: A=2'00, B=2'01, Y=$memory\eink.waveform_2bits$rdmux[2][2][1]$b$1761
      New ports: A=1'0, B=1'1, Y=$memory\eink.waveform_2bits$rdmux[2][2][1]$b$1761 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[2][2][1]$b$1761 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[3][2][2]$1807:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[3][2][2]$a$1808, B=$memory\eink.waveform_2bits$rdmux[3][2][2]$b$1809, Y=$memory\eink.waveform_2bits$rdmux[3][1][1]$a$1799
      New ports: A=1'0, B=1'1, Y=$memory\eink.waveform_2bits$rdmux[3][1][1]$a$1799 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[3][1][1]$a$1799 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[3][3][3]$1822:
      Old ports: A=2'00, B=2'01, Y=$memory\eink.waveform_2bits$rdmux[3][2][1]$b$1806
      New ports: A=1'0, B=1'1, Y=$memory\eink.waveform_2bits$rdmux[3][2][1]$b$1806 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[3][2][1]$b$1806 [1] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[0][1][1]$1663:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[0][1][1]$a$1664, B=2'01, Y=$memory\eink.waveform_2bits$rdmux[0][0][0]$b$1659
      New ports: A=$memory\eink.waveform_2bits$rdmux[0][1][1]$a$1664 [0], B=1'1, Y=$memory\eink.waveform_2bits$rdmux[0][0][0]$b$1659 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[0][0][0]$b$1659 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[0][2][1]$1669:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[0][2][1]$a$1670, B=$memory\eink.waveform_2bits$rdmux[0][2][1]$b$1671, Y=$memory\eink.waveform_2bits$rdmux[0][1][0]$b$1662
      New ports: A=1'0, B=$memory\eink.waveform_2bits$rdmux[0][2][1]$b$1671 [0], Y=$memory\eink.waveform_2bits$rdmux[0][1][0]$b$1662 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[0][1][0]$b$1662 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[1][1][1]$1708:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[1][1][1]$a$1709, B=2'01, Y=$memory\eink.waveform_2bits$rdmux[1][0][0]$b$1704
      New ports: A=$memory\eink.waveform_2bits$rdmux[1][1][1]$a$1709 [0], B=1'1, Y=$memory\eink.waveform_2bits$rdmux[1][0][0]$b$1704 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[1][0][0]$b$1704 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[1][2][1]$1714:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[1][2][1]$a$1715, B=$memory\eink.waveform_2bits$rdmux[1][2][1]$b$1716, Y=$memory\eink.waveform_2bits$rdmux[1][1][0]$b$1707
      New ports: A=1'0, B=$memory\eink.waveform_2bits$rdmux[1][2][1]$b$1716 [0], Y=$memory\eink.waveform_2bits$rdmux[1][1][0]$b$1707 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[1][1][0]$b$1707 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[2][1][1]$1753:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[2][1][1]$a$1754, B=2'01, Y=$memory\eink.waveform_2bits$rdmux[2][0][0]$b$1749
      New ports: A=$memory\eink.waveform_2bits$rdmux[2][1][1]$a$1754 [0], B=1'1, Y=$memory\eink.waveform_2bits$rdmux[2][0][0]$b$1749 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[2][0][0]$b$1749 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[2][2][1]$1759:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[2][2][1]$a$1760, B=$memory\eink.waveform_2bits$rdmux[2][2][1]$b$1761, Y=$memory\eink.waveform_2bits$rdmux[2][1][0]$b$1752
      New ports: A=1'0, B=$memory\eink.waveform_2bits$rdmux[2][2][1]$b$1761 [0], Y=$memory\eink.waveform_2bits$rdmux[2][1][0]$b$1752 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[2][1][0]$b$1752 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[3][1][1]$1798:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[3][1][1]$a$1799, B=2'01, Y=$memory\eink.waveform_2bits$rdmux[3][0][0]$b$1794
      New ports: A=$memory\eink.waveform_2bits$rdmux[3][1][1]$a$1799 [0], B=1'1, Y=$memory\eink.waveform_2bits$rdmux[3][0][0]$b$1794 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[3][0][0]$b$1794 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[3][2][1]$1804:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[3][2][1]$a$1805, B=$memory\eink.waveform_2bits$rdmux[3][2][1]$b$1806, Y=$memory\eink.waveform_2bits$rdmux[3][1][0]$b$1797
      New ports: A=1'0, B=$memory\eink.waveform_2bits$rdmux[3][2][1]$b$1806 [0], Y=$memory\eink.waveform_2bits$rdmux[3][1][0]$b$1797 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[3][1][0]$b$1797 [1] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[0][1][0]$1660:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[0][1][0]$a$1661, B=$memory\eink.waveform_2bits$rdmux[0][1][0]$b$1662, Y=$memory\eink.waveform_2bits$rdmux[0][0][0]$a$1658
      New ports: A=1'0, B=$memory\eink.waveform_2bits$rdmux[0][1][0]$b$1662 [0], Y=$memory\eink.waveform_2bits$rdmux[0][0][0]$a$1658 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[0][0][0]$a$1658 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[1][1][0]$1705:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[1][1][0]$a$1706, B=$memory\eink.waveform_2bits$rdmux[1][1][0]$b$1707, Y=$memory\eink.waveform_2bits$rdmux[1][0][0]$a$1703
      New ports: A=1'0, B=$memory\eink.waveform_2bits$rdmux[1][1][0]$b$1707 [0], Y=$memory\eink.waveform_2bits$rdmux[1][0][0]$a$1703 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[1][0][0]$a$1703 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[2][1][0]$1750:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[2][1][0]$a$1751, B=$memory\eink.waveform_2bits$rdmux[2][1][0]$b$1752, Y=$memory\eink.waveform_2bits$rdmux[2][0][0]$a$1748
      New ports: A=1'0, B=$memory\eink.waveform_2bits$rdmux[2][1][0]$b$1752 [0], Y=$memory\eink.waveform_2bits$rdmux[2][0][0]$a$1748 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[2][0][0]$a$1748 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[3][1][0]$1795:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[3][1][0]$a$1796, B=$memory\eink.waveform_2bits$rdmux[3][1][0]$b$1797, Y=$memory\eink.waveform_2bits$rdmux[3][0][0]$a$1793
      New ports: A=1'0, B=$memory\eink.waveform_2bits$rdmux[3][1][0]$b$1797 [0], Y=$memory\eink.waveform_2bits$rdmux[3][0][0]$a$1793 [0]
      New connections: $memory\eink.waveform_2bits$rdmux[3][0][0]$a$1793 [1] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[0][0][0]$1657:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[0][0][0]$a$1658, B={ 1'0 $memory\eink.waveform_2bits$rdmux[0][0][0]$b$1659 [0] }, Y=\eink.waveform_data [7:6]
      New ports: A=$memory\eink.waveform_2bits$rdmux[0][0][0]$a$1658 [0], B=$memory\eink.waveform_2bits$rdmux[0][0][0]$b$1659 [0], Y=\eink.waveform_data [6]
      New connections: \eink.waveform_data [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[1][0][0]$1702:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[1][0][0]$a$1703, B={ 1'0 $memory\eink.waveform_2bits$rdmux[1][0][0]$b$1704 [0] }, Y=\eink.waveform_data [5:4]
      New ports: A=$memory\eink.waveform_2bits$rdmux[1][0][0]$a$1703 [0], B=$memory\eink.waveform_2bits$rdmux[1][0][0]$b$1704 [0], Y=\eink.waveform_data [4]
      New connections: \eink.waveform_data [5] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[2][0][0]$1747:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[2][0][0]$a$1748, B={ 1'0 $memory\eink.waveform_2bits$rdmux[2][0][0]$b$1749 [0] }, Y=\eink.waveform_data [3:2]
      New ports: A=$memory\eink.waveform_2bits$rdmux[2][0][0]$a$1748 [0], B=$memory\eink.waveform_2bits$rdmux[2][0][0]$b$1749 [0], Y=\eink.waveform_data [2]
      New connections: \eink.waveform_data [3] = 1'0
    Consolidated identical input bits for $mux cell $memory\eink.waveform_2bits$rdmux[3][0][0]$1792:
      Old ports: A=$memory\eink.waveform_2bits$rdmux[3][0][0]$a$1793, B={ 1'0 $memory\eink.waveform_2bits$rdmux[3][0][0]$b$1794 [0] }, Y=\eink.waveform_data [1:0]
      New ports: A=$memory\eink.waveform_2bits$rdmux[3][0][0]$a$1793 [0], B=$memory\eink.waveform_2bits$rdmux[3][0][0]$b$1794 [0], Y=\eink.waveform_data [0]
      New connections: \eink.waveform_data [1] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\eink.$procmux$600:
      Old ports: A=8'10101010, B=\eink.waveform_data, Y=$techmap\eink.$2\data[7:0]
      New ports: A=5'00010, B={ \eink.waveform_data [6] \eink.waveform_data [4] \eink.waveform_data [2] 1'0 \eink.waveform_data [0] }, Y={ $techmap\eink.$2\data[7:0] [6] $techmap\eink.$2\data[7:0] [4] $techmap\eink.$2\data[7:0] [2:0] }
      New connections: { $techmap\eink.$2\data[7:0] [7] $techmap\eink.$2\data[7:0] [5] $techmap\eink.$2\data[7:0] [3] } = { $techmap\eink.$2\data[7:0] [1] $techmap\eink.$2\data[7:0] [1] $techmap\eink.$2\data[7:0] [1] }
  Optimizing cells in module \top.
Performed a total of 25 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.15. Executing OPT_EXPR pass (perform const folding).

2.12.16. Rerunning OPT passes. (Maybe there is more to do..)

2.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$276 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$288 (pure)
    Root of a mux tree: $procmux$291 (pure)
    Root of a mux tree: $procmux$297
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $procmux$313 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$340 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$366 (pure)
    Root of a mux tree: $procmux$379 (pure)
    Root of a mux tree: $procmux$385 (pure)
    Root of a mux tree: $techmap\eink.$procmux$784 (pure)
    Root of a mux tree: $techmap\eink.$procmux$807 (pure)
    Root of a mux tree: $techmap\eink.$procmux$815 (pure)
    Root of a mux tree: $techmap\eink.$procmux$824 (pure)
    Root of a mux tree: $techmap\eink.$procmux$834 (pure)
    Root of a mux tree: $techmap\eink.$procmux$838 (pure)
    Root of a mux tree: $techmap\eink.$procmux$843 (pure)
    Root of a mux tree: $techmap\eink.$procmux$847 (pure)
    Root of a mux tree: $techmap\eink.$procmux$865 (pure)
    Root of a mux tree: $techmap\eink.$procmux$869 (pure)
    Root of a mux tree: $techmap\eink.$procmux$875 (pure)
    Root of a mux tree: $techmap\eink.$procmux$885 (pure)
    Root of a mux tree: $techmap\eink.$procmux$890 (pure)
    Root of a mux tree: $techmap\eink.$procmux$893 (pure)
    Root of a mux tree: $techmap\eink.$procmux$900 (pure)
    Root of a mux tree: $techmap\eink.$procmux$912 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1040 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1045 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1050 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1055 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1060 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1079
    Root of a mux tree: $techmap\serial.$procmux$1365 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1374 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1383 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1392 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1401 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1410 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1420 (pure)
    Root of a mux tree: $techmap\serial.$procmux$1423 (pure)
    Root of a mux tree: $techmap\sram.$ternary$k6r4016v1d.v:35$49 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.20. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.22. Executing OPT_EXPR pass (perform const folding).

2.12.23. Finished OPT passes. (There is nothing left to do.)

2.13. Executing TECHMAP pass (map to technology primitives).

2.13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.13.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
Mapping top.$procmux$251 ($mux) with simplemap.
Mapping top.$procmux$326 ($mux) with simplemap.
Mapping top.$procmux$324 ($mux) with simplemap.

2.13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 18
Parameter \Y_WIDTH = 18
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=18\Y_WIDTH=18'.

2.13.4. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1570 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=18\Y_WIDTH=18.

2.13.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 18
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=18\S_WIDTH=2'.

2.13.6. Continuing TECHMAP pass.
Mapping top.$procmux$335 using $paramod\_90_pmux\WIDTH=18\S_WIDTH=2.
Mapping top.$procmux$291 ($mux) with simplemap.
Mapping top.$procmux$288 ($mux) with simplemap.
Mapping top.$procmux$322 ($mux) with simplemap.
Mapping top.$procmux$286 ($mux) with simplemap.
Mapping top.$procmux$323_CMP0 ($eq) with simplemap.
Mapping top.$procmux$282 ($mux) with simplemap.
Mapping top.$procmux$313 ($mux) with simplemap.
Mapping top.$procmux$279 ($mux) with simplemap.
Mapping top.$procmux$276 ($mux) with simplemap.
Mapping top.$procmux$311 ($mux) with simplemap.
Mapping top.$procmux$271 ($mux) with simplemap.
Mapping top.$procmux$310_CMP0 ($eq) with simplemap.

2.13.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 2
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=2\S_WIDTH=2'.

2.13.8. Continuing TECHMAP pass.
Mapping top.$procmux$308 using $paramod\_90_pmux\WIDTH=2\S_WIDTH=2.
Mapping top.$procmux$265 ($mux) with simplemap.
Mapping top.$procmux$309_CMP0 ($eq) with simplemap.
Mapping top.$procmux$303 ($mux) with simplemap.
Mapping top.$procmux$259 ($mux) with simplemap.
Mapping top.$procmux$301 ($mux) with simplemap.
Mapping top.$procmux$297 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1482 ($reduce_or) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[0][1][0]$1660 ($mux) with simplemap.
Mapping top.$not$example.v:56$164 ($not) with simplemap.
Mapping top.$not$example.v:135$166 ($not) with simplemap.
Mapping top.$not$example.v:167$169 ($not) with simplemap.
Mapping top.$procmux$240_CMP0 ($eq) with simplemap.
Mapping top.$procmux$227 ($mux) with simplemap.
Mapping top.$procmux$239 ($mux) with simplemap.
Mapping top.$procmux$228_CMP0 ($eq) with simplemap.
Mapping top.$procmux$337_CMP0 ($eq) with simplemap.
Mapping top.$procmux$338 ($mux) with simplemap.
Mapping top.$procmux$340 ($mux) with simplemap.
Mapping top.$procmux$349 ($mux) with simplemap.
Mapping top.$procmux$351 ($mux) with simplemap.
Mapping top.$procmux$353 ($mux) with simplemap.
Mapping top.$procmux$362 ($mux) with simplemap.
Mapping top.$procmux$364 ($mux) with simplemap.
Mapping top.$procmux$366 ($mux) with simplemap.
Mapping top.$procmux$375 ($mux) with simplemap.
Mapping top.$procmux$377 ($mux) with simplemap.
Mapping top.$procmux$379 ($mux) with simplemap.
Mapping top.$procmux$383 ($mux) with simplemap.
Mapping top.$procmux$385 ($mux) with simplemap.
Mapping top.$procdff$1431 ($dff) with simplemap.
Mapping top.$procdff$1432 ($dff) with simplemap.
Mapping top.$procdff$1433 ($dff) with simplemap.
Mapping top.$procdff$1434 ($dff) with simplemap.
Mapping top.$procdff$1435 ($dff) with simplemap.
Mapping top.$procdff$1436 ($dff) with simplemap.
Mapping top.$procdff$1437 ($dff) with simplemap.
Mapping top.$procdff$1438 ($dff) with simplemap.
Mapping top.$procdff$1439 ($dff) with simplemap.
Mapping top.$procdff$1440 ($dff) with simplemap.
Mapping top.$procdff$1441 ($dff) with simplemap.
Mapping top.$procdff$1442 ($dff) with simplemap.
Mapping top.$procdff$1443 ($dff) with simplemap.
Mapping top.$procdff$1444 ($dff) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[3][3][3]$1822 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[3][2][2]$1807 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[3][2][1]$1804 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[3][1][1]$1798 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[3][1][0]$1795 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[3][0][0]$1792 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[2][3][3]$1777 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[2][2][2]$1762 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[2][2][1]$1759 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[2][1][1]$1753 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[2][1][0]$1750 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[2][0][0]$1747 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[1][3][3]$1732 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[0][1][1]$1663 ($mux) with simplemap.
Mapping top.$techmap\serial.$procdff$1472 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1473 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1471 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1470 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1469 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1468 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1467 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1466 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1465 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1464 ($dff) with simplemap.
Mapping top.$techmap\serial.$procdff$1463 ($dff) with simplemap.
Mapping top.$techmap\serial.$procmux$1423 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1420 ($mux) with simplemap.

2.13.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=3'.

2.13.10. Continuing TECHMAP pass.
Mapping top.$techmap\serial.$procmux$1410 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=3.
Mapping top.$techmap\serial.$procmux$1401 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=3.

2.13.11. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=2'.

2.13.12. Continuing TECHMAP pass.
Mapping top.$techmap\serial.$procmux$1392 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=2.
Mapping top.$techmap\serial.$procmux$1383 ($mux) with simplemap.

2.13.13. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 9
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=9\S_WIDTH=5'.

2.13.14. Continuing TECHMAP pass.
Mapping top.$techmap\serial.$procmux$1374 using $paramod\_90_pmux\WIDTH=9\S_WIDTH=5.
Mapping top.$techmap\serial.$procmux$1368_CMP0 ($eq) with simplemap.
Mapping top.$techmap\serial.$procmux$1367_CMP0 ($eq) with simplemap.

2.13.15. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 3
Parameter \S_WIDTH = 7
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=3\S_WIDTH=7'.

2.13.16. Continuing TECHMAP pass.
Mapping top.$techmap\serial.$procmux$1365 using $paramod\_90_pmux\WIDTH=3\S_WIDTH=7.
Mapping top.$techmap\serial.$procmux$1361 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1352_CMP0 ($logic_not) with simplemap.
Mapping top.$techmap\serial.$procmux$1349 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1337 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1326 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1315 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1304 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1293 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1280 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1266 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1252 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1238 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1229_CMP0 ($eq) with simplemap.
Mapping top.$techmap\serial.$procmux$1224 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1212 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1202 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1192 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1182 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1175_CMP0 ($eq) with simplemap.
Mapping top.$techmap\serial.$procmux$1170 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1159 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1150 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1141 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1132 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1123 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1114 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1103 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1084_CMP0 ($eq) with simplemap.
Mapping top.$techmap\serial.$procmux$1079 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1072_CMP0 ($eq) with simplemap.
Mapping top.$techmap\serial.$procmux$1069 ($mux) with simplemap.

2.13.17. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 5
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=5\S_WIDTH=2'.

2.13.18. Continuing TECHMAP pass.
Mapping top.$techmap\serial.$procmux$1060 using $paramod\_90_pmux\WIDTH=5\S_WIDTH=2.

2.13.19. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

2.13.20. Continuing TECHMAP pass.
Mapping top.$techmap\serial.$procmux$1055 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.

2.13.21. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 2
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=2\S_WIDTH=3'.

2.13.22. Continuing TECHMAP pass.
Mapping top.$techmap\serial.$procmux$1050 using $paramod\_90_pmux\WIDTH=2\S_WIDTH=3.
Mapping top.$techmap\serial.$procmux$1045 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=2.
Mapping top.$techmap\serial.$procmux$1043_CMP0 ($eq) with simplemap.
Mapping top.$techmap\serial.$procmux$1042_CMP0 ($eq) with simplemap.

2.13.23. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=2'.

2.13.24. Continuing TECHMAP pass.
Mapping top.$techmap\serial.$procmux$1040 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=2.
Mapping top.$techmap\serial.$procmux$1041_CMP0 ($eq) with simplemap.
Mapping top.$techmap\serial.$procmux$1036 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1028 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1020 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1012 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$1004 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$996 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1480 ($reduce_or) with simplemap.
Mapping top.$techmap\serial.$procmux$989 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$982 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$975 ($mux) with simplemap.
Mapping top.$techmap\serial.$procmux$968 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1486 ($reduce_or) with simplemap.
Mapping top.$techmap\serial.$procmux$959 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1488 ($reduce_or) with simplemap.
Mapping top.$techmap\serial.$procmux$949 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1492 ($reduce_or) with simplemap.
Mapping top.$techmap\serial.$procmux$939 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1494 ($reduce_or) with simplemap.
Mapping top.$techmap\serial.$procmux$929 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1496 ($reduce_or) with simplemap.
Mapping top.$techmap\serial.$procmux$919 ($mux) with simplemap.
Mapping top.$techmap\serial.$ternary$uart.v:306$218 ($mux) with simplemap.
Mapping top.$techmap\serial.$ternary$uart.v:301$217 ($mux) with simplemap.
Mapping top.$techmap\serial.$reduce_bool$uart.v:301$216 ($reduce_bool) with simplemap.
Mapping top.$techmap\serial.$reduce_bool$uart.v:282$214 ($reduce_bool) with simplemap.
Mapping top.$techmap\serial.$logic_not$uart.v:281$213 ($logic_not) with simplemap.
Mapping top.$techmap\serial.$ternary$uart.v:247$212 ($mux) with simplemap.
Mapping top.$techmap\serial.$reduce_bool$uart.v:247$211 ($reduce_bool) with simplemap.
Mapping top.$techmap\serial.$reduce_bool$uart.v:212$208 ($reduce_bool) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[0][3][3]$1687 ($mux) with simplemap.
Mapping top.$techmap\serial.$ternary$uart.v:193$204 ($mux) with simplemap.
Mapping top.$techmap\serial.$reduce_bool$uart.v:193$203 ($reduce_bool) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[0][2][1]$1669 ($mux) with simplemap.
Mapping top.$techmap\serial.$logic_not$uart.v:167$198 ($logic_not) with simplemap.
Mapping top.$techmap\serial.$reduce_bool$uart.v:148$195 ($reduce_bool) with simplemap.
Mapping top.$techmap\serial.$reduce_bool$uart.v:144$193 ($reduce_bool) with simplemap.
Mapping top.$techmap\serial.$eq$uart.v:113$188 ($eq) with simplemap.
Mapping top.$techmap\sram.$procdff$1462 ($dff) with simplemap.
Mapping top.$techmap\sram.$ternary$k6r4016v1d.v:35$49 ($mux) with simplemap.
Mapping top.$techmap\sram.$or$k6r4016v1d.v:35$46 ($or) with simplemap.
Mapping top.$techmap\sram.$not$k6r4016v1d.v:35$45 ($not) with simplemap.
Mapping top.$techmap\sram.$or$k6r4016v1d.v:35$44 ($or) with simplemap.
Mapping top.$techmap\sram.$or$k6r4016v1d.v:27$37 ($or) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[1][2][2]$1717 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[1][2][1]$1714 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[1][1][1]$1708 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[1][1][0]$1705 ($mux) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[1][0][0]$1702 ($mux) with simplemap.

2.13.25. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4'.

2.13.26. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1618 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:470:replace_alu$1615 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:470:replace_alu$1612 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4.

2.13.27. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 5
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5'.

2.13.28. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1609 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5.

2.13.29. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 9
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 9
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=1\Y_WIDTH=9'.

2.13.30. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1606 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=1\Y_WIDTH=9.

2.13.31. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4'.

2.13.32. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1603 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.

2.13.33. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4'.

2.13.34. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1600 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:470:replace_alu$1597 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:470:replace_alu$1594 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:470:replace_alu$1591 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:470:replace_alu$1588 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:470:replace_alu$1585 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.

2.13.35. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10'.

2.13.36. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1582 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.

2.13.37. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8'.

2.13.38. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1579 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8.

2.13.39. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 17
Parameter \Y_WIDTH = 17
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=17\Y_WIDTH=17'.

2.13.40. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1576 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=17\Y_WIDTH=17.
Mapping top.$auto$alumacc.cc:470:replace_alu$1573 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8.
Mapping top.$auto$alumacc.cc:64:get_eq$1566 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$1564 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$1563 ($or) with simplemap.

2.13.41. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 6
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=8\Y_WIDTH=8'.

2.13.42. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1559 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=8\Y_WIDTH=8.

2.13.43. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 8
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8'.

2.13.44. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1554 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8.
Mapping top.$auto$alumacc.cc:470:replace_alu$1549 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8.

2.13.45. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 10
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10'.

2.13.46. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1544 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:64:get_eq$1540 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1528 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:78:get_cf$1538 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$1537 ($or) with simplemap.

2.13.47. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4'.

2.13.48. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$1533 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping top.$auto$alumacc.cc:470:replace_alu$1523 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping top.$memory\eink.waveform_2bits$rdmux[0][0][0]$1657 ($mux) with simplemap.
Mapping top.$techmap\eink.$procdff$1460 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1461 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1459 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1458 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1457 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1456 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1455 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1454 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1453 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1452 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1451 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1450 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1449 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1448 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1447 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1446 ($dff) with simplemap.
Mapping top.$techmap\eink.$procdff$1445 ($dff) with simplemap.
Mapping top.$techmap\eink.$procmux$912 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.

2.13.49. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=4'.

2.13.50. Continuing TECHMAP pass.
Mapping top.$techmap\eink.$procmux$900 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=4.
Mapping top.$techmap\eink.$procmux$893 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=2.
Mapping top.$techmap\eink.$procmux$890 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$885 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$875 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.

2.13.51. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=3'.

2.13.52. Continuing TECHMAP pass.
Mapping top.$techmap\eink.$procmux$869 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping top.$techmap\eink.$procmux$865 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=2.

2.13.53. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=4'.

2.13.54. Continuing TECHMAP pass.
Mapping top.$techmap\eink.$procmux$847 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=4.
Mapping top.$techmap\eink.$procmux$843 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping top.$techmap\eink.$procmux$838 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping top.$techmap\eink.$procmux$834 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=2.

2.13.55. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 10
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=10\S_WIDTH=2'.

2.13.56. Continuing TECHMAP pass.
Mapping top.$techmap\eink.$procmux$824 using $paramod\_90_pmux\WIDTH=10\S_WIDTH=2.

2.13.57. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 17
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=17\S_WIDTH=3'.

2.13.58. Continuing TECHMAP pass.
Mapping top.$techmap\eink.$procmux$815 using $paramod\_90_pmux\WIDTH=17\S_WIDTH=3.
Mapping top.$techmap\eink.$procmux$807 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping top.$techmap\eink.$procmux$793_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$792_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$790_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$788_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$786_CMP0 ($eq) with simplemap.

2.13.59. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 11
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=11'.

2.13.60. Continuing TECHMAP pass.
Mapping top.$techmap\eink.$procmux$784 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=11.
Mapping top.$techmap\eink.$procmux$782_CMP0 ($logic_not) with simplemap.
Mapping top.$techmap\eink.$procmux$779 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$761 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$744 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$727 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$713_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$710 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$693 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$677 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$664_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$661 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$645 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$618_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$600 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$601_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$588 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$576 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1506 ($reduce_or) with simplemap.
Mapping top.$techmap\eink.$procmux$564 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$555_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$552 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1484 ($reduce_or) with simplemap.
Mapping top.$techmap\eink.$procmux$540 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$530 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1502 ($reduce_or) with simplemap.
Mapping top.$techmap\eink.$procmux$520 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1498 ($reduce_or) with simplemap.
Mapping top.$techmap\eink.$procmux$513_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$510 ($mux) with simplemap.
Mapping top.$auto$opt_reduce.cc:126:opt_mux$1500 ($reduce_or) with simplemap.
Mapping top.$techmap\eink.$procmux$492 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$484 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$476 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$449 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$438 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$433_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$procmux$427 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$413 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$407 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$401 ($mux) with simplemap.
Mapping top.$techmap\eink.$procmux$392_CMP0 ($eq) with simplemap.
Mapping top.$techmap\eink.$not$ed060sc7.v:161$87 ($not) with simplemap.
Mapping top.$memory\eink.waveform_2bits$rdmux[0][2][2]$1672 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2391 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2392 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2393 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2394 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1055.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1055.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1055.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1055.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1055.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2635 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2634 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$and$/usr/local/bin/../share/yosys/techmap.v:434$2637 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2638 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2641 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2386 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2384 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2385 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2383 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$and$/usr/local/bin/../share/yosys/techmap.v:434$2382 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$and$/usr/local/bin/../share/yosys/techmap.v:434$2381 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$and$/usr/local/bin/../share/yosys/techmap.v:434$2380 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378 ($reduce_or) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1588.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1588.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1588.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1588.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1588.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1591.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1591.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1591.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1591.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925 ($mux) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1559.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1559.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1559.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2950 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1591.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1594.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1594.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1594.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1594.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1594.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1597.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1597.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1597.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1597.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1597.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1600.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1600.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1600.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1600.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1600.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1573.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1603.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1603.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1603.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1603.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1603.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923 ($xor) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$and$/usr/local/bin/../share/yosys/techmap.v:434$2636 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2639 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2640 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1060.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2642 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$and$/usr/local/bin/../share/yosys/techmap.v:434$2380 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$and$/usr/local/bin/../share/yosys/techmap.v:434$2381 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$and$/usr/local/bin/../share/yosys/techmap.v:434$2382 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2383 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2384 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2385 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2386 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2038 ($reduce_or) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1573.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931 ($mux) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1606.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1606.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1573.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1606.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2920 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1609.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1609.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1576.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1609.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2915 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1576.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1609.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2916 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1576.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2933 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1609.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2917 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1612.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1612.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1612.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2914 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1615.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1615.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1615.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1615.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1615.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2914 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1579.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1579.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1579.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1579.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1618.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1618.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1618.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1618.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1618.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2914 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1582.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1582.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1582.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2927 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929 ($xor) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2445 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2679 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2447 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2446 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2680 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2448 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2681 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2449 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2682 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2451 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2450 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2683 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2452 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2453 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2684 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2454 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2685 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2455 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2686 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2456 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2403 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2404 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2408 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2409 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2410 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2411 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2412 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2413 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2414 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2415 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2416 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2417 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1374.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2418 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1045.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1045.$and$/usr/local/bin/../share/yosys/techmap.v:434$2389 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1045.$and$/usr/local/bin/../share/yosys/techmap.v:434$2390 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2391 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2392 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2393 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2394 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1050.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2648 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1050.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2649 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1050.$and$/usr/local/bin/../share/yosys/techmap.v:434$2650 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1050.$and$/usr/local/bin/../share/yosys/techmap.v:434$2651 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1050.$and$/usr/local/bin/../share/yosys/techmap.v:434$2652 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1050.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2653 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1050.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2654 ($reduce_or) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1585.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1585.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1585.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1585.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1585.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923 ($xor) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1941 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1940 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1939 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1938 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1937 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1936 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1935 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1934 ($reduce_or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919 ($xor) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1933 ($reduce_or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918 ($mux) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1932 ($reduce_or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1570.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1917 ($not) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1931 ($reduce_or) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1570.A_conv ($pos) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1930 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1929 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1928 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1927 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1926 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1925 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1924 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923 ($and) with simplemap.
Mapping top.$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922 ($and) with simplemap.
Mapping top.$techmap$procmux$335.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1921 ($mux) with simplemap.
Mapping top.$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1392.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388 ($mux) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1392.$and$/usr/local/bin/../share/yosys/techmap.v:434$2389 ($and) with simplemap.
Mapping top.$techmap$techmap\serial.$procmux$1392.$and$/usr/local/bin/../share/yosys/techmap.v:434$2390 ($and) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1570.B_conv ($pos) with simplemap.
Mapping top.$techmap$procmux$308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2043 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2042 ($reduce_or) with simplemap.
Mapping top.$techmap$procmux$308.$and$/usr/local/bin/../share/yosys/techmap.v:434$2041 ($and) with simplemap.
Mapping top.$techmap$procmux$308.$and$/usr/local/bin/../share/yosys/techmap.v:434$2040 ($and) with simplemap.
Mapping top.$techmap$procmux$308.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2039 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1554.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1554.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1554.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1549.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1549.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1549.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1544.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2956 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1544.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1544.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1528.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1528.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1528.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1528.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1528.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1533.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2966 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1533.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1533.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1533.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1523.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2966 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1523.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1523.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$1523.A_conv ($pos) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$912.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$912.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$912.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$912.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$912.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3052 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3051 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3050 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3049 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3048 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3047 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3046 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3045 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3043 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2686 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2685 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2684 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2683 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2682 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2681 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2680 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2679 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$875.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$875.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$869.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3066 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$869.$and$/usr/local/bin/../share/yosys/techmap.v:434$3065 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$869.$and$/usr/local/bin/../share/yosys/techmap.v:434$3064 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$869.$and$/usr/local/bin/../share/yosys/techmap.v:434$3063 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$869.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3062 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$869.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3061 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2686 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2685 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2684 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2683 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2682 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2681 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2680 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2679 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3073 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$847.$and$/usr/local/bin/../share/yosys/techmap.v:434$3072 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$847.$and$/usr/local/bin/../share/yosys/techmap.v:434$3071 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$847.$and$/usr/local/bin/../share/yosys/techmap.v:434$3070 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$847.$and$/usr/local/bin/../share/yosys/techmap.v:434$3069 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3068 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3067 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$843.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$843.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$843.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$843.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$843.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$838.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$838.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$838.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$838.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$838.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2686 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2685 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2684 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2683 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2682 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2681 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2680 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2679 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3087 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3086 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3085 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3084 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3083 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3082 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3081 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3080 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3079 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3078 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3074 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3109 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3108 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3107 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3106 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3105 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3104 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3103 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3102 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3101 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3100 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3099 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3098 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3097 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3096 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3095 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3094 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3093 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3091 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3090 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$807.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$807.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$807.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$807.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$807.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3201 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3200 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3199 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3198 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3197 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3196 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3195 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3194 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3193 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3192 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3191 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3190 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3189 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3188 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3187 ($and) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186 ($mux) with simplemap.
Mapping top.$techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3185 ($reduce_or) with simplemap.
No more expansions possible.

2.14. Executing ICE40_OPT pass (performing simple optimizations).

2.14.1. Running ICE40 specific optimizations.

2.14.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2097' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2088 [7] = \rx_cmd [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2093' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2088 [3] = \rx_cmd [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2091' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2088 [1] = \rx_cmd [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2090' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2088 [0] = \rx_cmd [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2120' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2818' (01?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][2][1]$b$1671 [0] = $auto$wreduce.cc:347:run$1512 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1978' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1975 [1] = \rx_cmd [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1979' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1975 [2] = \rx_cmd [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1980' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1975 [3] = \rx_cmd [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1981' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1975 [4] = \rx_cmd [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1982' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1975 [5] = \rx_cmd [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1983' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1975 [6] = \rx_cmd [6]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1957' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1951' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2633' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2621' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2618 [1] = \serial.recv_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2620' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2618 [0] = \serial.recv_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2607' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2603 [2] = \serial.recv_state [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2119' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1952' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1953' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3577' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3585' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2950_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3578' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3586' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2950_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3575' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3576' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3584' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2950_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3581' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3589' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2950_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3582' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3590' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2950_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3579' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3580' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1559.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2949_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [5]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2570' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2555' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2553 [0] = \serial.recv_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2557' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2553 [2] = \serial.recv_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2519' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2516 [1] = \serial.recv_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2520' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2516 [2] = \serial.recv_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2435' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2432 [1] = \serial.recv_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2421' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2419 [0] = \serial.recv_state [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2571' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2572' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2573' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2800' (01?) in module `\top' with constant driver `$techmap\serial.$ternary$uart.v:247$212_Y [2] = $techmap\serial.$reduce_bool$uart.v:247$211_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2632' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2631' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2616' (01?) in module `\top' with constant driver `$techmap\serial.$8\recv_state[2:0] [1] = $techmap\serial.$procmux$1080_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2118' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2117' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2310' (01?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][2][1]$b$1716 [0] = $auto$wreduce.cc:347:run$1513 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2907' (01?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[1][1][1]$a$1709 [0] = $auto$wreduce.cc:347:run$1513 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2894' (?z?) in module `\top' with constant driver `$techmap\sram.$0\mem_data_out[15:0] [7] = \data_bus_in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2893' (?z?) in module `\top' with constant driver `$techmap\sram.$0\mem_data_out[15:0] [6] = \data_bus_in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2892' (?z?) in module `\top' with constant driver `$techmap\sram.$0\mem_data_out[15:0] [5] = \data_bus_in [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2891' (?z?) in module `\top' with constant driver `$techmap\sram.$0\mem_data_out[15:0] [4] = \data_bus_in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2890' (?z?) in module `\top' with constant driver `$techmap\sram.$0\mem_data_out[15:0] [3] = \data_bus_in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2889' (?z?) in module `\top' with constant driver `$techmap\sram.$0\mem_data_out[15:0] [2] = \data_bus_in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2888' (?z?) in module `\top' with constant driver `$techmap\sram.$0\mem_data_out[15:0] [1] = \data_bus_in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2887' (?z?) in module `\top' with constant driver `$techmap\sram.$0\mem_data_out[15:0] [0] = \data_bus_in [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2601' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2600' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2599' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2598' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2597' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2595' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2596' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2594' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2593' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2592' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2591' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2589' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2590' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2588' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2587' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2586' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2585' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2583' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2584' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2582' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2581' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2580' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2579' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2778' (01?) in module `\top' with constant driver `$techmap\serial.$ternary$uart.v:306$218_Y [1] = \transmit'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2577' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2578' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2576' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2575' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2776' (01?) in module `\top' with constant driver `$techmap\serial.$5\tx_state[1:0] [0] = $techmap\serial.$procmux$920_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2574' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2768' (01?) in module `\top' with constant driver `$techmap\serial.$5\tx_clk[4:0] [3] = $techmap\serial.$procmux$920_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3113' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3110 [1] = \eink.state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3114' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3110 [2] = \eink.state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3115' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3110 [3] = \eink.state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3127' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3125 [0] = \eink.state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3128' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3125 [1] = \eink.state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3130' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3125 [3] = \eink.state [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2552' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2551' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2550' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2548' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2549' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2547' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3401' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3397 [2] = \eink.state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3402' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3397 [3] = \eink.state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3157' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3155 [0] = \eink.state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3159' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3155 [2] = \eink.state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3155 [3] = \eink.state [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2546' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2544' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2545' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2543' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2542' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2540' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2541' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2539' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2538' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2536' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2537' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2535' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2534' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2533' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2738' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2737' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2736' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2735' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2734' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2733' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2732' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2731' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2730' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2729' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2728' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2511' (01?) in module `\top' with constant driver `$techmap\serial.$5\recv_state[2:0] [2] = \RX'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2727' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2726' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2725' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2724' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2667' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2665 [0] = \serial.tx_state [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2721' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2720' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2719' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2718' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2717' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2496' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2497' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2495' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2494' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2493' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2492' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2490' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2491' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2489' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2488' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2487' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2486' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2484' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2485' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2483' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2482' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2481' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2480' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2478' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2479' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2477' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2476' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2474' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2475' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2658' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2655 [1] = \serial.tx_state [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1964' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3479' (01?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[0][1][1]$a$1664 [0] = $auto$wreduce.cc:347:run$1512 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2304' (01?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][2][1]$b$1761 [0] = $auto$wreduce.cc:347:run$1514 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2305' (01?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[2][1][1]$a$1754 [0] = $auto$wreduce.cc:347:run$1514 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2298' (01?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][2][1]$b$1806 [0] = $auto$wreduce.cc:347:run$1515 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2299' (01?) in module `\top' with constant driver `$memory\eink.waveform_2bits$rdmux[3][1][1]$a$1799 [0] = $auto$wreduce.cc:347:run$1515 [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1966' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1942' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1943' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1944' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1945' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1946' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1947' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1948' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1949' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1950' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1954' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1955' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1956' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1958' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1959' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1960' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1961' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1962' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1963' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1965' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2229' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2228' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2227' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2226' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2225' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2224' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2223' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2222' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2211' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2208' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2205' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2154' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2145 [7] = \rx_cmd [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2150' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2145 [3] = \rx_cmd [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2149' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2145 [2] = \rx_cmd [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2148' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2145 [1] = \rx_cmd [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4286' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4180' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1941_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4285' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4182' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1940_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4284' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4184' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1939_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4283' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4186' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1938_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4282' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4188' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1937_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4281' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4190' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1936_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4280' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4192' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1935_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4279' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4194' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1934_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4278' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4214' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1933_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4277' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4234' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1932_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4276' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4254' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1931_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4275' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4256' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1930_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4274' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4258' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1929_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4273' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4260' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1928_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4272' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4262' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1927_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4271' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4264' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1926_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4270' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4266' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1925_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4269' (const_and) in module `\top' with constant driver `$techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1923_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4268' (?0) in module `\top' with constant driver `$techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1924_Y = $techmap$procmux$335.$and$/usr/local/bin/../share/yosys/techmap.v:434$1922_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2129' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2121 [6] = \rx_cmd [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2128' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2121 [5] = \rx_cmd [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2126' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2121 [3] = \rx_cmd [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2125' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2121 [2] = \rx_cmd [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2124' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2121 [1] = \rx_cmd [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2116' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2115' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2114' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2113' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2112' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2079' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2060' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2052 [6] = \rx_cmd [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2059' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2052 [5] = \rx_cmd [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2057' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2052 [3] = \rx_cmd [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2056' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2052 [2] = \rx_cmd [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1884' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2016' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2014 [0] = \rx_cmd [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2018' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2014 [2] = \rx_cmd [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2019' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2014 [3] = \rx_cmd [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2021' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2014 [5] = \rx_cmd [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2022' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2014 [6] = \rx_cmd [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4343' (1?) in module `\top' with constant driver `$techmap$procmux$308.$and$/usr/local/bin/../share/yosys/techmap.v:434$2041_Y [0] = $procmux$310_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4345' (const_and) in module `\top' with constant driver `$techmap$procmux$308.$and$/usr/local/bin/../share/yosys/techmap.v:434$2040_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4342' (0?) in module `\top' with constant driver `$techmap$procmux$308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2042_Y = $procmux$310_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4344' (const_and) in module `\top' with constant driver `$techmap$procmux$308.$and$/usr/local/bin/../share/yosys/techmap.v:434$2041_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4346' (const_and) in module `\top' with constant driver `$techmap$procmux$308.$and$/usr/local/bin/../share/yosys/techmap.v:434$2040_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4340' (00) in module `\top' with constant driver `$techmap$procmux$308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2043_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4445' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1533.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4441' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1533.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2966_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4446' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1533.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4442' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1533.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2966_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4443' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1533.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4444' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1533.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3443' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3438 [3] = \eink.state [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3053' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3054' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3055' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3056' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3057' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3058' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3059' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3060' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3143' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3140 [1] = \eink.state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3145' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3140 [3] = \eink.state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3172' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3170 [0] = \eink.state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3173' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3170 [1] = \eink.state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3221' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3218 [1] = \eink.state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3222' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3218 [2] = \eink.state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3248' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3246 [0] = \eink.state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3250' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3246 [2] = \eink.state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3273 [2] = \eink.state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3296' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3293 [1] = \mode [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3288' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3289' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3290' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3291' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3292' in module `top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3463 [0] = \eink.state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3463 [1] = \eink.state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3463 [2] = \eink.state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3336' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3334 [0] = \eink.state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3334 [3] = \eink.state [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3349' (01?) in module `\top' with constant driver `$auto$wreduce.cc:347:run$1509 [0] = $auto$alumacc.cc:484:replace_alu$1551 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3413' (01?) in module `\top' with constant driver `$techmap\eink.$7\state[3:0] [1] = $auto$alumacc.cc:484:replace_alu$1546 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3551' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1588.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [0] = \eink.frame_counter [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3552' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1588.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [1] = \eink.frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3553' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1588.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [2] = \eink.frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3554' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1588.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [3] = \eink.frame_counter [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3556' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1588.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [1] = \eink.frame_counter [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3557' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1588.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [2] = \eink.frame_counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3558' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1588.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [3] = \eink.frame_counter [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3559' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1591.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3560' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1591.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3563' (010) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1591.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3564' (010) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1591.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3565' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1591.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [2] = \eink.data_in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3566' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1591.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [3] = \eink.data_in [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3591' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1591.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [0] = \eink.mode_frame_counter [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3592' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1591.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [1] = \eink.mode_frame_counter [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3595' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1594.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3596' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1594.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3599' (010) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1594.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3600' (010) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1594.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3601' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1594.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [2] = \eink.data_in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3602' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1594.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [3] = \eink.data_in [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3603' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1594.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [0] = \eink.mode_frame_counter [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3604' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1594.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [1] = \eink.mode_frame_counter [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3607' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1597.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3608' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1597.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3611' (010) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1597.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3612' (010) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1597.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3613' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1597.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [2] = \eink.data_in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3614' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1597.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [3] = \eink.data_in [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3615' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1597.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [0] = \eink.mode_frame_counter [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3616' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1597.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [1] = \eink.mode_frame_counter [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3619' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1600.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3620' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1600.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3623' (010) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1600.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3624' (010) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1600.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3625' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1600.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [2] = \eink.data_in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3626' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1600.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [3] = \eink.data_in [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3627' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1600.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [0] = \eink.mode_frame_counter [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3628' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1600.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [1] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3635' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1603.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [0] = \serial.rx_samples [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3636' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1603.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [1] = \serial.rx_samples [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3637' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1603.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [2] = \serial.rx_samples [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3638' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1603.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [3] = \serial.rx_samples [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3640' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1603.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [1] = \serial.rx_samples [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3641' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1603.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [2] = \serial.rx_samples [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3642' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1603.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [3] = \serial.rx_samples [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3700' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [0] = \eink.vcl_counter [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3701' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [1] = \eink.vcl_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3702' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [2] = \eink.vcl_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3703' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [3] = \eink.vcl_counter [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3704' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [4] = \eink.vcl_counter [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3705' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [5] = \eink.vcl_counter [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3706' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [6] = \eink.vcl_counter [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3707' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [7] = \eink.vcl_counter [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3709' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [1] = \eink.vcl_counter [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3710' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [2] = \eink.vcl_counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3711' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [3] = \eink.vcl_counter [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3712' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [4] = \eink.vcl_counter [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3713' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [5] = \eink.vcl_counter [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3714' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [6] = \eink.vcl_counter [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3715' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1573.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [7] = \eink.vcl_counter [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3716' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3717' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3718' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3719' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3720' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3721' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3722' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3723' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3724' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2918_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3725' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3726' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3727' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3728' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3729' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3730' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3731' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3732' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3733' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2919_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3734' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1606.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2920_Y [0] = \serial.rx_clk [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3743' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2915_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3744' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2915_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3745' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2915_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3746' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2915_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3747' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2915_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3748' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2916_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3749' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2916_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3750' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2916_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3751' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2916_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3752' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2916_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3770' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1609.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2917_Y [0] = \serial.tx_clk [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3775' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [0] = \eink.address [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3776' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [1] = \eink.address [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3777' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [2] = \eink.address [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3778' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [3] = \eink.address [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3779' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [4] = \eink.address [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3780' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [5] = \eink.address [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3781' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [6] = \eink.address [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3782' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [7] = \eink.address [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3783' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [8] = \eink.address [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3784' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [9] = \eink.address [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3785' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [10] = \eink.address [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3786' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [11] = \eink.address [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3787' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [12] = \eink.address [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3788' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [13] = \eink.address [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3789' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [14] = \eink.address [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3790' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [15] = \eink.address [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3791' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2934_Y [16] = \eink.address [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3793' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [1] = \eink.address [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3794' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [2] = \eink.address [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3795' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [3] = \eink.address [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3796' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [4] = \eink.address [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3797' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [5] = \eink.address [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3798' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [6] = \eink.address [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3799' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [7] = \eink.address [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3800' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [8] = \eink.address [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3801' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [9] = \eink.address [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3802' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [10] = \eink.address [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3803' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [11] = \eink.address [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3804' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [12] = \eink.address [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3805' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [13] = \eink.address [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3806' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [14] = \eink.address [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3807' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [15] = \eink.address [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3808' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1576.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2935_Y [16] = \eink.address [16]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3813' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3809' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3814' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3810' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3815' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3811' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3816' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3812' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3817' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1612.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2914_Y [0] = \serial.rx_sample_countdown [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3821' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3822' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3823' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3824' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3825' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3826' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3827' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3828' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3829' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1615.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2914_Y [0] = \serial.rx_bits_remaining [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3841' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [0] = \eink.source [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3842' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [1] = \eink.source [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3843' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [2] = \eink.source [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3844' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [3] = \eink.source [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3845' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [4] = \eink.source [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3846' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [5] = \eink.source [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3847' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [6] = \eink.source [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3848' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2931_Y [7] = \eink.source [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [1] = \eink.source [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3851' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [2] = \eink.source [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3852' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [3] = \eink.source [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3853' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [4] = \eink.source [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3854' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [5] = \eink.source [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [6] = \eink.source [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1579.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2932_Y [7] = \eink.source [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3857' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3858' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3859' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3860' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2912_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3861' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3862' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3863' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3864' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2913_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3865' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1618.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2914_Y [0] = \serial.tx_bits_remaining [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3879' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [0] = \eink.gate [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3880' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [1] = \eink.gate [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3881' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [2] = \eink.gate [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3882' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [3] = \eink.gate [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3883' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [4] = \eink.gate [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3884' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [5] = \eink.gate [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3885' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [6] = \eink.gate [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3886' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [7] = \eink.gate [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3887' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [8] = \eink.gate [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3888' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2928_Y [9] = \eink.gate [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3890' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [1] = \eink.gate [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3891' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [2] = \eink.gate [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3892' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [3] = \eink.gate [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3893' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [4] = \eink.gate [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3894' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [5] = \eink.gate [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3895' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [6] = \eink.gate [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3896' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [7] = \eink.gate [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3897' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [8] = \eink.gate [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3898' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1582.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2929_Y [9] = \eink.gate [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3936' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2447_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3937' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2447_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3938' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2447_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3971' (0?) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3970 [0] = $techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2448_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3949' (1?) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2449_Y [0] = $techmap\serial.$procmux$1368_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3945' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2448_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3982' (00) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3981 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3950' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2449_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3983' (0?) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3981 [1] = $techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2450_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3986' (0?) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3985 [0] = $techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2450_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3993' (0?) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3992 [0] = $techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2448_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3951' (1?) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2449_Y [2] = $techmap\serial.$procmux$1368_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4035' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4063' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4062 [0] = $techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4036' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4070' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4069 [0] = $techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4037' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4077' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4076 [0] = $techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4038' (1?) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [3] = $techmap\serial.$procmux$1368_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4039' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4091' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4090 [0] = $techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4040' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4098' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4097 [0] = $techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4041' (1?) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [6] = $techmap\serial.$procmux$1368_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4042' (1?) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [7] = $techmap\serial.$procmux$1368_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4043' (const_and) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4119' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4118 [0] = $techmap$techmap\serial.$procmux$1374.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4156' (1?) in module `\top' with constant driver `$techmap$techmap\serial.$procmux$1050.$and$/usr/local/bin/../share/yosys/techmap.v:434$2651_Y [1] = $techmap\serial.$procmux$1042_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4171' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1585.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [0] = \eink.mode_frame_counter [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4172' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1585.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [1] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4173' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1585.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [2] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4174' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1585.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2922_Y [3] = \eink.mode_frame_counter [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4176' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1585.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [1] = \eink.mode_frame_counter [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4177' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1585.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [2] = \eink.mode_frame_counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4178' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1585.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2923_Y [3] = \eink.mode_frame_counter [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4215' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [0] = \address_bus [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4216' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [1] = \address_bus [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4196' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [1] = \address_bus [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4217' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [2] = \address_bus [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4197' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [2] = \address_bus [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4218' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [3] = \address_bus [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4198' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [3] = \address_bus [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4219' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [4] = \address_bus [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4199' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [4] = \address_bus [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4220' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [5] = \address_bus [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4200' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [5] = \address_bus [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4221' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [6] = \address_bus [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4201' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [6] = \address_bus [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4222' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [7] = \address_bus [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4202' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [7] = \address_bus [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4223' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [8] = \address_bus [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4203' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [8] = \address_bus [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4224' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [9] = \address_bus [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4204' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [9] = \address_bus [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4225' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [10] = \address_bus [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4205' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [10] = \address_bus [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4226' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [11] = \address_bus [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4206' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [11] = \address_bus [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4227' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [12] = \address_bus [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4207' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [12] = \address_bus [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4228' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [13] = \address_bus [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4208' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [13] = \address_bus [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4229' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [14] = \address_bus [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4209' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [14] = \address_bus [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4230' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [15] = \address_bus [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4210' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [15] = \address_bus [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4231' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [16] = \address_bus [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4211' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [16] = \address_bus [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4232' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1918_Y [17] = \address_bus [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4212' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1570.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1919_Y [17] = \address_bus [17]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4365' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4357' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4349' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [0] = \eink.vcl_counter [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4366' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4358' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4350' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [1] = \eink.vcl_counter [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4367' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4359' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4351' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [2] = \eink.vcl_counter [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4368' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4360' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4369' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4361' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4370' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4362' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4371' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4363' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4355' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [6] = \eink.vcl_counter [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4372' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4364' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4356' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1554.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [7] = \eink.vcl_counter [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4389' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4381' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4373' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [0] = \eink.source [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4390' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4382' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4374' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [1] = \eink.source [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4391' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4383' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4375' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [2] = \eink.source [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4392' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4384' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4393' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4385' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4394' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4386' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4395' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4387' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4379' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [6] = \eink.source [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4396' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2951_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4388' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2952_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4380' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1549.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2953_Y [7] = \eink.source [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4417' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4407' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4397' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2956_Y [0] = \eink.gate [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4418' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4408' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4398' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2956_Y [1] = \eink.gate [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4419' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4409' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4399' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2956_Y [2] = \eink.gate [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4420' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4410' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4421' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4411' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4401' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2956_Y [4] = \eink.gate [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4422' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4412' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4423' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4413' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4403' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2956_Y [6] = \eink.gate [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4424' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4414' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4425' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4415' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4426' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2954_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4416' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2955_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4406' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1544.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2956_Y [9] = \eink.gate [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4435' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4431' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4427' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [0] = \eink.frame_counter [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4436' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4432' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4428' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [1] = \eink.frame_counter [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4437' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4433' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4429' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [2] = \eink.frame_counter [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4438' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2924_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4434' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2925_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4430' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1528.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2926_Y [3] = \eink.frame_counter [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4455' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1523.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4456' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1523.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4457' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1523.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4453' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1523.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2966_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4458' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1523.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2965_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4454' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1523.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2966_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4465' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$912.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4464' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$912.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647_Y = $techmap$techmap\eink.$procmux$912.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4497' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3047_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4472' (0?) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4470 [1] = $techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3048_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4496' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3047_Y [2] = $techmap\eink.$procmux$788_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4495' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3047_Y [1] = $techmap\eink.$procmux$788_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4494' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$900.$and$/usr/local/bin/../share/yosys/techmap.v:434$3047_Y [0] = $techmap\eink.$procmux$788_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4560' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$875.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4558' (0?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647_Y = $techmap$techmap\eink.$procmux$875.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4569' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$869.$and$/usr/local/bin/../share/yosys/techmap.v:434$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4565' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4564 = $techmap$techmap\eink.$procmux$869.$and$/usr/local/bin/../share/yosys/techmap.v:434$3063_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4568' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$869.$and$/usr/local/bin/../share/yosys/techmap.v:434$3065_Y = $techmap\eink.$procmux$793_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4599' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4577' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2686_Y = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4598' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4579' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2685_Y = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4597' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4581' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2684_Y = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4596' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4583' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2683_Y = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4595' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4585' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2682_Y = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4594' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4587' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2681_Y = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4593' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4589' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2680_Y = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4592' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4591' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2679_Y = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4625' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$847.$and$/usr/local/bin/../share/yosys/techmap.v:434$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4619' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4618 [0] = $techmap$techmap\eink.$procmux$847.$and$/usr/local/bin/../share/yosys/techmap.v:434$3069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4624' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$847.$and$/usr/local/bin/../share/yosys/techmap.v:434$3071_Y = $auto$opt_reduce.cc:132:opt_mux$1495'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4635' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$843.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4636' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$843.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645_Y = $techmap\eink.$procmux$392_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4634' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$843.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647_Y = $techmap\eink.$procmux$392_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4642' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$838.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646_Y = $auto$opt_reduce.cc:132:opt_mux$1487'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4670' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4648' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2686_Y = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4669' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4650' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2685_Y = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4668' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4652' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2684_Y = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4667' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4654' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2683_Y = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4666' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4656' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2682_Y = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4665' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4658' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2681_Y = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4664' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4660' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2680_Y = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4663' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2678_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4662' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2679_Y = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4718' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4690' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3087_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4717' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4692' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3086_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4716' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4694' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3085_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4715' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4696' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3084_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4714' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4698' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3083_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4713' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4700' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3082_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4712' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4702' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3081_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4711' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4704' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3080_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4710' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4706' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3079_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4709' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3077_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4708' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3078_Y = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4825' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4744' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3109_Y = $auto$simplemap.cc:127:simplemap_reduce$4741'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4824' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4748' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3108_Y = $auto$simplemap.cc:127:simplemap_reduce$4745'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4823' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4752' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3107_Y = $auto$simplemap.cc:127:simplemap_reduce$4749'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4822' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4756' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3106_Y = $auto$simplemap.cc:127:simplemap_reduce$4753'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4821' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4760' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3105_Y = $auto$simplemap.cc:127:simplemap_reduce$4757'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4820' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4764' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3104_Y = $auto$simplemap.cc:127:simplemap_reduce$4761'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4819' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4768' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3103_Y = $auto$simplemap.cc:127:simplemap_reduce$4765'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4818' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4772' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3102_Y = $auto$simplemap.cc:127:simplemap_reduce$4769'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4817' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4776' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3101_Y = $auto$simplemap.cc:127:simplemap_reduce$4773'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4816' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4780' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3100_Y = $auto$simplemap.cc:127:simplemap_reduce$4777'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4815' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4784' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3099_Y = $auto$simplemap.cc:127:simplemap_reduce$4781'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4814' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4788' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3098_Y = $auto$simplemap.cc:127:simplemap_reduce$4785'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4813' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4792' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3097_Y = $auto$simplemap.cc:127:simplemap_reduce$4789'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4812' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4796' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3096_Y = $auto$simplemap.cc:127:simplemap_reduce$4793'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4811' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4800' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3095_Y = $auto$simplemap.cc:127:simplemap_reduce$4797'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4810' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4804' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3094_Y = $auto$simplemap.cc:127:simplemap_reduce$4801'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4809' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$and$/usr/local/bin/../share/yosys/techmap.v:434$3092_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4808' (?0) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3093_Y = $auto$simplemap.cc:127:simplemap_reduce$4805'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4883' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$807.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646_Y = $techmap\eink.$procmux$782_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4884' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$807.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4882' (0?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$807.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647_Y = $techmap\eink.$procmux$782_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4983' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3188_Y [3] = $techmap\eink.$procmux$786_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4979' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3189_Y [3] = $techmap\eink.$procmux$788_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4967' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3192_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4971' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3191_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4891' (00) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4888 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4959' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3194_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4963' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3193_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4892' (00) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4888 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4896' (00) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4894 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4899' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4898 = $auto$simplemap.cc:127:simplemap_reduce$4894 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4982' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3188_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4903' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4902 [0] = $techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3187_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4974' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3190_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4978' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3189_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4904' (00) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4902 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4966' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3192_Y [2] = $techmap\eink.$procmux$555_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4970' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3191_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4905' (0?) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4902 [2] = $techmap\eink.$procmux$555_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4958' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3194_Y [2] = $techmap\eink.$procmux$793_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4962' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3193_Y [2] = $techmap\eink.$procmux$792_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4909' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4908 [0] = $techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3187_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4981' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3188_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4917' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4916 [0] = $techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3187_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4977' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3189_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4918' (0?) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4916 [1] = $techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3190_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4969' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3191_Y [1] = $techmap\eink.$procmux$790_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4957' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3194_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4961' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3193_Y [1] = $techmap\eink.$procmux$792_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4920' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4916 [3] = $techmap\eink.$procmux$792_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4980' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3188_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4931' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4930 [0] = $techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3187_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4976' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3189_Y [0] = $techmap\eink.$procmux$788_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4968' (1?) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3191_Y [0] = $techmap\eink.$procmux$790_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4956' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3194_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4960' (const_and) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3193_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4934' (00) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4930 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4938' (?0) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$4936 [1] = $auto$simplemap.cc:127:simplemap_reduce$4930 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3289' (01?) in module `\top' with constant driver `$techmap\eink.$2\data[7:0] [7] = $auto$simplemap.cc:256:simplemap_eqne$3297'.

2.14.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4603' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4601'.
    Redirecting output \Y: $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [3] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4603' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4605' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4601'.
    Redirecting output \Y: $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [5] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4605' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3631' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4459'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1603.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3631' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3573' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3698'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3573' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3572' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3697'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3572' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3571' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3696'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3571' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3570' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3695'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3570' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3569' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3694'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3569' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3568' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3693'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3568' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3567' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3692'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3567' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3422' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3458'.
    Redirecting output \Y: $techmap\eink.$3\next_state[3:0] [1] = $techmap\eink.$5\next_state[3:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3422' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3415' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4511'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3414 [0] = $auto$simplemap.cc:127:simplemap_reduce$4510 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3415' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3400' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3441'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3397 [1] = $auto$simplemap.cc:250:simplemap_eqne$3438 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3400' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3399' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3440'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3397 [0] = $auto$simplemap.cc:250:simplemap_eqne$3438 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3399' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3388' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4511'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3387 = $auto$simplemap.cc:127:simplemap_reduce$4510 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3388' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3338' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3442'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3334 [2] = $auto$simplemap.cc:250:simplemap_eqne$3438 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3338' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3337' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3441'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3334 [1] = $auto$simplemap.cc:250:simplemap_eqne$3438 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3337' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3322' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4511'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3321 [0] = $auto$simplemap.cc:127:simplemap_reduce$4510 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3322' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3276' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3441'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3273 [1] = $auto$simplemap.cc:250:simplemap_eqne$3438 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3276' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3275' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3440'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3273 [0] = $auto$simplemap.cc:250:simplemap_eqne$3438 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3275' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3278' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3468'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3273 [3] = $auto$simplemap.cc:250:simplemap_eqne$3463 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3249' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3441'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3246 [1] = $auto$simplemap.cc:250:simplemap_eqne$3438 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3249' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3251' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3468'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3246 [3] = $auto$simplemap.cc:250:simplemap_eqne$3463 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3251' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3220' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3440'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3218 [0] = $auto$simplemap.cc:250:simplemap_eqne$3438 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3220' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3223' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3468'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3218 [3] = $auto$simplemap.cc:250:simplemap_eqne$3463 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3223' from module `\top'.
  Cell `$auto$simplemap.cc:177:logic_reduce$3204' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3407'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$3202 [1] = $auto$simplemap.cc:127:simplemap_reduce$3405 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3204' from module `\top'.
  Cell `$auto$simplemap.cc:177:logic_reduce$3203' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3472'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$3202 [0] = $auto$simplemap.cc:127:simplemap_reduce$3471 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3203' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3179' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3472'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3178 [0] = $auto$simplemap.cc:127:simplemap_reduce$3471 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3179' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3174' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3442'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3170 [2] = $auto$simplemap.cc:250:simplemap_eqne$3438 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3174' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3175' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3468'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3170 [3] = $auto$simplemap.cc:250:simplemap_eqne$3463 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3175' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3165' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3407'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3163 [1] = $auto$simplemap.cc:127:simplemap_reduce$3405 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3165' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3158' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3441'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3155 [1] = $auto$simplemap.cc:250:simplemap_eqne$3438 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3158' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3144' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3442'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3140 [2] = $auto$simplemap.cc:250:simplemap_eqne$3438 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3144' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3142' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3440'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3140 [0] = $auto$simplemap.cc:250:simplemap_eqne$3438 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3142' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3134' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3472'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3133 [0] = $auto$simplemap.cc:127:simplemap_reduce$3471 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3134' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3129' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3442'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3125 [2] = $auto$simplemap.cc:250:simplemap_eqne$3438 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3129' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3120' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3407'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3118 [1] = $auto$simplemap.cc:127:simplemap_reduce$3405 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3120' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3112' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3440'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3110 [0] = $auto$simplemap.cc:250:simplemap_eqne$3438 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3112' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4607' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4601'.
    Redirecting output \Y: $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [7] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4607' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4461' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3633'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1603.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4461' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4972' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4975'.
    Redirecting output \Y: $techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3190_Y [0] = $techmap$techmap\eink.$procmux$784.$and$/usr/local/bin/../share/yosys/techmap.v:434$3190_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4972' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3699' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3574'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1573.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2930_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1559.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2948_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3699' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4170' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4450'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1585.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4170' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3634' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4462'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1603.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3634' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4169' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4449'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1585.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4169' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4447' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4167'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1585.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4447' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2805' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2830'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2801 [3] = $auto$simplemap.cc:168:logic_reduce$2826 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2805' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2804' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2829'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2801 [2] = $auto$simplemap.cc:168:logic_reduce$2826 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2804' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2803' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2828'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2801 [1] = $auto$simplemap.cc:168:logic_reduce$2826 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2803' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2802' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2827'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2801 [0] = $auto$simplemap.cc:168:logic_reduce$2826 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2802' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2782' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2794'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2780 [1] = $auto$simplemap.cc:168:logic_reduce$2792 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2782' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2781' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2793'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2780 [0] = $auto$simplemap.cc:168:logic_reduce$2792 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2781' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2771' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3354'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2769 [1] = $auto$simplemap.cc:127:simplemap_reduce$3351 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2771' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2746' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3352'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2745 [0] = $auto$simplemap.cc:127:simplemap_reduce$3351 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2746' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2668' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2690'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2665 [1] = $auto$simplemap.cc:250:simplemap_eqne$2687 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2668' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2657' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2689'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2655 [0] = $auto$simplemap.cc:250:simplemap_eqne$2687 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2657' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4154' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4153'.
    Redirecting output \Y: $techmap$techmap\serial.$procmux$1050.$and$/usr/local/bin/../share/yosys/techmap.v:434$2650_Y [1] = $techmap$techmap\serial.$procmux$1050.$and$/usr/local/bin/../share/yosys/techmap.v:434$2650_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4154' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2622' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2862'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2618 [2] = $auto$simplemap.cc:250:simplemap_eqne$2858 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2622' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2606' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2861'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2603 [1] = $auto$simplemap.cc:250:simplemap_eqne$2858 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2606' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2605' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2860'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2603 [0] = $auto$simplemap.cc:250:simplemap_eqne$2858 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2556' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2861'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2553 [1] = $auto$simplemap.cc:250:simplemap_eqne$2858 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2556' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2551' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2632'.
    Redirecting output \Y: $techmap\serial.$6\recv_state[2:0] [1] = $techmap\serial.$9\recv_state[2:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2551' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2544' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2597'.
    Redirecting output \Y: $techmap\serial.$6\rx_clk[8:0] [7] = $techmap\serial.$7\rx_clk[8:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2544' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2543' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2596'.
    Redirecting output \Y: $techmap\serial.$6\rx_clk[8:0] [6] = $techmap\serial.$7\rx_clk[8:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2543' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2542' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2595'.
    Redirecting output \Y: $techmap\serial.$6\rx_clk[8:0] [5] = $techmap\serial.$7\rx_clk[8:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2542' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2541' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2594'.
    Redirecting output \Y: $techmap\serial.$6\rx_clk[8:0] [4] = $techmap\serial.$7\rx_clk[8:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2541' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2518' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2860'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2516 [0] = $auto$simplemap.cc:250:simplemap_eqne$2858 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2518' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2492' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2632'.
    Redirecting output \Y: $techmap\serial.$4\recv_state[2:0] [1] = $techmap\serial.$9\recv_state[2:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2492' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2491' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2599'.
    Redirecting output \Y: $techmap\serial.$4\recv_state[2:0] [0] = $techmap\serial.$7\recv_state[2:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2491' from module `\top'.
  Cell `$auto$simplemap.cc:177:logic_reduce$2467' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2626'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$2466 = $auto$simplemap.cc:127:simplemap_reduce$2625
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2467' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2464' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2505'.
    Redirecting output \Y: $techmap\serial.$3\rx_clk[8:0] [7] = $techmap\serial.$5\rx_clk[8:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2464' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2463' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2504'.
    Redirecting output \Y: $techmap\serial.$3\rx_clk[8:0] [6] = $techmap\serial.$5\rx_clk[8:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2463' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2462' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2503'.
    Redirecting output \Y: $techmap\serial.$3\rx_clk[8:0] [5] = $techmap\serial.$5\rx_clk[8:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2462' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2459' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2500'.
    Redirecting output \Y: $techmap\serial.$3\rx_clk[8:0] [2] = $techmap\serial.$5\rx_clk[8:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2459' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2458' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2499'.
    Redirecting output \Y: $techmap\serial.$3\rx_clk[8:0] [1] = $techmap\serial.$5\rx_clk[8:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2458' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3946' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3944'.
    Redirecting output \Y: $techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2448_Y [2] = $techmap$techmap\serial.$procmux$1365.$and$/usr/local/bin/../share/yosys/techmap.v:434$2448_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3946' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2434' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2860'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2432 [0] = $auto$simplemap.cc:250:simplemap_eqne$2858 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2434' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2436' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2862'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2432 [2] = $auto$simplemap.cc:250:simplemap_eqne$2858 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2436' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2422' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2861'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2419 [1] = $auto$simplemap.cc:250:simplemap_eqne$2858 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2422' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2423' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2862'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2419 [2] = $auto$simplemap.cc:250:simplemap_eqne$2858 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2423' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3928' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4003'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3925 [2] = $auto$simplemap.cc:127:simplemap_reduce$4001 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3928' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2135' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2159'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2133 [1] = $auto$simplemap.cc:127:simplemap_reduce$2157 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2135' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2127' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2151'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2121 [4] = $auto$simplemap.cc:250:simplemap_eqne$2145 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2127' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2123' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2147'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2121 [0] = $auto$simplemap.cc:250:simplemap_eqne$2145 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2123' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2096' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2153'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2088 [6] = $auto$simplemap.cc:250:simplemap_eqne$2145 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2096' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2095' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2152'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2088 [5] = $auto$simplemap.cc:250:simplemap_eqne$2145 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2095' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2094' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2151'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2088 [4] = $auto$simplemap.cc:250:simplemap_eqne$2145 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2094' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2066' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2159'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2064 [1] = $auto$simplemap.cc:127:simplemap_reduce$2157 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2066' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2058' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2151'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2052 [4] = $auto$simplemap.cc:250:simplemap_eqne$2145 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2058' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2054' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2147'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2052 [0] = $auto$simplemap.cc:250:simplemap_eqne$2145 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2054' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2061' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2130'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2052 [7] = $auto$simplemap.cc:250:simplemap_eqne$2121 [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2061' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2028' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2159'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2026 [1] = $auto$simplemap.cc:127:simplemap_reduce$2157 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2028' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2020' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2151'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2014 [4] = $auto$simplemap.cc:250:simplemap_eqne$2145 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2020' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2017' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2055'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2014 [1] = $auto$simplemap.cc:250:simplemap_eqne$2052 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2017' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2023' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2130'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2014 [7] = $auto$simplemap.cc:250:simplemap_eqne$2121 [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2023' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1989' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2159'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1987 [1] = $auto$simplemap.cc:127:simplemap_reduce$2157 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1989' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4994' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4512'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4992 [1] = $auto$simplemap.cc:127:simplemap_reduce$4510 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4994' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4996' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4906'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4992 [3] = $auto$simplemap.cc:127:simplemap_reduce$4902 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4996' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1977' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2147'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1975 [0] = $auto$simplemap.cc:250:simplemap_eqne$2145 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1977' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1984' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2130'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1975 [7] = $auto$simplemap.cc:250:simplemap_eqne$2121 [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1984' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4460' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3632'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1523.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1603.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4460' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4448' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4168'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1533.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2964_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1585.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2921_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4448' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3544' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3543 = $auto$simplemap.cc:127:simplemap_reduce$3654
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3544' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2723' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4148'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1475 = $auto$simplemap.cc:127:simplemap_reduce$4147
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2723' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2767' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4906'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1495 = $auto$simplemap.cc:127:simplemap_reduce$4902 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2767' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4740' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2755'.
    Redirecting output \Y: $techmap$techmap\eink.$procmux$824.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3074_Y = $auto$simplemap.cc:127:simplemap_reduce$2754
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4740' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4617' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4688'.
    Redirecting output \Y: $techmap$techmap\eink.$procmux$865.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4617' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4126' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3900'.
    Redirecting output \Y: $techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4126' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4150' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3900'.
    Redirecting output \Y: $techmap$techmap\serial.$procmux$1050.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2648_Y = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4150' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3489' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3900'.
    Redirecting output \Y: $techmap$techmap\serial.$procmux$1055.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643_Y = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3489' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3501' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3900'.
    Redirecting output \Y: $techmap$techmap\serial.$procmux$1060.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2634_Y = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3501' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2545' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2598'.
    Redirecting output \Y: $techmap\serial.$6\rx_clk[8:0] [8] = $techmap\serial.$7\rx_clk[8:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2545' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2465' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2506'.
    Redirecting output \Y: $techmap\serial.$3\rx_clk[8:0] [8] = $techmap\serial.$5\rx_clk[8:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2465' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3657' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3546'.
    Redirecting output \Y: $techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3657' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3406' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3447'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3405 [0] = $auto$simplemap.cc:127:simplemap_reduce$3446 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3406' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3344' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3448'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3342 [1] = $auto$simplemap.cc:127:simplemap_reduce$3446 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3344' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3283' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3473'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3281 [1] = $auto$simplemap.cc:127:simplemap_reduce$3471 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3283' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3282' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3447'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3281 [0] = $auto$simplemap.cc:127:simplemap_reduce$3446 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3282' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3256' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3473'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3254 [1] = $auto$simplemap.cc:127:simplemap_reduce$3471 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3256' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3255' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3343'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3254 [0] = $auto$simplemap.cc:127:simplemap_reduce$3342 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3255' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3228' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3473'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3226 [1] = $auto$simplemap.cc:127:simplemap_reduce$3471 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3228' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3164' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3343'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3163 [0] = $auto$simplemap.cc:127:simplemap_reduce$3342 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3164' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3150' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3448'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3148 [1] = $auto$simplemap.cc:127:simplemap_reduce$3446 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3150' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3149' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3227'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3148 [0] = $auto$simplemap.cc:127:simplemap_reduce$3226 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3149' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3135' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3448'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3133 [1] = $auto$simplemap.cc:127:simplemap_reduce$3446 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3135' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3119' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3227'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3118 [0] = $auto$simplemap.cc:127:simplemap_reduce$3226 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3119' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4890' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4932'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4888 [1] = $auto$simplemap.cc:127:simplemap_reduce$4930 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4890' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2808' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2833'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2806 [1] = $auto$simplemap.cc:168:logic_reduce$2831 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2808' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2807' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2832'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2806 [0] = $auto$simplemap.cc:168:logic_reduce$2831 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2807' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2784' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2796'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2783 = $auto$simplemap.cc:168:logic_reduce$2795
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2784' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2611' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2866'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2610 = $auto$simplemap.cc:127:simplemap_reduce$2865
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2611' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2440' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2524'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2439 = $auto$simplemap.cc:127:simplemap_reduce$2523
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2440' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2427' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2561'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2426 = $auto$simplemap.cc:127:simplemap_reduce$2560
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2427' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2134' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2158'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2133 [0] = $auto$simplemap.cc:127:simplemap_reduce$2157 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2134' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2104' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2161'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2100 [3] = $auto$simplemap.cc:127:simplemap_reduce$2157 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2104' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2103' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2160'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2100 [2] = $auto$simplemap.cc:127:simplemap_reduce$2157 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2103' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2068' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2137'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2064 [3] = $auto$simplemap.cc:127:simplemap_reduce$2133 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2068' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2067' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2136'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2064 [2] = $auto$simplemap.cc:127:simplemap_reduce$2133 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2067' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2030' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2137'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2026 [3] = $auto$simplemap.cc:127:simplemap_reduce$2133 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2030' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2029' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2136'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2026 [2] = $auto$simplemap.cc:127:simplemap_reduce$2133 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2029' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1991' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2137'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1987 [3] = $auto$simplemap.cc:127:simplemap_reduce$2133 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1991' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1988' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2158'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1987 [0] = $auto$simplemap.cc:127:simplemap_reduce$2157 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1988' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2786' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2798'.
    Redirecting output \Y: $techmap\serial.$reduce_bool$uart.v:301$216_Y = $auto$simplemap.cc:168:logic_reduce$2797
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2786' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2779' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2799'.
    Redirecting output \Y: $techmap\serial.$ternary$uart.v:301$217_Y [0] = $techmap\serial.$logic_not$uart.v:281$213_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2779' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2810' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2835'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2809 = $auto$simplemap.cc:168:logic_reduce$2834
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2810' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2139' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2163'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2138 [0] = $auto$simplemap.cc:127:simplemap_reduce$2162 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2139' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2107' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2164'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2105 [1] = $auto$simplemap.cc:127:simplemap_reduce$2162 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2107' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2071' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2140'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2069 [1] = $auto$simplemap.cc:127:simplemap_reduce$2138 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2071' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2033' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2140'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2031 [1] = $auto$simplemap.cc:127:simplemap_reduce$2138 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2033' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1993' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2163'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1992 [0] = $auto$simplemap.cc:127:simplemap_reduce$2162 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1993' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2812' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2837'.
    Redirecting output \Y: $techmap\serial.$reduce_bool$uart.v:247$211_Y = $auto$simplemap.cc:168:logic_reduce$2836
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2812' from module `\top'.
Removed a total of 151 cells.

2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2838'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1588.slice[3].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1559.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1559.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1559.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1559.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1559.slice[4].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1591.slice[3].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1559.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1559.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1559.slice[7].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1594.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1597.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1600.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1603.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1606.slice[8].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1573.slice[7].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1609.slice[4].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1612.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1576.slice[16].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1615.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1579.slice[7].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1618.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1582.slice[9].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1585.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$1570.slice[17].carry'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2144'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2111'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1554.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1554.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1554.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1554.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1554.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1554.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1554.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1554.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1549.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1549.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1549.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1549.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1549.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1549.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1549.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1549.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1544.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1528.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1528.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1528.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1528.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1533.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1533.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1533.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1533.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1523.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1523.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1523.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$1523.slice[0].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3302'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3547'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3548'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3549'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3550'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3555'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3561'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3562'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3593'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3594'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3597'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3598'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3605'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3606'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3609'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3610'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3617'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3618'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3621'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3622'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3629'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3630'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3639'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3708'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3735'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3736'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3737'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3738'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3739'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3740'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3741'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3742'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3753'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3754'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3755'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3756'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3757'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3758'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3759'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3760'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3761'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3762'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3763'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3764'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3765'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3766'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3767'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3768'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3769'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3771'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3772'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3773'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3774'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3792'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3818'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3819'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3820'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3830'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3831'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3832'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3833'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3834'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3835'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3836'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3837'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3838'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3839'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3840'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3849'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3866'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3867'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3868'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3869'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3870'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3871'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3872'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3873'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3874'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3875'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3876'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3877'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3878'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3889'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4175'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4195'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4235'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4236'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4237'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4238'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4239'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4240'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4241'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4242'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4243'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4244'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4245'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4246'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4247'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4248'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4249'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4250'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4251'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4252'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4352'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4353'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4354'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4376'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4377'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4378'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4400'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4402'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4404'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4405'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4451'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4452'.

2.14.6. Rerunning OPT passes. (Removed registers in this run.)

2.14.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1523.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1528.slice[0].carry: CO=\eink.frame_counter [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1533.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1544.slice[0].carry: CO=\eink.gate [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1549.slice[0].carry: CO=\eink.source [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1554.slice[0].carry: CO=\eink.vcl_counter [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1559.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1570.slice[0].carry: CO=\address_bus [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1573.slice[0].carry: CO=\eink.vcl_counter [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1576.slice[0].carry: CO=\eink.address [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1579.slice[0].carry: CO=\eink.source [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1582.slice[0].carry: CO=\eink.gate [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1585.slice[0].carry: CO=\eink.mode_frame_counter [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1588.slice[0].carry: CO=\eink.frame_counter [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1591.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1594.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1597.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1600.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1603.slice[0].carry: CO=\serial.rx_samples [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1606.slice[0].carry: CO=\serial.rx_clk [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1609.slice[0].carry: CO=\serial.tx_clk [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1612.slice[0].carry: CO=\serial.rx_sample_countdown [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1615.slice[0].carry: CO=\serial.rx_bits_remaining [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1618.slice[0].carry: CO=\serial.tx_bits_remaining [0]
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1570.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1573.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1576.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1579.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1582.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1585.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1588.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1591.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1594.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1597.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1600.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1603.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1606.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1609.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1612.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1615.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1618.slice[1].adder back to logic.

2.14.8. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5147' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5139 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5146' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5139 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5152' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5148 [3] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5145' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5139 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5144' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5139 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5155' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5153 [1] = $auto$simplemap.cc:309:simplemap_lut$5148 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5143' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5139 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5142' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5139 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5141' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5139 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5140' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5139 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5149' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5148 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5154' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5153 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5157' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5156 = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5280' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5272 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5279' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5272 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5285' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5281 [3] = \serial.rx_sample_countdown [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5278' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5272 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5277' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5272 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5288' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5286 [1] = \serial.rx_sample_countdown [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5276' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5272 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5275' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5272 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5274' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5272 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5273' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5272 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5282' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5281 [0] = \serial.rx_sample_countdown [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5287' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5286 [0] = $auto$simplemap.cc:309:simplemap_lut$5281 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5242' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5234 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5241' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5234 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5247' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5243 [3] = \serial.rx_clk [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5240' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5234 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5239' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5234 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5250' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5248 [1] = \serial.rx_clk [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5238' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5234 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5237' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5234 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5236' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5234 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5235' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5234 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5244' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5243 [0] = \serial.rx_clk [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5249' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5248 [0] = $auto$simplemap.cc:309:simplemap_lut$5243 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5299' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5291 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5298' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5291 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5304' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5300 [3] = \serial.rx_bits_remaining [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5297' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5291 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5296' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5291 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5307' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5305 [1] = \serial.rx_bits_remaining [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5295' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5291 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5294' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5291 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5293' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5291 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5292' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5291 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5301' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5300 [0] = \serial.rx_bits_remaining [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5306' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5305 [0] = $auto$simplemap.cc:309:simplemap_lut$5300 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5261' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5253 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5260' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5253 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5266' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5262 [3] = \serial.tx_clk [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5259' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5253 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5258' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5253 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5269' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5267 [1] = \serial.tx_clk [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5257' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5253 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5256' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5253 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5255' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5253 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5254' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5253 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5263' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5262 [0] = \serial.tx_clk [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5268' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5267 [0] = $auto$simplemap.cc:309:simplemap_lut$5262 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5166' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5158 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5165' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5158 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5171' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5167 [3] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5164' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5158 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5163' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5158 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5174' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5172 [1] = $auto$simplemap.cc:309:simplemap_lut$5167 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5162' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5158 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5161' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5158 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5160' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5158 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5159' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5158 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5168' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5167 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5173' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5172 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5176' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5175 = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5223' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5215 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5222' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5215 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5228' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5224 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5221' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5215 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5220' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5215 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5227' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5224 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5219' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5215 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5218' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5215 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5226' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5224 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5217' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5215 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5216' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5215 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5225' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5224 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5230' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5229 [0] = \serial.rx_samples [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5317' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5310 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5318' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5310 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5323' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5319 [3] = \serial.tx_bits_remaining [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5316' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5310 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5315' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5310 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5326' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5324 [1] = \serial.tx_bits_remaining [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5314' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5310 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5313' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5310 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5312' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5310 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5311' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5310 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5320' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5319 [0] = \serial.tx_bits_remaining [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5325' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5324 [0] = $auto$simplemap.cc:309:simplemap_lut$5319 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5185' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5177 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5184' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5177 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5190' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5186 [3] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5183' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5177 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5182' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5177 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5193' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5191 [1] = $auto$simplemap.cc:309:simplemap_lut$5186 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5181' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5177 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5180' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5177 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5179' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5177 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5178' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5177 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5187' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5186 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5192' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5191 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5195' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5194 = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5204' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5196 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5203' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5196 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5209' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5205 [3] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5202' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5196 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5201' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5196 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5212' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5210 [1] = $auto$simplemap.cc:309:simplemap_lut$5205 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5198' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5196 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5197' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5196 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5206' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5205 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5200' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5196 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5199' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5196 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5211' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5210 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5214' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5213 = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5014' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5006 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5013' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5006 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5019' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5015 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5012' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5006 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5011' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5006 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5018' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5015 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5010' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5006 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5009' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5006 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5017' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5015 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5008' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5006 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5007' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5006 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5016' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5015 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5021' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5020 [0] = \address_bus [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5128' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5120 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5127' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5120 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5133' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5129 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5126' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5120 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5125' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5120 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5132' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5129 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5124' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5120 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5123' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5120 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5131' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5129 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5122' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5120 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5121' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5120 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5130' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5129 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5135' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5134 [0] = \eink.frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5109' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5101 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5108' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5101 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5114' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5110 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5107' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5101 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5106' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5101 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5113' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5110 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5105' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5101 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5104' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5101 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5112' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5110 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5103' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5101 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5102' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5101 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5111' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5110 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5116' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5115 [0] = \eink.mode_frame_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5033' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5025 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5032' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5025 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5038' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5034 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5031' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5025 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5030' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5025 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5037' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5034 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5029' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5025 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5028' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5025 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5036' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5034 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5027' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5025 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5026' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5025 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5035' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5034 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5040' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5039 [0] = \eink.vcl_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5052' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5044 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5051' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5044 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5057' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5053 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5050' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5044 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5049' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5044 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5056' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5053 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5048' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5044 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5047' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5044 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5055' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5053 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5046' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5044 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5045' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5044 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5054' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5053 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5059' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5058 [0] = \eink.address [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5071' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5063 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5070' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5063 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5076' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5072 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5069' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5063 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5068' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5063 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5075' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5072 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5067' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5063 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5066' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5063 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5074' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5072 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5065' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5063 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5064' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5063 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5073' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5072 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5078' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5077 [0] = \eink.source [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5090' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5082 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5089' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5082 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5095' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5091 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5088' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5082 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5087' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5082 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5094' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5091 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5086' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5082 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5085' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5082 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5093' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5091 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5084' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5082 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5083' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5082 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5092' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5091 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5097' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5096 [0] = \eink.gate [1]'.

2.14.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5208' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5205 [2] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5208' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5150' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5148 [1] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5150' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5188' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5186 [1] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5188' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5207' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5205 [1] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5207' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5264' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5265'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5262 [1] = $auto$simplemap.cc:309:simplemap_lut$5262 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5264' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5151' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5148 [2] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5151' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5169' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5167 [1] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5169' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5170' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5167 [2] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5170' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5321' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5322'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5319 [1] = $auto$simplemap.cc:309:simplemap_lut$5319 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5321' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5283' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5284'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5281 [1] = $auto$simplemap.cc:309:simplemap_lut$5281 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5283' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5246' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5245'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5243 [2] = $auto$simplemap.cc:309:simplemap_lut$5243 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5246' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5189' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5186 [2] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5189' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5303' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5302'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5300 [2] = $auto$simplemap.cc:309:simplemap_lut$5300 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5303' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3632' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5231'.
    Redirecting output \Y: $auto$alumacc.cc:470:replace_alu$1523.BB [1] = $auto$simplemap.cc:309:simplemap_lut$5229 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3632' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3693' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5041'.
    Redirecting output \Y: $auto$alumacc.cc:470:replace_alu$1559.BB [1] = $auto$simplemap.cc:309:simplemap_lut$5039 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3693' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4168' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5117'.
    Redirecting output \Y: $auto$alumacc.cc:470:replace_alu$1533.BB [1] = $auto$simplemap.cc:309:simplemap_lut$5115 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4168' from module `\top'.
Removed a total of 16 cells.

2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4459'.

2.14.12. Rerunning OPT passes. (Removed registers in this run.)

2.14.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1523.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1533.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1559.slice[1].carry: CO=$auto$alumacc.cc:470:replace_alu$1559.BB [1]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1591.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1594.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1597.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1600.slice[1].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1591.slice[2].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1594.slice[2].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1597.slice[2].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$1600.slice[2].adder back to logic.

2.14.14. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5394' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5386 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5393' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5386 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5399' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5395 [3] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5392' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5386 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5391' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5386 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5390' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5386 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5389' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5386 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5387' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5386 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5388' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5386 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5396' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5395 [0] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5404' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5403 = $auto$simplemap.cc:309:simplemap_lut$5400 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5349' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5348 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5350' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5348 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5358' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5357 [0] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5351' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5348 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5352' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5348 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5353' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5348 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5354' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5348 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5355' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5348 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5356' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5348 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5361' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5357 [3] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5366' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5365 = $auto$simplemap.cc:309:simplemap_lut$5362 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5330' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5329 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5331' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5329 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5339' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5338 [0] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5332' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5329 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5333' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5329 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5334' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5329 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5335' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5329 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5336' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5329 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5337' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5329 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5342' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5338 [3] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5347' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5346 = $auto$simplemap.cc:309:simplemap_lut$5343 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5368' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5367 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5369' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5367 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5377' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5376 [0] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5370' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5367 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5371' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5367 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5375' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5367 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5374' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5367 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5380' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5376 [3] = \eink.mode_frame_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5372' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5367 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5373' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5367 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5385' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5384 = $auto$simplemap.cc:309:simplemap_lut$5381 [0]'.

2.14.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5341' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5360'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5338 [2] = $auto$simplemap.cc:309:simplemap_lut$5357 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5341' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5340' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5360'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5338 [1] = $auto$simplemap.cc:309:simplemap_lut$5357 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5340' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5398' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5360'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5395 [2] = $auto$simplemap.cc:309:simplemap_lut$5357 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5398' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5378' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5360'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5376 [1] = $auto$simplemap.cc:309:simplemap_lut$5357 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5378' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5379' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5360'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5376 [2] = $auto$simplemap.cc:309:simplemap_lut$5357 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5379' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5359' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5360'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5357 [1] = $auto$simplemap.cc:309:simplemap_lut$5357 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5359' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$5397' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5360'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$5395 [1] = $auto$simplemap.cc:309:simplemap_lut$5357 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$5397' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4449' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$5360'.
    Redirecting output \Y: $auto$alumacc.cc:470:replace_alu$1533.BB [2] = $auto$simplemap.cc:309:simplemap_lut$5357 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4449' from module `\top'.
Removed a total of 8 cells.

2.14.16. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:311:simplemap_lut$5402'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:311:simplemap_lut$5345'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:311:simplemap_lut$5383'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:311:simplemap_lut$5364'.

2.14.18. Rerunning OPT passes. (Removed registers in this run.)

2.14.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1523.slice[2].carry: CO=$auto$alumacc.cc:470:replace_alu$1523.BB [2]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$1533.slice[2].carry: CO=$auto$alumacc.cc:470:replace_alu$1533.BB [2]

2.14.20. Executing OPT_EXPR pass (perform const folding).

2.14.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.14.22. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.14.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.14.24. Rerunning OPT passes. (Removed registers in this run.)

2.14.25. Running ICE40 specific optimizations.

2.14.26. Executing OPT_EXPR pass (perform const folding).

2.14.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.14.28. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.14.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.14.30. Finished OPT passes. (There is nothing left to do.)

2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2230 to $_DFFE_PP_ for $0\transmit[0:0] -> \transmit.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2231 to $_DFFE_PP_ for $0\tx_byte[7:0] [0] -> \tx_byte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2232 to $_DFFE_PP_ for $0\tx_byte[7:0] [1] -> \tx_byte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2233 to $_DFFE_PP_ for $0\tx_byte[7:0] [2] -> \tx_byte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2234 to $_DFFE_PP_ for $0\tx_byte[7:0] [3] -> \tx_byte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2235 to $_DFFE_PP_ for $0\tx_byte[7:0] [4] -> \tx_byte [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2236 to $_DFFE_PP_ for $0\tx_byte[7:0] [5] -> \tx_byte [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2237 to $_DFFE_PP_ for $0\tx_byte[7:0] [6] -> \tx_byte [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2238 to $_DFFE_PP_ for $0\tx_byte[7:0] [7] -> \tx_byte [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2239 to $_DFFE_PP_ for $0\rx_data[7:0] [0] -> \rx_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2240 to $_DFFE_PP_ for $0\rx_data[7:0] [1] -> \rx_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2241 to $_DFFE_PP_ for $0\rx_data[7:0] [2] -> \rx_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2242 to $_DFFE_PP_ for $0\rx_data[7:0] [3] -> \rx_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2243 to $_DFFE_PP_ for $0\rx_data[7:0] [4] -> \rx_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2244 to $_DFFE_PP_ for $0\rx_data[7:0] [5] -> \rx_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2245 to $_DFFE_PP_ for $0\rx_data[7:0] [6] -> \rx_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2246 to $_DFFE_PP_ for $0\rx_data[7:0] [7] -> \rx_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2247 to $_DFFE_PP_ for $0\read_n[0:0] -> \read_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2248 to $_DFFE_PP_ for $0\write_n[0:0] -> \write_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2249 to $_DFFE_PP_ for $0\ce_n[0:0] -> \ce_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2250 to $_DFFE_PP_ for $0\address_bus[17:0] [0] -> \address_bus [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2251 to $_DFFE_PP_ for $0\address_bus[17:0] [1] -> \address_bus [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2252 to $_DFFE_PP_ for $0\address_bus[17:0] [2] -> \address_bus [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2253 to $_DFFE_PP_ for $0\address_bus[17:0] [3] -> \address_bus [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2254 to $_DFFE_PP_ for $0\address_bus[17:0] [4] -> \address_bus [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2255 to $_DFFE_PP_ for $0\address_bus[17:0] [5] -> \address_bus [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2256 to $_DFFE_PP_ for $0\address_bus[17:0] [6] -> \address_bus [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2257 to $_DFFE_PP_ for $0\address_bus[17:0] [7] -> \address_bus [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2258 to $_DFFE_PP_ for $0\address_bus[17:0] [8] -> \address_bus [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2259 to $_DFFE_PP_ for $0\address_bus[17:0] [9] -> \address_bus [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2260 to $_DFFE_PP_ for $0\address_bus[17:0] [10] -> \address_bus [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2261 to $_DFFE_PP_ for $0\address_bus[17:0] [11] -> \address_bus [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2262 to $_DFFE_PP_ for $0\address_bus[17:0] [12] -> \address_bus [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2263 to $_DFFE_PP_ for $0\address_bus[17:0] [13] -> \address_bus [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2264 to $_DFFE_PP_ for $0\address_bus[17:0] [14] -> \address_bus [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2265 to $_DFFE_PP_ for $0\address_bus[17:0] [15] -> \address_bus [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2266 to $_DFFE_PP_ for $0\address_bus[17:0] [16] -> \address_bus [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2267 to $_DFFE_PP_ for $0\address_bus[17:0] [17] -> \address_bus [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2268 to $_DFFE_PP_ for $0\data_bus_in[15:0] [0] -> \data_bus_in [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2269 to $_DFFE_PP_ for $0\data_bus_in[15:0] [1] -> \data_bus_in [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2270 to $_DFFE_PP_ for $0\data_bus_in[15:0] [2] -> \data_bus_in [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2271 to $_DFFE_PP_ for $0\data_bus_in[15:0] [3] -> \data_bus_in [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2272 to $_DFFE_PP_ for $0\data_bus_in[15:0] [4] -> \data_bus_in [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2273 to $_DFFE_PP_ for $0\data_bus_in[15:0] [5] -> \data_bus_in [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2274 to $_DFFE_PP_ for $0\data_bus_in[15:0] [6] -> \data_bus_in [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2275 to $_DFFE_PP_ for $0\data_bus_in[15:0] [7] -> \data_bus_in [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2276 to $_DFFE_PP_ for $0\data_bus_in[15:0] [8] -> \data_bus_in [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2277 to $_DFFE_PP_ for $0\data_bus_in[15:0] [9] -> \data_bus_in [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2278 to $_DFFE_PP_ for $0\data_bus_in[15:0] [10] -> \data_bus_in [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2279 to $_DFFE_PP_ for $0\data_bus_in[15:0] [11] -> \data_bus_in [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2280 to $_DFFE_PP_ for $0\data_bus_in[15:0] [12] -> \data_bus_in [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2281 to $_DFFE_PP_ for $0\data_bus_in[15:0] [13] -> \data_bus_in [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2282 to $_DFFE_PP_ for $0\data_bus_in[15:0] [14] -> \data_bus_in [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2283 to $_DFFE_PP_ for $0\data_bus_in[15:0] [15] -> \data_bus_in [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2284 to $_DFFE_PP_ for $0\mode[1:0] [0] -> \mode [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2285 to $_DFFE_PP_ for $0\mode[1:0] [1] -> \mode [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2286 to $_DFFE_PP_ for $0\start[0:0] -> \start.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2288 to $_DFFE_PP_ for $0\rx_cnt[0:0] -> \rx_cnt.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2289 to $_DFFE_PP_ for $0\rx_cmd[7:0] [0] -> \rx_cmd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2290 to $_DFFE_PP_ for $0\rx_cmd[7:0] [1] -> \rx_cmd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2291 to $_DFFE_PP_ for $0\rx_cmd[7:0] [2] -> \rx_cmd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2292 to $_DFFE_PP_ for $0\rx_cmd[7:0] [3] -> \rx_cmd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2293 to $_DFFE_PP_ for $0\rx_cmd[7:0] [4] -> \rx_cmd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2294 to $_DFFE_PP_ for $0\rx_cmd[7:0] [5] -> \rx_cmd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2295 to $_DFFE_PP_ for $0\rx_cmd[7:0] [6] -> \rx_cmd [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2296 to $_DFFE_PP_ for $0\rx_cmd[7:0] [7] -> \rx_cmd [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2312 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1045.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388_Y [0] -> \serial.tx_bits_remaining [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2313 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1045.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388_Y [1] -> \serial.tx_bits_remaining [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2314 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1045.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388_Y [2] -> \serial.tx_bits_remaining [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2315 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1045.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388_Y [3] -> \serial.tx_bits_remaining [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2316 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [0] -> \serial.tx_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2317 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [1] -> \serial.tx_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2318 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [2] -> \serial.tx_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2319 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [3] -> \serial.tx_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2320 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [4] -> \serial.tx_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2321 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [5] -> \serial.tx_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2322 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [6] -> \serial.tx_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2323 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1040.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [7] -> \serial.tx_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2324 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1050.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2649_Y [0] -> \serial.tx_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2325 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1050.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2649_Y [1] -> \serial.tx_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2326 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1055.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y -> \serial.tx_out.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2327 to $_DFFE_PP_ for $techmap\serial.$0\rx_data[7:0] [0] -> \serial.rx_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2328 to $_DFFE_PP_ for $techmap\serial.$0\rx_data[7:0] [1] -> \serial.rx_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2329 to $_DFFE_PP_ for $techmap\serial.$0\rx_data[7:0] [2] -> \serial.rx_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2330 to $_DFFE_PP_ for $techmap\serial.$0\rx_data[7:0] [3] -> \serial.rx_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2331 to $_DFFE_PP_ for $techmap\serial.$0\rx_data[7:0] [4] -> \serial.rx_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2332 to $_DFFE_PP_ for $techmap\serial.$0\rx_data[7:0] [5] -> \serial.rx_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2333 to $_DFFE_PP_ for $techmap\serial.$0\rx_data[7:0] [6] -> \serial.rx_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2334 to $_DFFE_PP_ for $techmap\serial.$0\rx_data[7:0] [7] -> \serial.rx_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2335 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1392.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388_Y [0] -> \serial.rx_bits_remaining [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2336 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1392.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388_Y [1] -> \serial.rx_bits_remaining [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2337 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1392.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388_Y [2] -> \serial.rx_bits_remaining [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2338 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1392.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2388_Y [3] -> \serial.rx_bits_remaining [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2339 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1365.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2446_Y [0] -> \serial.recv_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2340 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1365.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2446_Y [1] -> \serial.recv_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2341 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1365.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2446_Y [2] -> \serial.recv_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2356 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1401.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379_Y [0] -> \serial.rx_sample_countdown [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2357 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1401.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379_Y [1] -> \serial.rx_sample_countdown [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2358 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1401.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379_Y [2] -> \serial.rx_sample_countdown [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2359 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1401.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379_Y [3] -> \serial.rx_sample_countdown [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2360 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1410.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379_Y [0] -> \serial.rx_samples [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2361 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1410.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379_Y [1] -> \serial.rx_samples [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2362 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1410.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379_Y [2] -> \serial.rx_samples [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2363 to $_DFFE_PP_ for $techmap$techmap\serial.$procmux$1410.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2379_Y [3] -> \serial.rx_samples [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2968 to $_DFFE_PP_ for $techmap\eink.$0\mode_frame_counter[3:0] [0] -> \eink.mode_frame_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2969 to $_DFFE_PP_ for $techmap\eink.$0\mode_frame_counter[3:0] [1] -> \eink.mode_frame_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2970 to $_DFFE_PP_ for $techmap\eink.$0\mode_frame_counter[3:0] [2] -> \eink.mode_frame_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2971 to $_DFFE_PP_ for $techmap\eink.$0\mode_frame_counter[3:0] [3] -> \eink.mode_frame_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2973 to $_DFFE_PP_ for $techmap\eink.$0\frame_counter[3:0] [0] -> \eink.frame_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2974 to $_DFFE_PP_ for $techmap\eink.$0\frame_counter[3:0] [1] -> \eink.frame_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2975 to $_DFFE_PP_ for $techmap\eink.$0\frame_counter[3:0] [2] -> \eink.frame_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2976 to $_DFFE_PP_ for $techmap\eink.$0\frame_counter[3:0] [3] -> \eink.frame_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2977 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [0] -> \eink.vcl_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2978 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [1] -> \eink.vcl_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2979 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [2] -> \eink.vcl_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2980 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [3] -> \eink.vcl_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2981 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [4] -> \eink.vcl_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2982 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [5] -> \eink.vcl_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2983 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [6] -> \eink.vcl_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2984 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [7] -> \eink.vcl_counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2985 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044_Y [0] -> \eink.next_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2986 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044_Y [1] -> \eink.next_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2987 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044_Y [2] -> \eink.next_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2988 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044_Y [3] -> \eink.next_state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2989 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186_Y [0] -> \eink.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2990 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186_Y [1] -> \eink.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2991 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186_Y [2] -> \eink.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2992 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186_Y [3] -> \eink.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2993 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [0] -> \eink.data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2994 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [1] -> \eink.data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2995 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [2] -> \eink.data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2996 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [3] -> \eink.data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2997 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [4] -> \eink.data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2998 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [5] -> \eink.data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$2999 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [6] -> \eink.data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3000 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [7] -> \eink.data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3001 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$912.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y -> \eink.sph.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3002 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$869.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3062_Y -> \eink.oe.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3003 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y -> \eink.le.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3004 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3068_Y -> \eink.ckv.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3005 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$838.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y -> \eink.spv.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3006 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$843.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y -> \eink.gmode.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3007 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$807.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y -> \eink.ready.
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3008 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [0] -> \eink.address [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3009 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [1] -> \eink.address [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3010 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [2] -> \eink.address [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3011 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [3] -> \eink.address [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3012 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [4] -> \eink.address [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3013 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [5] -> \eink.address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3014 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [6] -> \eink.address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3015 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [7] -> \eink.address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3016 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [8] -> \eink.address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3017 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [9] -> \eink.address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3018 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [10] -> \eink.address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3019 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [11] -> \eink.address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3020 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [12] -> \eink.address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3021 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [13] -> \eink.address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3022 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [14] -> \eink.address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3023 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [15] -> \eink.address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3024 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [16] -> \eink.address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3025 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [0] -> \eink.gate [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3026 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [1] -> \eink.gate [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3027 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [2] -> \eink.gate [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3028 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [3] -> \eink.gate [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3029 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [4] -> \eink.gate [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3030 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [5] -> \eink.gate [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3031 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [6] -> \eink.gate [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3032 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [7] -> \eink.gate [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3033 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [8] -> \eink.gate [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3034 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [9] -> \eink.gate [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3035 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [0] -> \eink.source [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3036 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [1] -> \eink.source [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3037 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [2] -> \eink.source [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3038 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [3] -> \eink.source [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3039 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [4] -> \eink.source [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3040 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [5] -> \eink.source [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3041 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [6] -> \eink.source [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:403:simplemap_dff$3042 to $_DFFE_PP_ for $techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [7] -> \eink.source [7].

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2297 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2273 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2876 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2272 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2875 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2271 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2874 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2270 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2873 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2269 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2872 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2268 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2871 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2886 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2885 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2884 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2883 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2882 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2881 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2880 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2879 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2275 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2878 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2274 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2877 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2363 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2362 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2361 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2360 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2359 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2358 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2357 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2356 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2355 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2354 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2353 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2352 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2351 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2350 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2349 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2348 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2347 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2346 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2345 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2344 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2343 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2342 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2341 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2340 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2339 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2338 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2337 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2336 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2335 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2334 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2333 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2332 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2331 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2330 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2329 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2328 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2327 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2326 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2325 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2324 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2323 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2322 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2321 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2320 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2319 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2318 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2317 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2316 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2315 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2314 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2313 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2312 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2296 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2295 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2294 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2293 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2292 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2291 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2290 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2289 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2288 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2287 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2286 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2285 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2284 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2283 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2282 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2281 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2280 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2279 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2278 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2277 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2276 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2267 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2266 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2265 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2264 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2263 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2262 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2261 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2260 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2259 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2258 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2257 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2256 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2255 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2254 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2253 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2252 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2251 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2250 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2249 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2248 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2247 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2246 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2245 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2244 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2243 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2242 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2241 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2240 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2239 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2238 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2237 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2236 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2235 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2234 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2233 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2232 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2231 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2230 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2972 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2968 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2969 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2970 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2971 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2973 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2974 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2975 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2976 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2977 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2978 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2979 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2980 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2981 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2982 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2983 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2984 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2985 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2986 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2987 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2988 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2989 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2990 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2991 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2992 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2993 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2994 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2995 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2996 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2997 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2998 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$2999 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3000 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3001 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3002 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3003 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3004 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3005 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3006 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3007 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3008 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3009 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3010 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3011 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3012 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3013 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3014 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3015 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3016 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3017 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3018 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3019 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3020 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3021 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3022 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3023 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3024 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3025 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3026 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3027 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3028 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3029 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3030 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3031 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3032 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3033 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3034 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3035 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3036 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3037 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3038 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3039 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3040 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3041 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:403:simplemap_dff$3042 using \$_DFFE_PP_.
No more expansions possible.

2.18. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2120' (1x?) in module `\top' with constant driver `$3\tx_byte[7:0] [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2051' (x1?) in module `\top' with constant driver `$2\tx_byte[7:0] [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1957' (?x?) in module `\top' with constant driver `$procmux$322_Y [6] = \rx_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1907' (x??) in module `\top' with constant driver `$procmux$324_Y [6] = \rx_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1891' (x??) in module `\top' with constant driver `$0\data_bus_in[15:0] [6] = \rx_data [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6657' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6655 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6636' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6634 [0] = \rx_recv'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1951' (?x?) in module `\top' with constant driver `$procmux$322_Y [0] = \rx_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1901' (x??) in module `\top' with constant driver `$procmux$324_Y [0] = \rx_data [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6558' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6556 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6537' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6535 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6603' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6601 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6570' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6568 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6702' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6700 [0] = \rx_recv'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2119' (0x?) in module `\top' with constant driver `$3\tx_byte[7:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2050' (x0?) in module `\top' with constant driver `$2\tx_byte[7:0] [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6471' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6469 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6222' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6220 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5563' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5561 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6232' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6229 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6247' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6245 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6082' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6079 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6097' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6095 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6107' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6104 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5530' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5528 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7222' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7219 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7221' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7219 [0] = \transmit'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1952' (?x?) in module `\top' with constant driver `$procmux$322_Y [1] = \rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1902' (x??) in module `\top' with constant driver `$procmux$324_Y [1] = \rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1886' (x??) in module `\top' with constant driver `$0\data_bus_in[15:0] [1] = \rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1953' (?x?) in module `\top' with constant driver `$procmux$322_Y [2] = \rx_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1903' (x??) in module `\top' with constant driver `$procmux$324_Y [2] = \rx_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1887' (x??) in module `\top' with constant driver `$0\data_bus_in[15:0] [2] = \rx_data [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5431' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5429 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7213' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7210 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7212' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7210 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6257' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6254 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5518' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5516 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5497' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5495 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5421' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5419 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6272' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6270 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6282' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6279 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6297' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6295 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6307' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6304 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6122' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6120 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6322' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6320 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6132' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6129 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6332' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6329 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7204' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7201 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7203' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7201 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6347' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6345 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6357' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6354 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2570' (?x?) in module `\top' with constant driver `$techmap\serial.$2\rx_data[7:0] [0] = \serial.rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2395' (?x?) in module `\top' with constant driver `$techmap\serial.$0\rx_data[7:0] [0] = \serial.rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1885' (x??) in module `\top' with constant driver `$0\data_bus_in[15:0] [0] = \rx_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2571' (?x?) in module `\top' with constant driver `$techmap\serial.$2\rx_data[7:0] [1] = \serial.rx_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2396' (?x?) in module `\top' with constant driver `$techmap\serial.$0\rx_data[7:0] [1] = \serial.rx_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2572' (?x?) in module `\top' with constant driver `$techmap\serial.$2\rx_data[7:0] [2] = \serial.rx_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2397' (?x?) in module `\top' with constant driver `$techmap\serial.$0\rx_data[7:0] [2] = \serial.rx_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2573' (?x?) in module `\top' with constant driver `$techmap\serial.$2\rx_data[7:0] [3] = \serial.rx_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2398' (?x?) in module `\top' with constant driver `$techmap\serial.$0\rx_data[7:0] [3] = \serial.rx_data [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7230' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7228 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7239' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7237 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7399' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7396 [1] = $auto$opt_reduce.cc:132:opt_mux$1485'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7380' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7377 [1] = $auto$opt_reduce.cc:132:opt_mux$1485'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6669' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6667 [0] = \rx_recv'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2118' (1x?) in module `\top' with constant driver `$3\tx_byte[7:0] [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2049' (x1?) in module `\top' with constant driver `$2\tx_byte[7:0] [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2117' (0x?) in module `\top' with constant driver `$3\tx_byte[7:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2048' (x0?) in module `\top' with constant driver `$2\tx_byte[7:0] [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6405' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6403 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6372' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6370 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6393' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6391 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6438' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6436 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6147' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6145 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6157' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6154 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7195' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7192 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7194' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7192 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6426' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6424 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6172' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6170 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6182' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6179 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6459' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6457 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6504' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6502 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6197' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6195 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6207' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6204 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7258' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7255 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7257' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7255 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7240' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7237 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2577' (?x?) in module `\top' with constant driver `$techmap\serial.$2\rx_data[7:0] [7] = $techmap\serial.$3\rx_data[7:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2576' (?x?) in module `\top' with constant driver `$techmap\serial.$2\rx_data[7:0] [6] = \serial.rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2575' (?x?) in module `\top' with constant driver `$techmap\serial.$2\rx_data[7:0] [5] = \serial.rx_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2574' (?x?) in module `\top' with constant driver `$techmap\serial.$2\rx_data[7:0] [4] = \serial.rx_data [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6492' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6490 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6591' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6589 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7285' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7282 [1] = $auto$opt_reduce.cc:132:opt_mux$1485'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7361' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7358 [1] = $auto$opt_reduce.cc:132:opt_mux$1485'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2532' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_sample_countdown[3:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2531' (1x?) in module `\top' with constant driver `$techmap\serial.$3\rx_sample_countdown[3:0] [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2530' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_sample_countdown[3:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2529' (1x?) in module `\top' with constant driver `$techmap\serial.$3\rx_sample_countdown[3:0] [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2515' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_samples[3:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2514' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_samples[3:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2513' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_samples[3:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2512' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_samples[3:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2510' (1x?) in module `\top' with constant driver `$techmap\serial.$3\rx_bits_remaining[3:0] [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2509' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_bits_remaining[3:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2508' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_bits_remaining[3:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2507' (0x?) in module `\top' with constant driver `$techmap\serial.$3\rx_bits_remaining[3:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2716' (x0?) in module `\top' with constant driver `$techmap\serial.$3\tx_state[1:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2496' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_bits_remaining[3:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2497' (1x?) in module `\top' with constant driver `$techmap\serial.$2\rx_bits_remaining[3:0] [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2715' (x1?) in module `\top' with constant driver `$techmap\serial.$3\tx_state[1:0] [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2495' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_bits_remaining[3:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2494' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_bits_remaining[3:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2714' (x1?) in module `\top' with constant driver `$techmap\serial.$2\tx_bits_remaining[3:0] [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2713' (x0?) in module `\top' with constant driver `$techmap\serial.$2\tx_bits_remaining[3:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2712' (x0?) in module `\top' with constant driver `$techmap\serial.$2\tx_bits_remaining[3:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2711' (x0?) in module `\top' with constant driver `$techmap\serial.$2\tx_bits_remaining[3:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2710' (x0?) in module `\top' with constant driver `$techmap\serial.$2\tx_out[0:0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2481' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_sample_countdown[3:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2480' (1x?) in module `\top' with constant driver `$techmap\serial.$2\rx_sample_countdown[3:0] [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2704' (x??) in module `\top' with constant driver `$techmap\serial.$2\tx_data[7:0] [7] = \tx_byte [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2478' (1x?) in module `\top' with constant driver `$techmap\serial.$2\rx_sample_countdown[3:0] [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2479' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_sample_countdown[3:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2703' (x??) in module `\top' with constant driver `$techmap\serial.$2\tx_data[7:0] [6] = \tx_byte [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2477' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_samples[3:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2702' (x??) in module `\top' with constant driver `$techmap\serial.$2\tx_data[7:0] [5] = \tx_byte [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2476' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_samples[3:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2701' (x??) in module `\top' with constant driver `$techmap\serial.$2\tx_data[7:0] [4] = \tx_byte [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2474' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_samples[3:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2475' (0x?) in module `\top' with constant driver `$techmap\serial.$2\rx_samples[3:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2700' (x??) in module `\top' with constant driver `$techmap\serial.$2\tx_data[7:0] [3] = \tx_byte [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2473' (0x?) in module `\top' with constant driver `$techmap\serial.$3\recv_state[2:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2699' (x??) in module `\top' with constant driver `$techmap\serial.$2\tx_data[7:0] [2] = \tx_byte [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2472' (0x?) in module `\top' with constant driver `$techmap\serial.$3\recv_state[2:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2698' (x??) in module `\top' with constant driver `$techmap\serial.$2\tx_data[7:0] [1] = \tx_byte [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2471' (1x?) in module `\top' with constant driver `$techmap\serial.$3\recv_state[2:0] [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2697' (x??) in module `\top' with constant driver `$techmap\serial.$2\tx_data[7:0] [0] = \tx_byte [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7342' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7339 [1] = $auto$opt_reduce.cc:132:opt_mux$1485'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6624' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6622 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6525' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6523 = \eink.ready'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1964' (0x?) in module `\top' with constant driver `$procmux$322_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1914' (x0?) in module `\top' with constant driver `$procmux$324_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1898' (x0?) in module `\top' with constant driver `$0\data_bus_in[15:0] [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6789' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6787 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6768' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6766 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6834' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6832 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6801' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6799 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6944' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6940 [2] = $techmap$procmux$308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2038_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1966' (0x?) in module `\top' with constant driver `$procmux$322_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1916' (x0?) in module `\top' with constant driver `$procmux$324_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1900' (x0?) in module `\top' with constant driver `$0\data_bus_in[15:0] [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6933' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6931 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6921' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6919 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6911' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6907 [2] = $techmap$procmux$308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2038_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6900' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6898 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6997' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6995 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6756' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6754 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6735' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6733 [0] = \rx_recv'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1942' (?x?) in module `\top' with constant driver `$0\rx_cnt[0:0] = $not$example.v:167$169_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6723' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6721 = \eink.ready'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1967' (?x?) in module `\top' with constant driver `$procmux$286_Y [0] = \serial.rx_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1943' (?x?) in module `\top' with constant driver `$0\rx_cmd[7:0] [0] = \serial.rx_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1968' (?x?) in module `\top' with constant driver `$procmux$286_Y [1] = \serial.rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1944' (?x?) in module `\top' with constant driver `$0\rx_cmd[7:0] [1] = \serial.rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1969' (?x?) in module `\top' with constant driver `$procmux$286_Y [2] = \serial.rx_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1945' (?x?) in module `\top' with constant driver `$0\rx_cmd[7:0] [2] = \serial.rx_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1970' (?x?) in module `\top' with constant driver `$procmux$286_Y [3] = \serial.rx_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1946' (?x?) in module `\top' with constant driver `$0\rx_cmd[7:0] [3] = \serial.rx_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1971' (?x?) in module `\top' with constant driver `$procmux$286_Y [4] = \serial.rx_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1947' (?x?) in module `\top' with constant driver `$0\rx_cmd[7:0] [4] = \serial.rx_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1972' (?x?) in module `\top' with constant driver `$procmux$286_Y [5] = \serial.rx_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1948' (?x?) in module `\top' with constant driver `$0\rx_cmd[7:0] [5] = \serial.rx_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1973' (?x?) in module `\top' with constant driver `$procmux$286_Y [6] = \serial.rx_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1949' (?x?) in module `\top' with constant driver `$0\rx_cmd[7:0] [6] = \serial.rx_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1974' (?x?) in module `\top' with constant driver `$procmux$286_Y [7] = \serial.rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1950' (?x?) in module `\top' with constant driver `$0\rx_cmd[7:0] [7] = \serial.rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1954' (?x?) in module `\top' with constant driver `$procmux$322_Y [3] = \rx_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1955' (?x?) in module `\top' with constant driver `$procmux$322_Y [4] = \rx_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1956' (?x?) in module `\top' with constant driver `$procmux$322_Y [5] = \rx_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1958' (?x?) in module `\top' with constant driver `$procmux$322_Y [7] = \rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1959' (0x?) in module `\top' with constant driver `$procmux$322_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1960' (0x?) in module `\top' with constant driver `$procmux$322_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1961' (0x?) in module `\top' with constant driver `$procmux$322_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1962' (0x?) in module `\top' with constant driver `$procmux$322_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1963' (0x?) in module `\top' with constant driver `$procmux$322_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1965' (0x?) in module `\top' with constant driver `$procmux$322_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1910' (x0?) in module `\top' with constant driver `$procmux$324_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1894' (x0?) in module `\top' with constant driver `$0\data_bus_in[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1905' (x??) in module `\top' with constant driver `$procmux$324_Y [4] = \rx_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2402' (?x?) in module `\top' with constant driver `$techmap\serial.$0\rx_data[7:0] [7] = $techmap\serial.$3\rx_data[7:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2401' (?x?) in module `\top' with constant driver `$techmap\serial.$0\rx_data[7:0] [6] = \serial.rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2400' (?x?) in module `\top' with constant driver `$techmap\serial.$0\rx_data[7:0] [5] = \serial.rx_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2399' (?x?) in module `\top' with constant driver `$techmap\serial.$0\rx_data[7:0] [4] = \serial.rx_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1912' (x0?) in module `\top' with constant driver `$procmux$324_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1896' (x0?) in module `\top' with constant driver `$0\data_bus_in[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1913' (x0?) in module `\top' with constant driver `$procmux$324_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1897' (x0?) in module `\top' with constant driver `$0\data_bus_in[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1908' (x??) in module `\top' with constant driver `$procmux$324_Y [7] = \rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1892' (x??) in module `\top' with constant driver `$0\data_bus_in[15:0] [7] = \rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1909' (x0?) in module `\top' with constant driver `$procmux$324_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1893' (x0?) in module `\top' with constant driver `$0\data_bus_in[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1904' (x??) in module `\top' with constant driver `$procmux$324_Y [3] = \rx_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1911' (x0?) in module `\top' with constant driver `$procmux$324_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1895' (x0?) in module `\top' with constant driver `$0\data_bus_in[15:0] [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6867' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6865 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6855' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6853 = \eink.ready'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2221' (x??) in module `\top' with constant driver `$procmux$383_Y [7] = \serial.rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2229' (?x?) in module `\top' with constant driver `$0\rx_data[7:0] [7] = \serial.rx_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2220' (x??) in module `\top' with constant driver `$procmux$383_Y [6] = \serial.rx_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2228' (?x?) in module `\top' with constant driver `$0\rx_data[7:0] [6] = \serial.rx_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2219' (x??) in module `\top' with constant driver `$procmux$383_Y [5] = \serial.rx_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2227' (?x?) in module `\top' with constant driver `$0\rx_data[7:0] [5] = \serial.rx_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2218' (x??) in module `\top' with constant driver `$procmux$383_Y [4] = \serial.rx_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2226' (?x?) in module `\top' with constant driver `$0\rx_data[7:0] [4] = \serial.rx_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2217' (x??) in module `\top' with constant driver `$procmux$383_Y [3] = \serial.rx_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2225' (?x?) in module `\top' with constant driver `$0\rx_data[7:0] [3] = \serial.rx_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2216' (x??) in module `\top' with constant driver `$procmux$383_Y [2] = \serial.rx_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2224' (?x?) in module `\top' with constant driver `$0\rx_data[7:0] [2] = \serial.rx_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2215' (x??) in module `\top' with constant driver `$procmux$383_Y [1] = \serial.rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2223' (?x?) in module `\top' with constant driver `$0\rx_data[7:0] [1] = \serial.rx_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2214' (x??) in module `\top' with constant driver `$procmux$383_Y [0] = \serial.rx_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2222' (?x?) in module `\top' with constant driver `$0\rx_data[7:0] [0] = \serial.rx_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2211' (1x?) in module `\top' with constant driver `$procmux$375_Y = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2212' (x1?) in module `\top' with constant driver `$procmux$377_Y = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2213' (01?) in module `\top' with constant driver `$0\read_n[0:0] = \eink.ready'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2208' (0x?) in module `\top' with constant driver `$procmux$362_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2209' (x0?) in module `\top' with constant driver `$procmux$364_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6822' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6820 = \eink.ready'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2205' (0x?) in module `\top' with constant driver `$procmux$349_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2206' (x0?) in module `\top' with constant driver `$procmux$351_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2207' (00?) in module `\top' with constant driver `$0\ce_n[0:0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4322' (x??) in module `\top' with constant driver `$procmux$335_Y [17] = $procmux$335.B_AND_S [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2186' (x??) in module `\top' with constant driver `$procmux$338_Y [17] = $procmux$335.B_AND_S [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4321' (x??) in module `\top' with constant driver `$procmux$335_Y [16] = $procmux$335.B_AND_S [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2185' (x??) in module `\top' with constant driver `$procmux$338_Y [16] = $procmux$335.B_AND_S [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4320' (x??) in module `\top' with constant driver `$procmux$335_Y [15] = $procmux$335.B_AND_S [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2184' (x??) in module `\top' with constant driver `$procmux$338_Y [15] = $procmux$335.B_AND_S [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4319' (x??) in module `\top' with constant driver `$procmux$335_Y [14] = $procmux$335.B_AND_S [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2183' (x??) in module `\top' with constant driver `$procmux$338_Y [14] = $procmux$335.B_AND_S [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4318' (x??) in module `\top' with constant driver `$procmux$335_Y [13] = $procmux$335.B_AND_S [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2182' (x??) in module `\top' with constant driver `$procmux$338_Y [13] = $procmux$335.B_AND_S [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4317' (x??) in module `\top' with constant driver `$procmux$335_Y [12] = $procmux$335.B_AND_S [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2181' (x??) in module `\top' with constant driver `$procmux$338_Y [12] = $procmux$335.B_AND_S [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4316' (x??) in module `\top' with constant driver `$procmux$335_Y [11] = $procmux$335.B_AND_S [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2180' (x??) in module `\top' with constant driver `$procmux$338_Y [11] = $procmux$335.B_AND_S [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4315' (x??) in module `\top' with constant driver `$procmux$335_Y [10] = $procmux$335.B_AND_S [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2179' (x??) in module `\top' with constant driver `$procmux$338_Y [10] = $procmux$335.B_AND_S [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4314' (x??) in module `\top' with constant driver `$procmux$335_Y [9] = $procmux$335.B_AND_S [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2178' (x??) in module `\top' with constant driver `$procmux$338_Y [9] = $procmux$335.B_AND_S [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4313' (x??) in module `\top' with constant driver `$procmux$335_Y [8] = $procmux$335.B_AND_S [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2177' (x??) in module `\top' with constant driver `$procmux$338_Y [8] = $procmux$335.B_AND_S [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4312' (x??) in module `\top' with constant driver `$procmux$335_Y [7] = $procmux$335.B_AND_S [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2176' (x??) in module `\top' with constant driver `$procmux$338_Y [7] = $procmux$335.B_AND_S [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4311' (x??) in module `\top' with constant driver `$procmux$335_Y [6] = $procmux$335.B_AND_S [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2175' (x??) in module `\top' with constant driver `$procmux$338_Y [6] = $procmux$335.B_AND_S [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4310' (x??) in module `\top' with constant driver `$procmux$335_Y [5] = $procmux$335.B_AND_S [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2174' (x??) in module `\top' with constant driver `$procmux$338_Y [5] = $procmux$335.B_AND_S [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1906' (x??) in module `\top' with constant driver `$procmux$324_Y [5] = \rx_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4309' (x??) in module `\top' with constant driver `$procmux$335_Y [4] = $procmux$335.B_AND_S [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2173' (x??) in module `\top' with constant driver `$procmux$338_Y [4] = $procmux$335.B_AND_S [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4308' (x??) in module `\top' with constant driver `$procmux$335_Y [3] = $procmux$335.B_AND_S [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2172' (x??) in module `\top' with constant driver `$procmux$338_Y [3] = $procmux$335.B_AND_S [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4307' (x??) in module `\top' with constant driver `$procmux$335_Y [2] = $procmux$335.B_AND_S [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2171' (x??) in module `\top' with constant driver `$procmux$338_Y [2] = $procmux$335.B_AND_S [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4306' (x??) in module `\top' with constant driver `$procmux$335_Y [1] = $procmux$335.B_AND_S [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2170' (x??) in module `\top' with constant driver `$procmux$338_Y [1] = $procmux$335.B_AND_S [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4305' (x??) in module `\top' with constant driver `$procmux$335_Y [0] = $procmux$335.B_AND_S [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2169' (x??) in module `\top' with constant driver `$procmux$338_Y [0] = $procmux$335.B_AND_S [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7186' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7183 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7185' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7183 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6690' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6688 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8331' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8329 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8325' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8323 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2116' (1x?) in module `\top' with constant driver `$3\tx_byte[7:0] [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1915' (x0?) in module `\top' with constant driver `$procmux$324_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2115' (0x?) in module `\top' with constant driver `$3\tx_byte[7:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2114' (1x?) in module `\top' with constant driver `$3\tx_byte[7:0] [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2113' (0x?) in module `\top' with constant driver `$3\tx_byte[7:0] [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7249' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7246 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7248' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7246 [0] = \transmit'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2112' (1x?) in module `\top' with constant driver `$3\start[0:0] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6888' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6886 = \eink.ready'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2077' (x1?) in module `\top' with constant driver `$2\start[0:0] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7231' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7228 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7323' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7320 [1] = $auto$opt_reduce.cc:132:opt_mux$1485'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8319' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8317 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7304' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7301 [1] = $auto$opt_reduce.cc:132:opt_mux$1485'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1884' (1x?) in module `\top' with constant driver `$3\transmit[0:0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2013' (01?) in module `\top' with constant driver `$2\transmit[0:0] = \rx_recv'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1999' (x??) in module `\top' with constant driver `$0\transmit[0:0] = \rx_recv'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4347' (x??) in module `\top' with constant driver `$procmux$308_Y [0] = $procmux$308.B_AND_S [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2011' (x??) in module `\top' with constant driver `$procmux$311_Y [0] = $procmux$308.B_AND_S [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2000' (x??) in module `\top' with constant driver `$0\mode[1:0] [0] = $procmux$308.B_AND_S [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4348' (x0?) in module `\top' with constant driver `$procmux$308_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2012' (x0?) in module `\top' with constant driver `$procmux$311_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2001' (x0?) in module `\top' with constant driver `$0\mode[1:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2044' (x0?) in module `\top' with constant driver `$2\tx_byte[7:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2002' (x0?) in module `\top' with constant driver `$0\tx_byte[7:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2045' (x1?) in module `\top' with constant driver `$2\tx_byte[7:0] [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2003' (x1?) in module `\top' with constant driver `$0\tx_byte[7:0] [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2046' (x0?) in module `\top' with constant driver `$2\tx_byte[7:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2004' (x0?) in module `\top' with constant driver `$0\tx_byte[7:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2047' (x1?) in module `\top' with constant driver `$2\tx_byte[7:0] [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2005' (x1?) in module `\top' with constant driver `$0\tx_byte[7:0] [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2006' (x0?) in module `\top' with constant driver `$0\tx_byte[7:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2007' (x1?) in module `\top' with constant driver `$0\tx_byte[7:0] [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2008' (x0?) in module `\top' with constant driver `$0\tx_byte[7:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2009' (x1?) in module `\top' with constant driver `$0\tx_byte[7:0] [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2010' (01?) in module `\top' with constant driver `$0\start[0:0] = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8313' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8311 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8307' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8305 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1889' (x??) in module `\top' with constant driver `$0\data_bus_in[15:0] [4] = \rx_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1890' (x??) in module `\top' with constant driver `$0\data_bus_in[15:0] [5] = \rx_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1899' (x0?) in module `\top' with constant driver `$0\data_bus_in[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1888' (x??) in module `\top' with constant driver `$0\data_bus_in[15:0] [3] = \rx_data [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7177' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7174 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7176' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7174 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6072' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6070 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7168' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7165 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7167' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7165 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6057' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6054 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6047' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6045 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7159' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7156 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7158' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7156 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7150' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7147 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7149' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7147 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6032' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6029 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6022' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6020 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6007' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6004 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5997' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5995 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5982' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5979 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7130' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7128 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5972' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5970 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5957' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5954 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5947' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5945 [0] = \rx_recv'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3425' (x??) in module `\top' with constant driver `$techmap\eink.$2\frame_counter[3:0] [0] = $techmap\eink.$3\frame_counter[3:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3053' (?x?) in module `\top' with constant driver `$techmap\eink.$0\frame_counter[3:0] [0] = $techmap\eink.$3\frame_counter[3:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5138' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5137 = $auto$simplemap.cc:309:simplemap_lut$5134 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3426' (x??) in module `\top' with constant driver `$techmap\eink.$2\frame_counter[3:0] [1] = $techmap\eink.$3\frame_counter[3:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3054' (?x?) in module `\top' with constant driver `$techmap\eink.$0\frame_counter[3:0] [1] = $techmap\eink.$3\frame_counter[3:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3427' (x??) in module `\top' with constant driver `$techmap\eink.$2\frame_counter[3:0] [2] = $techmap\eink.$3\frame_counter[3:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3055' (?x?) in module `\top' with constant driver `$techmap\eink.$0\frame_counter[3:0] [2] = $techmap\eink.$3\frame_counter[3:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3428' (x??) in module `\top' with constant driver `$techmap\eink.$2\frame_counter[3:0] [3] = $techmap\eink.$3\frame_counter[3:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3056' (?x?) in module `\top' with constant driver `$techmap\eink.$0\frame_counter[3:0] [3] = $techmap\eink.$3\frame_counter[3:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3429' (x??) in module `\top' with constant driver `$techmap\eink.$2\mode_frame_counter[3:0] [0] = $techmap\eink.$3\mode_frame_counter[3:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3057' (?x?) in module `\top' with constant driver `$techmap\eink.$0\mode_frame_counter[3:0] [0] = $techmap\eink.$3\mode_frame_counter[3:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$5119' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$5118 = $auto$alumacc.cc:470:replace_alu$1533.BB [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3430' (x??) in module `\top' with constant driver `$techmap\eink.$2\mode_frame_counter[3:0] [1] = $techmap\eink.$3\mode_frame_counter[3:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3058' (?x?) in module `\top' with constant driver `$techmap\eink.$0\mode_frame_counter[3:0] [1] = $techmap\eink.$3\mode_frame_counter[3:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3431' (x??) in module `\top' with constant driver `$techmap\eink.$2\mode_frame_counter[3:0] [2] = $techmap\eink.$3\mode_frame_counter[3:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3059' (?x?) in module `\top' with constant driver `$techmap\eink.$0\mode_frame_counter[3:0] [2] = $techmap\eink.$3\mode_frame_counter[3:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3432' (x??) in module `\top' with constant driver `$techmap\eink.$2\mode_frame_counter[3:0] [3] = $techmap\eink.$3\mode_frame_counter[3:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3060' (?x?) in module `\top' with constant driver `$techmap\eink.$0\mode_frame_counter[3:0] [3] = $techmap\eink.$3\mode_frame_counter[3:0] [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5932' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5929 [1] = $techmap$procmux$335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1920_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5922' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5920 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5897' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5895 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5872' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5870 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5714' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5712 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5715' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5712 [1] = \rx_cnt'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5733' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5731 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5734' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5731 [1] = \rx_cnt'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5810' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5807 [1] = \rx_cnt'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5809' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5807 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5791' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5788 [1] = \rx_cnt'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5790' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5788 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5464' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5462 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5829' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5826 [1] = \rx_cnt'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5828' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5826 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5847' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5845 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5772' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5769 [1] = \rx_cnt'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5771' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5769 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5752' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5750 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5753' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5750 [1] = \rx_cnt'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5695' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5693 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5696' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5693 [1] = \rx_cnt'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7267' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7264 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7418' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7415 [1] = $auto$opt_reduce.cc:132:opt_mux$1485'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8277' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8275 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7266' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7264 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5683' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5681 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5662' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5660 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8271' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8269 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7275' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7273 [0] = \transmit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8265' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8263 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7276' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7273 [1] = $techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7436' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7434 [0] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8253' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8251 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7438' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7434 [2] = $techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5485' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5483 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8247' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8245 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7449' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7446 [1] = $techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8259' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8257 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8241' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8239 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8235' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8233 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8229' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8227 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8223' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8221 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8217' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8215 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7111' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7109 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8211' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8209 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8205' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8203 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8199' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8197 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8193' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8191 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8187' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8185 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8181' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8179 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8175' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8173 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8169' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8167 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7092' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7090 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8163' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8161 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8157' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8155 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8151' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8149 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8145' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8143 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8139' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8137 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8133' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8131 = $techmap$techmap\eink.$procmux$815.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3088_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8127' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8125 = $techmap$techmap\eink.$procmux$807.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8121' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8119 = $techmap$techmap\eink.$procmux$843.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8115' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8113 = $techmap$techmap\eink.$procmux$838.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8109' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8107 = $techmap$techmap\eink.$procmux$847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3067_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8103' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8101 = $techmap$techmap\eink.$procmux$875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8097' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8095 = $techmap$techmap\eink.$procmux$869.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3061_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8091' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8089 = $techmap$techmap\eink.$procmux$912.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2643_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8085' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8083 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8079' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8077 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8073' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8071 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8067' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8065 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7073' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7071 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7054' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7052 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8061' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8059 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8055' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8053 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8049' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8047 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8043' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8041 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8037' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8035 = $techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3185_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8031' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8029 = $techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3185_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8025' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8023 = $techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3185_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8019' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8017 = $techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3185_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8013' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8011 = $techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3043_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8007' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8005 = $techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3043_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8001' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7999 = $techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3043_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7995' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7993 = $techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3043_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7983' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7981 = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7989' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7987 = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7035' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7033 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7977' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7975 = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7971' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7969 = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7965' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7963 = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7959' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7957 = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7953' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7951 = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7947' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7945 = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7016' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7014 [0] = $auto$simplemap.cc:256:simplemap_eqne$2863'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7929' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7926 [1] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7928' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7926 [0] = $auto$alumacc.cc:484:replace_alu$1556 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7910' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7907 [1] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7909' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7907 [0] = $auto$alumacc.cc:484:replace_alu$1556 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7885' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7881 [2] = \eink.frame_counter [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7886' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7881 [3] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7884' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7881 [1] = $auto$alumacc.cc:484:replace_alu$1530 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7875' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7872 [1] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7874' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7872 [0] = $auto$alumacc.cc:484:replace_alu$1556 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5650' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5648 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5629' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5627 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7856' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7853 [1] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7855' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7853 [0] = $auto$alumacc.cc:484:replace_alu$1556 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5596' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5594 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5617' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5615 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7836' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7834 [0] = $auto$alumacc.cc:484:replace_alu$1556 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7837' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7834 [1] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7817' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7815 [0] = $auto$alumacc.cc:484:replace_alu$1556 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7818' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7815 [1] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7792' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7789 [1] = $auto$rtlil.cc:1609:Or$1542'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7794' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7789 [3] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7793' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7789 [2] = \eink.mode_frame_counter [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7782' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7780 [0] = $auto$alumacc.cc:484:replace_alu$1556 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7783' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7780 [1] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6966' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6964 [0] = \rx_recv'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5551' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5549 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8337' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8335 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8295' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8293 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8301' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8299 = $techmap$techmap\eink.$procmux$834.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7763' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7761 [0] = $auto$alumacc.cc:484:replace_alu$1556 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7764' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7761 [1] = $auto$simplemap.cc:256:simplemap_eqne$3444'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7750' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7748 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7739' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7736 [1] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7738' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7736 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7725' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7723 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7713' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7711 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7714' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7711 [1] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6954' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6952 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7688' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7686 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7689' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7686 [1] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7700' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7698 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7675' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7673 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8283' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8281 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8289' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8287 = $auto$simplemap.cc:127:simplemap_reduce$2754'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7664' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7661 [1] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7663' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7661 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4467' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$912.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y = $techmap$techmap\eink.$procmux$912.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4506' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044_Y [0] = $techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3049_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4507' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044_Y [1] = $techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3050_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4508' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044_Y [2] = $techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3051_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4509' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$900.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3044_Y [3] = $techmap$techmap\eink.$procmux$900.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3052_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4547' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [0] = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2679_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4548' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [1] = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2680_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4549' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [2] = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2681_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4550' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [3] = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2682_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4551' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [4] = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2683_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4552' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [5] = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2684_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4553' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [6] = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2685_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4554' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$893.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [7] = $techmap$techmap\eink.$procmux$893.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2686_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7650' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7648 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4561' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y = $techmap$techmap\eink.$procmux$875.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4571' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$869.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3062_Y = $techmap$techmap\eink.$procmux$869.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3066_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7639' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7636 [1] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7625' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7623 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7638' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7636 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7461' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7459 [0] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4608' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [0] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4609' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [1] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4610' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [2] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4611' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [3] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4612' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [4] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4613' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [5] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4614' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [6] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4615' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$865.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [7] = $techmap$techmap\eink.$procmux$865.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7613' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7611 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7614' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7611 [1] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4627' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3068_Y = $techmap$techmap\eink.$procmux$847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3073_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5584' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5582 = \eink.ready'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4637' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$843.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y = $techmap$techmap\eink.$procmux$843.$and$/usr/local/bin/../share/yosys/techmap.v:434$2645_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4644' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$838.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y = $techmap$techmap\eink.$procmux$838.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2647_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7600' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7598 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7588' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7586 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7589' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7586 [1] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4679' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [0] = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4680' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [1] = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4681' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [2] = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4682' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [3] = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4683' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [4] = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4684' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [5] = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4685' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [6] = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4686' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$834.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2676_Y [7] = $techmap$techmap\eink.$procmux$834.$and$/usr/local/bin/../share/yosys/techmap.v:434$2677_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7575' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7573 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5452' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5450 = \eink.ready'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7563' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7561 [0] = $techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7564' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7561 [1] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4729' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [0] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4730' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [1] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4731' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [2] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4732' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [3] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4733' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [4] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4734' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [5] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4735' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [6] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4736' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [7] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4737' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [8] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4738' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3075_Y [9] = $techmap$techmap\eink.$procmux$824.$and$/usr/local/bin/../share/yosys/techmap.v:434$3076_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7524' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7521 [1] = $techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7511' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7509 [0] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7513' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7509 [2] = $techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7537' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7534 [1] = $techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2445_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7546' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7543 [1] = $techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2445_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7555' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7552 [1] = $techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2445_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4860' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [0] = $auto$simplemap.cc:127:simplemap_reduce$4805'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4861' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [1] = $auto$simplemap.cc:127:simplemap_reduce$4801'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4862' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [2] = $auto$simplemap.cc:127:simplemap_reduce$4797'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4863' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [3] = $auto$simplemap.cc:127:simplemap_reduce$4793'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4864' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [4] = $auto$simplemap.cc:127:simplemap_reduce$4789'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4865' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [5] = $auto$simplemap.cc:127:simplemap_reduce$4785'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4866' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [6] = $auto$simplemap.cc:127:simplemap_reduce$4781'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4867' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [7] = $auto$simplemap.cc:127:simplemap_reduce$4777'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4868' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [8] = $auto$simplemap.cc:127:simplemap_reduce$4773'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4869' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [9] = $auto$simplemap.cc:127:simplemap_reduce$4769'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4870' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [10] = $auto$simplemap.cc:127:simplemap_reduce$4765'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4871' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [11] = $auto$simplemap.cc:127:simplemap_reduce$4761'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4872' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [12] = $auto$simplemap.cc:127:simplemap_reduce$4757'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4873' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [13] = $auto$simplemap.cc:127:simplemap_reduce$4753'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4874' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [14] = $auto$simplemap.cc:127:simplemap_reduce$4749'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4875' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [15] = $auto$simplemap.cc:127:simplemap_reduce$4745'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4876' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$815.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3089_Y [16] = $auto$simplemap.cc:127:simplemap_reduce$4741'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4885' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$807.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2644_Y = $techmap$techmap\eink.$procmux$807.$and$/usr/local/bin/../share/yosys/techmap.v:434$2646_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7499' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7496 [1] = $techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7488' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7484 [2] = $techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7486' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7484 [0] = $auto$simplemap.cc:168:logic_reduce$2836'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7474' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7471 [1] = $techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7463' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7459 [2] = $techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4988' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186_Y [0] = $techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3198_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4989' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186_Y [1] = $techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3199_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4990' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186_Y [2] = $techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3200_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4991' (x??) in module `\top' with constant driver `$techmap$techmap\eink.$procmux$784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3186_Y [3] = $techmap$techmap\eink.$procmux$784.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3201_Y'.

2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.20. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3042 (SB_DFFE): \eink.source [7] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2239 (SB_DFFE): \rx_data [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2240 (SB_DFFE): \rx_data [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2241 (SB_DFFE): \rx_data [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2242 (SB_DFFE): \rx_data [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2243 (SB_DFFE): \rx_data [4] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2244 (SB_DFFE): \rx_data [5] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2245 (SB_DFFE): \rx_data [6] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2246 (SB_DFFE): \rx_data [7] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2247 (SB_DFFE): \read_n = 1
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2248 (SB_DFFE): \write_n = 1
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2249 (SB_DFFE): \ce_n = 1
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2250 (SB_DFFE): \address_bus [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2251 (SB_DFFE): \address_bus [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2252 (SB_DFFE): \address_bus [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2253 (SB_DFFE): \address_bus [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2254 (SB_DFFE): \address_bus [4] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2255 (SB_DFFE): \address_bus [5] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2256 (SB_DFFE): \address_bus [6] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2257 (SB_DFFE): \address_bus [7] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2258 (SB_DFFE): \address_bus [8] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2259 (SB_DFFE): \address_bus [9] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2260 (SB_DFFE): \address_bus [10] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2261 (SB_DFFE): \address_bus [11] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2262 (SB_DFFE): \address_bus [12] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2263 (SB_DFFE): \address_bus [13] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2264 (SB_DFFE): \address_bus [14] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2265 (SB_DFFE): \address_bus [15] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2266 (SB_DFFE): \address_bus [16] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2267 (SB_DFFE): \address_bus [17] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2297 (SB_DFF): \pclk = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2284 (SB_DFFE): \mode [0] = 1
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2285 (SB_DFFE): \mode [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2286 (SB_DFFE): \start = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2287 (SB_DFF): \rx_recv = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2288 (SB_DFFE): \rx_cnt = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2289 (SB_DFFE): \rx_cmd [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2290 (SB_DFFE): \rx_cmd [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2291 (SB_DFFE): \rx_cmd [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2292 (SB_DFFE): \rx_cmd [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2293 (SB_DFFE): \rx_cmd [4] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2294 (SB_DFFE): \rx_cmd [5] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2295 (SB_DFFE): \rx_cmd [6] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2296 (SB_DFFE): \rx_cmd [7] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2324 (SB_DFFE): \serial.tx_state [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2325 (SB_DFFE): \serial.tx_state [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2326 (SB_DFFE): \serial.tx_out = 1
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2339 (SB_DFFE): \serial.recv_state [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2340 (SB_DFFE): \serial.recv_state [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2341 (SB_DFFE): \serial.recv_state [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2972 (SB_DFF): \eink.cl = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2968 (SB_DFFE): \eink.mode_frame_counter [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2969 (SB_DFFE): \eink.mode_frame_counter [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2970 (SB_DFFE): \eink.mode_frame_counter [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2230 (SB_DFFE): \transmit = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2971 (SB_DFFE): \eink.mode_frame_counter [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2973 (SB_DFFE): \eink.frame_counter [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2974 (SB_DFFE): \eink.frame_counter [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2975 (SB_DFFE): \eink.frame_counter [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2976 (SB_DFFE): \eink.frame_counter [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2977 (SB_DFFE): \eink.vcl_counter [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2978 (SB_DFFE): \eink.vcl_counter [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2979 (SB_DFFE): \eink.vcl_counter [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2980 (SB_DFFE): \eink.vcl_counter [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2981 (SB_DFFE): \eink.vcl_counter [4] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2982 (SB_DFFE): \eink.vcl_counter [5] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2983 (SB_DFFE): \eink.vcl_counter [6] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2984 (SB_DFFE): \eink.vcl_counter [7] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2985 (SB_DFFE): \eink.next_state [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2986 (SB_DFFE): \eink.next_state [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2987 (SB_DFFE): \eink.next_state [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2988 (SB_DFFE): \eink.next_state [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2989 (SB_DFFE): \eink.state [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2990 (SB_DFFE): \eink.state [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2991 (SB_DFFE): \eink.state [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2992 (SB_DFFE): \eink.state [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2993 (SB_DFFE): \eink.data [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2994 (SB_DFFE): \eink.data [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2995 (SB_DFFE): \eink.data [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2996 (SB_DFFE): \eink.data [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2997 (SB_DFFE): \eink.data [4] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2998 (SB_DFFE): \eink.data [5] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$2999 (SB_DFFE): \eink.data [6] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3000 (SB_DFFE): \eink.data [7] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3001 (SB_DFFE): \eink.sph = 1
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3002 (SB_DFFE): \eink.oe = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3003 (SB_DFFE): \eink.le = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3004 (SB_DFFE): \eink.ckv = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3005 (SB_DFFE): \eink.spv = 1
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3006 (SB_DFFE): \eink.gmode = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3007 (SB_DFFE): \eink.ready = 1
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3008 (SB_DFFE): \eink.address [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3009 (SB_DFFE): \eink.address [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3010 (SB_DFFE): \eink.address [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3011 (SB_DFFE): \eink.address [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3012 (SB_DFFE): \eink.address [4] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3013 (SB_DFFE): \eink.address [5] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3014 (SB_DFFE): \eink.address [6] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3015 (SB_DFFE): \eink.address [7] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3016 (SB_DFFE): \eink.address [8] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3017 (SB_DFFE): \eink.address [9] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3018 (SB_DFFE): \eink.address [10] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3019 (SB_DFFE): \eink.address [11] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3020 (SB_DFFE): \eink.address [12] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3021 (SB_DFFE): \eink.address [13] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3022 (SB_DFFE): \eink.address [14] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3023 (SB_DFFE): \eink.address [15] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3024 (SB_DFFE): \eink.address [16] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3025 (SB_DFFE): \eink.gate [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3026 (SB_DFFE): \eink.gate [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3027 (SB_DFFE): \eink.gate [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3028 (SB_DFFE): \eink.gate [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3029 (SB_DFFE): \eink.gate [4] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3030 (SB_DFFE): \eink.gate [5] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3031 (SB_DFFE): \eink.gate [6] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3032 (SB_DFFE): \eink.gate [7] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3033 (SB_DFFE): \eink.gate [8] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3034 (SB_DFFE): \eink.gate [9] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3035 (SB_DFFE): \eink.source [0] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3036 (SB_DFFE): \eink.source [1] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3037 (SB_DFFE): \eink.source [2] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3038 (SB_DFFE): \eink.source [3] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3039 (SB_DFFE): \eink.source [4] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3040 (SB_DFFE): \eink.source [5] = 0
FF init value for cell $auto$simplemap.cc:403:simplemap_dff$3041 (SB_DFFE): \eink.source [6] = 0

2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$2204 (A=1'0, B=$procmux$335.B_AND_S [17], S=\eink.ready) into $auto$simplemap.cc:403:simplemap_dff$2267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2895 (A=\data_bus_in [8], B=1'0, S=\WE_N) into $auto$simplemap.cc:403:simplemap_dff$2879 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4127 (A=1'0, B=$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2391_Y, S=$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y) into $auto$simplemap.cc:403:simplemap_dff$2312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4128 (A=1'0, B=$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2392_Y, S=$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y) into $auto$simplemap.cc:403:simplemap_dff$2313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4129 (A=1'0, B=$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2393_Y, S=$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y) into $auto$simplemap.cc:403:simplemap_dff$2314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4130 (A=1'1, B=$techmap$techmap\serial.$procmux$1045.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2394_Y, S=$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y) into $auto$simplemap.cc:403:simplemap_dff$2315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4151 (A=1'1, B=$techmap$techmap\serial.$procmux$1050.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2653_Y, S=$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y) into $auto$simplemap.cc:403:simplemap_dff$2324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4152 (A=1'0, B=$techmap$techmap\serial.$procmux$1050.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2654_Y, S=$techmap$techmap\serial.$procmux$1040.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2675_Y) into $auto$simplemap.cc:403:simplemap_dff$2325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4327 (A=1'0, B=$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2391_Y, S=$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y) into $auto$simplemap.cc:403:simplemap_dff$2335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4328 (A=1'0, B=$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2392_Y, S=$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y) into $auto$simplemap.cc:403:simplemap_dff$2336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4329 (A=1'0, B=$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2393_Y, S=$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y) into $auto$simplemap.cc:403:simplemap_dff$2337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4330 (A=1'1, B=$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2394_Y, S=$techmap$techmap\serial.$procmux$1392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2387_Y) into $auto$simplemap.cc:403:simplemap_dff$2338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3939 (A=1'1, B=$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2454_Y, S=$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2445_Y) into $auto$simplemap.cc:403:simplemap_dff$2339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3940 (A=1'0, B=$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2455_Y, S=$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2445_Y) into $auto$simplemap.cc:403:simplemap_dff$2340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3941 (A=1'0, B=$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2456_Y, S=$techmap$techmap\serial.$procmux$1365.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2445_Y) into $auto$simplemap.cc:403:simplemap_dff$2341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3539 (A=1'1, B=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2383_Y, S=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y) into $auto$simplemap.cc:403:simplemap_dff$2356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3540 (A=1'0, B=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2384_Y, S=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y) into $auto$simplemap.cc:403:simplemap_dff$2357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3541 (A=1'1, B=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2385_Y, S=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y) into $auto$simplemap.cc:403:simplemap_dff$2358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3542 (A=1'0, B=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2386_Y, S=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y) into $auto$simplemap.cc:403:simplemap_dff$2359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3658 (A=1'0, B=$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2383_Y, S=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y) into $auto$simplemap.cc:403:simplemap_dff$2360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3659 (A=1'0, B=$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2384_Y, S=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y) into $auto$simplemap.cc:403:simplemap_dff$2361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3660 (A=1'0, B=$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2385_Y, S=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y) into $auto$simplemap.cc:403:simplemap_dff$2362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3661 (A=1'0, B=$techmap$techmap\serial.$procmux$1410.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2386_Y, S=$techmap$techmap\serial.$procmux$1401.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2378_Y) into $auto$simplemap.cc:403:simplemap_dff$2363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2896 (A=\data_bus_in [9], B=1'0, S=\WE_N) into $auto$simplemap.cc:403:simplemap_dff$2880 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2897 (A=\data_bus_in [10], B=1'0, S=\WE_N) into $auto$simplemap.cc:403:simplemap_dff$2881 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2898 (A=\data_bus_in [11], B=1'0, S=\WE_N) into $auto$simplemap.cc:403:simplemap_dff$2882 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2899 (A=\data_bus_in [12], B=1'0, S=\WE_N) into $auto$simplemap.cc:403:simplemap_dff$2883 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2900 (A=\data_bus_in [13], B=1'0, S=\WE_N) into $auto$simplemap.cc:403:simplemap_dff$2884 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2901 (A=\data_bus_in [14], B=1'0, S=\WE_N) into $auto$simplemap.cc:403:simplemap_dff$2885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2902 (A=\data_bus_in [15], B=1'0, S=\WE_N) into $auto$simplemap.cc:403:simplemap_dff$2886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3433 (A=$techmap\eink.$add$ed060sc7.v:338$104_Y [0], B=1'0, S=$auto$rtlil.cc:1609:Or$1542) into $auto$simplemap.cc:403:simplemap_dff$2968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3434 (A=$auto$alumacc.cc:470:replace_alu$1533.BB [1], B=1'0, S=$auto$rtlil.cc:1609:Or$1542) into $auto$simplemap.cc:403:simplemap_dff$2969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3435 (A=$techmap\eink.$add$ed060sc7.v:338$104_Y [2], B=1'0, S=$auto$rtlil.cc:1609:Or$1542) into $auto$simplemap.cc:403:simplemap_dff$2970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3436 (A=$techmap\eink.$add$ed060sc7.v:338$104_Y [3], B=1'0, S=$auto$rtlil.cc:1609:Or$1542) into $auto$simplemap.cc:403:simplemap_dff$2971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3453 (A=$techmap\eink.$add$ed060sc7.v:345$106_Y [0], B=1'0, S=$auto$alumacc.cc:484:replace_alu$1530 [3]) into $auto$simplemap.cc:403:simplemap_dff$2973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3454 (A=$auto$simplemap.cc:309:simplemap_lut$5134 [1], B=1'0, S=$auto$alumacc.cc:484:replace_alu$1530 [3]) into $auto$simplemap.cc:403:simplemap_dff$2974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3455 (A=$techmap\eink.$add$ed060sc7.v:345$106_Y [2], B=1'0, S=$auto$alumacc.cc:484:replace_alu$1530 [3]) into $auto$simplemap.cc:403:simplemap_dff$2975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3456 (A=$techmap\eink.$add$ed060sc7.v:345$106_Y [3], B=1'0, S=$auto$alumacc.cc:484:replace_alu$1530 [3]) into $auto$simplemap.cc:403:simplemap_dff$2976 (SB_DFFE).

2.22. Executing ICE40_OPT pass (performing simple optimizations).

2.22.1. Running ICE40 specific optimizations.

2.22.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8592' (double_invert) in module `\top' with constant driver `$auto$rtlil.cc:1710:NotGate$8593 = $auto$ice40_ffinit.cc:141:execute$8589'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2904' (double_invert) in module `\top' with constant driver `$techmap\sram.$not$k6r4016v1d.v:35$45_Y = $auto$ice40_ffinit.cc:141:execute$8561'.
Replacing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2210' (double_invert) in module `\top' with constant driver `$0\write_n[0:0] = $auto$ice40_ffinit.cc:141:execute$8589'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2204' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2203' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2202' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2201' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2200' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2199' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2198' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2197' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2196' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2195' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2194' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2193' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2192' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2191' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2190' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2189' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2188' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2187' in module `top'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2085' (double_invert) in module `\top' with constant driver `\mem_out_en = $auto$ice40_ffinit.cc:141:execute$8565'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2076' in module `top'.
Replacing $_NOT_ cell `$auto$ice40_ffinit.cc:143:execute$8590' (double_invert) in module `\top' with constant driver `$auto$ice40_ffinit.cc:140:execute$8588 = $auto$simplemap.cc:168:logic_reduce$3205'.
Replacing $_NOT_ cell `$auto$ice40_ffinit.cc:143:execute$8574' (double_invert) in module `\top' with constant driver `$auto$ice40_ffinit.cc:140:execute$8572 = $auto$simplemap.cc:256:simplemap_eqne$2024'.
Replacing $_NOT_ cell `$auto$ice40_ffinit.cc:143:execute$8570' (0) in module `\top' with constant driver `$auto$ice40_ffinit.cc:140:execute$8568 = 1'1'.
Replacing $_NOT_ cell `$auto$ice40_ffinit.cc:143:execute$8562' (double_invert) in module `\top' with constant driver `$auto$ice40_ffinit.cc:140:execute$8560 = $auto$ice40_ffinit.cc:141:execute$8589'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2825' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2908' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2910' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2909' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2599' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2598' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2597' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2595' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2596' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2594' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2591' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2585' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2583' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2581' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2580' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2579' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2578' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2552' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2540' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2539' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2506' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2505' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2504' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2503' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2719' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2501' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2718' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2499' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2709' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2708' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2705' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2461' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2457' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2311' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2306' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2308' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2307' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2300' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2302' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2301' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2084' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3210' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3211' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3212' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3217' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3269' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3272' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3303' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3391' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3392' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3394' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3457' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3461' in module `top' with and-gate.

2.22.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8616' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8618'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8617 = $auto$rtlil.cc:1710:NotGate$8619
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8616' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8614' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8618'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8615 = $auto$rtlil.cc:1710:NotGate$8619
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8614' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8610' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8612'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8611 = $auto$rtlil.cc:1710:NotGate$8613
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8610' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8608' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8612'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8609 = $auto$rtlil.cc:1710:NotGate$8613
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8608' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8606' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8612'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8607 = $auto$rtlil.cc:1710:NotGate$8613
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8606' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8602' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8604'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8603 = $auto$rtlil.cc:1710:NotGate$8605
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8602' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8600' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8604'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8601 = $auto$rtlil.cc:1710:NotGate$8605
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8600' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8598' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8604'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8599 = $auto$rtlil.cc:1710:NotGate$8605
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8598' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8596' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8604'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8597 = $auto$rtlil.cc:1710:NotGate$8605
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8596' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8594' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8604'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8595 = $auto$rtlil.cc:1710:NotGate$8605
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8594' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8626' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8634'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8627 = $auto$rtlil.cc:1710:NotGate$8635
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8626' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8624' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8634'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8625 = $auto$rtlil.cc:1710:NotGate$8635
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8624' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8622' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8634'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8623 = $auto$rtlil.cc:1710:NotGate$8635
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8622' from module `\top'.
  Cell `$auto$ice40_ffinit.cc:143:execute$8566' is identical to cell `$auto$ice40_ffinit.cc:144:execute$8591'.
    Redirecting output \Y: $auto$ice40_ffinit.cc:140:execute$8564 = \eink.ready
    Removing $_NOT_ cell `$auto$ice40_ffinit.cc:143:execute$8566' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8620' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8634'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8621 = $auto$rtlil.cc:1710:NotGate$8635
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8620' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6811' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6808 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6811' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6304 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6308' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6295 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6298' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6301' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6293 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6301' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6281' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6279 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6281' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6283' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6279 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6283' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6286' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6285 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6286' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6273' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6270 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6273' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6276' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6268 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6276' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6256' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6254 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6256' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6258' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6254 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6258' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6261' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6260 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6261' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6248' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6245 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6248' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6251' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6243 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6251' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6231' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6229 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6231' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6233' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6229 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6233' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6236' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6235 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6236' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6901' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6898 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6901' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6223' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6220 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6223' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6226' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6218 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6226' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6206' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6204 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6206' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6208' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6204 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6208' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6211' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6210 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6211' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6198' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6195 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6198' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6201' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6193 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6201' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6181' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6179 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6181' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6183' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6179 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6183' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6186' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6185 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6186' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6173' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6170 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6173' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6176' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6168 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6176' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6156' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6154 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6156' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6158' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6154 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6158' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6161' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6160 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6161' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6148' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6145 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6148' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6151' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6143 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6151' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6802' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6799 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6802' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6131' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6129 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6131' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6133' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6129 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6133' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6136' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6135 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6136' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6810' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6808 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6810' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6123' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6120 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6123' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6126' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6118 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6126' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6876' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6874 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6876' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6106' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6104 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6106' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6108' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6104 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6108' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6111' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6110 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6111' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6874 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6877' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6098' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6095 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6098' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6101' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6093 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6101' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6081' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6079 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6081' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6083' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6079 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6083' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6086' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6085 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6086' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6073' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6070 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6073' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6076' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6068 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6076' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6056' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6054 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6056' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6058' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6054 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6058' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6061' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6060 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6061' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6048' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6045 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6048' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6051' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6043 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6051' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7131' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7112'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7128 [1] = $auto$simplemap.cc:250:simplemap_eqne$7109 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7131' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6031' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6029 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6031' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6033' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6029 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6033' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6036' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6035 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6036' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6023' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6020 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6023' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6026' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6018 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6026' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6006' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6004 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6006' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6008' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6004 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6008' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6011' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6010 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6011' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7120' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7118 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7120' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5998' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5995 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5998' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6001' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5993 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6001' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6942' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6940 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6942' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5981' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5979 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5981' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5983' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5979 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5983' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5986' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5985 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5986' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7115' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7134'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7107 = $auto$dff2dffe.cc:158:make_patterns_logic$7126
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7115' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5973' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5970 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5973' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5976' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5968 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5976' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5956' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5954 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5956' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5958' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5954 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5958' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5961' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5960 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5961' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7101' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7099 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7101' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5948' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5945 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5948' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5951' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5943 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5951' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5931' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5929 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5931' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5933' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5929 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5933' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5936' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5935 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5936' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7025' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7023 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7025' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5923' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5920 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5923' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5926' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5918 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5926' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5907' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5904 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5907' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5906' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5904 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5906' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5908' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5904 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5908' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5898' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5895 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5898' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5901' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5893 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5901' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5882' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5879 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5882' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5879 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5881' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5883' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5879 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5883' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5886' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5885 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5886' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7017' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7112'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7014 [1] = $auto$simplemap.cc:250:simplemap_eqne$7109 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7017' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5873' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5870 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5873' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5876' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5868 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5876' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5857' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5854 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5857' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5856' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5854 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5856' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5858' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5854 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5858' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5861' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5860 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5861' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6977' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6973 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6977' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5848' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5845 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5848' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5851' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5843 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5851' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5837' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5835 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5837' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6975' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6973 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6975' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5818' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5816 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5818' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6998' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7112'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6995 [1] = $auto$simplemap.cc:250:simplemap_eqne$7109 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6998' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5813' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5832'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5805 = $auto$dff2dffe.cc:158:make_patterns_logic$5824
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5813' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5799' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5797 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5799' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6991' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6989 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6991' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5794' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5832'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5786 = $auto$dff2dffe.cc:158:make_patterns_logic$5824
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5794' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5780' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5778 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5780' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5775' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5832'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5767 = $auto$dff2dffe.cc:158:make_patterns_logic$5824
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5775' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5761' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5759 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5761' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6967' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6964 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6967' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6970' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6962 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6970' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5756' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5832'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5748 = $auto$dff2dffe.cc:158:make_patterns_logic$5824
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5756' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5742' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5740 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5742' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7006' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7004 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7006' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5737' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5832'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5729 = $auto$dff2dffe.cc:158:make_patterns_logic$5824
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5737' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5723' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5721 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5723' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7020' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7134'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7012 = $auto$dff2dffe.cc:158:make_patterns_logic$7126
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7020' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5718' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5832'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5710 = $auto$dff2dffe.cc:158:make_patterns_logic$5824
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5718' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5704' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5702 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5704' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5699' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5832'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5691 = $auto$dff2dffe.cc:158:make_patterns_logic$5824
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5699' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5671' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5669 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5671' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5673' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5669 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5673' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5663' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5660 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5663' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5666' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5658 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5666' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5639' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5672'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5636 [1] = $auto$simplemap.cc:250:simplemap_eqne$5669 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5639' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5638' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5636 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5638' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5640' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5636 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5640' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5643' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5642 = $auto$simplemap.cc:127:simplemap_reduce$5675
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5643' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5630' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5627 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5630' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5633' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5625 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5633' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5606' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5672'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5603 [1] = $auto$simplemap.cc:250:simplemap_eqne$5669 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5606' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5605' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5603 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5605' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5607' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5603 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5607' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5610' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5609 = $auto$simplemap.cc:127:simplemap_reduce$5675
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5610' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5597' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5594 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5597' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5600' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5592 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5600' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6505' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6502 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6505' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5573' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5672'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5570 [1] = $auto$simplemap.cc:250:simplemap_eqne$5669 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5573' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5572' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5570 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5572' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5574' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5570 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5574' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5577' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5576 = $auto$simplemap.cc:127:simplemap_reduce$5675
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5577' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6904' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6896 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6904' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5564' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5561 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5564' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5567' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5559 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5567' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5540' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5672'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5537 [1] = $auto$simplemap.cc:250:simplemap_eqne$5669 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5540' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5539' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5537 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5539' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5541' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5537 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5541' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5544' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5543 = $auto$simplemap.cc:127:simplemap_reduce$5675
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5544' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6874 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6878' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5531' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5528 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5531' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5534' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5526 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5534' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6835' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6832 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6835' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5507' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5672'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5504 [1] = $auto$simplemap.cc:250:simplemap_eqne$5669 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5507' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5506' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5504 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5506' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5508' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5504 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5508' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5511' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5510 = $auto$simplemap.cc:127:simplemap_reduce$5675
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5511' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6838' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6830 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6838' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5498' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5495 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5498' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5501' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5493 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5501' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6910' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6907 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6910' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5474' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5672'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5471 [1] = $auto$simplemap.cc:250:simplemap_eqne$5669 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5474' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5473' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5471 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5473' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5475' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5471 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5475' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5478' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5477 = $auto$simplemap.cc:127:simplemap_reduce$5675
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5478' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5465' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5462 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5465' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5468' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5460 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5468' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5441' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5672'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5438 [1] = $auto$simplemap.cc:250:simplemap_eqne$5669 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5441' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5440' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5438 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5440' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5442' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5438 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5442' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5445' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5444 = $auto$simplemap.cc:127:simplemap_reduce$5675
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5445' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6843' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6841 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6843' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5432' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5429 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5432' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5435' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5427 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5435' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5410' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5672'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5407 [1] = $auto$simplemap.cc:250:simplemap_eqne$5669 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5410' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5409' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5407 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5409' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5411' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5407 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5411' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5414' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5413 = $auto$simplemap.cc:127:simplemap_reduce$5675
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5414' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6779' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6775 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6779' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6844' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6841 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6844' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7171' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7163 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7171' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7153' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7145 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7153' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7523' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7521 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7523' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6406' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6403 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6406' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7545' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7543 [0] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7545' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7180' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7172 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7180' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7676' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7673 [1] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7676' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7932' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7913'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7924 = $auto$dff2dffe.cc:158:make_patterns_logic$7905
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7932' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7536' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7534 [0] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7536' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7576' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7573 [1] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7576' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7554' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7552 [0] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7554' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7701' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7698 [1] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7701' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6614' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6610 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6614' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7643' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7642 = $auto$simplemap.cc:127:simplemap_reduce$7692
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7643' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6548' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6544 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6548' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7615' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7611 [2] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7615' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6868' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6865 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6868' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7601' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7598 [1] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7601' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7604' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7679'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7596 = $auto$dff2dffe.cc:158:make_patterns_logic$7671
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7604' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6703' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6700 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6703' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7590' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7586 [2] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7590' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7593' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7592 = $auto$simplemap.cc:127:simplemap_reduce$7692
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7593' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6612' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6610 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6612' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7654' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7679'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7646 = $auto$dff2dffe.cc:158:make_patterns_logic$7671
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7654' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6546' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6544 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6546' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7640' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7636 [2] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7640' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7626' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7623 [1] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7626' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6515' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6511 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6515' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7618' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7617 = $auto$simplemap.cc:127:simplemap_reduce$7692
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7618' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7252' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7244 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7252' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7243' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7235 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7243' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7234' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7226 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7234' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6881' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6880 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6881' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6848' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6847 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6848' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7216' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7208 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7216' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7207' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7199 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7207' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7198' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7190 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7198' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7312' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7310 = $auto$simplemap.cc:250:simplemap_eqne$7291
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7312' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6711' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6709 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6711' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7270' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7262 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7270' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6934' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6931 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6934' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6415' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6412 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6415' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7225' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7217 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7225' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6845' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6841 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6845' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6736' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6733 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6736' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6909' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6907 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6909' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7261' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7253 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7261' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7718' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7717 = $auto$simplemap.cc:127:simplemap_reduce$7692
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7718' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7279' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7271 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7279' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7284' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7282 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7284' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6739' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6731 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6739' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7322' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7320 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7322' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7715' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7711 [2] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7715' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7350' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7348 = $auto$simplemap.cc:250:simplemap_eqne$7291
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7350' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7845' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7937'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7843 = $auto$simplemap.cc:250:simplemap_eqne$7935
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7845' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7369' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7367 = $auto$simplemap.cc:250:simplemap_eqne$7291
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7369' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7379' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7377 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7379' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6744' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6742 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6744' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7407' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7405 = $auto$simplemap.cc:250:simplemap_eqne$7291
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7407' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7417' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7415 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7417' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7437' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7434 [1] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7437' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7448' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7446 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7448' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7462' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7459 [1] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7462' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6943' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6940 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6943' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8630' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8634'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8631 = $auto$rtlil.cc:1710:NotGate$8635
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8630' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6348' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6345 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6348' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7487' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7484 [1] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7487' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7498' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7496 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7498' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6414' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6412 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6414' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7473' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7471 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7473' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6351' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6343 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6351' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6416' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6412 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6416' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7512' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7509 [1] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7512' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6777' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6775 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6777' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6613' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6610 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6613' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7668' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7667 = $auto$simplemap.cc:127:simplemap_reduce$7692
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7668' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7568' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7567 = $auto$simplemap.cc:127:simplemap_reduce$7692
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7568' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7565' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7561 [2] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7565' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6448' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6445 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6448' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7740' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7736 [2] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7740' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7743' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7742 = $auto$simplemap.cc:127:simplemap_reduce$7692
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7743' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6646' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6643 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6646' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6647' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6643 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6647' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6645' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6643 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6645' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6680' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6676 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6680' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7805' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7937'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7803 = $auto$simplemap.cc:250:simplemap_eqne$7935
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7805' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7821' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7913'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7813 = $auto$dff2dffe.cc:158:make_patterns_logic$7905
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7821' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6678' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6676 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6678' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6679' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6676 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6679' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7826' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7937'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7824 = $auto$simplemap.cc:250:simplemap_eqne$7935
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7826' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7831' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7942'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7828 = $auto$dff2dffe.cc:175:make_patterns_logic$7939
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7831' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7840' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7913'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7832 = $auto$dff2dffe.cc:158:make_patterns_logic$7905
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7840' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7303' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7301 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7303' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6778' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6775 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6778' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6782' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6781 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6782' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6769' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6766 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6769' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6772' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6764 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6772' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6706' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6698 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6706' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7864' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7937'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7862 = $auto$simplemap.cc:250:simplemap_eqne$7935
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7864' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7878' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7913'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7870 = $auto$dff2dffe.cc:158:make_patterns_logic$7905
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7878' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7726' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7723 [1] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7726' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6637' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6634 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6637' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7745' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7720'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7734 = $auto$dff2dffe.cc:158:make_patterns_logic$7709
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7745' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7751' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7748 [1] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7751' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7767' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7913'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7759 = $auto$dff2dffe.cc:158:make_patterns_logic$7905
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7767' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7772' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7937'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7770 = $auto$simplemap.cc:250:simplemap_eqne$7935
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7772' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7777' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7942'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7774 = $auto$dff2dffe.cc:175:make_patterns_logic$7939
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7777' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7786' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7913'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7778 = $auto$dff2dffe.cc:158:make_patterns_logic$7905
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7786' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6670' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6667 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6670' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7791' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7883'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7789 [0] = $auto$simplemap.cc:250:simplemap_eqne$7881 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7791' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7093' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7112'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7090 [1] = $auto$simplemap.cc:250:simplemap_eqne$7109 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7093' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7082' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7080 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7082' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7074' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7112'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7071 [1] = $auto$simplemap.cc:250:simplemap_eqne$7109 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7074' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7690' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7665'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7686 [2] = $auto$simplemap.cc:250:simplemap_eqne$7661 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7690' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6815' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6814 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6815' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7077' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7134'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7069 = $auto$dff2dffe.cc:158:make_patterns_logic$7126
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7077' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7063' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7061 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7063' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7044' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7139'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7042 = $auto$simplemap.cc:250:simplemap_eqne$7137
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7044' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7036' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7112'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7033 [1] = $auto$simplemap.cc:250:simplemap_eqne$7109 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7036' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6713' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6709 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6713' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7331' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7329 = $auto$simplemap.cc:250:simplemap_eqne$7291
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7331' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7341' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7339 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7341' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7360' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7358 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7360' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6746' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6742 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6746' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7388' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7386 = $auto$simplemap.cc:250:simplemap_eqne$7291
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7388' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7398' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7651'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7396 [0] = $auto$simplemap.cc:250:simplemap_eqne$7648 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7398' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7426' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7424 = $auto$simplemap.cc:250:simplemap_eqne$7291
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7426' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7441' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7491'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7440 = $auto$simplemap.cc:127:simplemap_reduce$7490
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7441' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7443' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7493'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7432 = $auto$dff2dffe.cc:158:make_patterns_logic$7482
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7443' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6604' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6601 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6604' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6745' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6742 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6745' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7859' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7913'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7851 = $auto$dff2dffe.cc:158:make_patterns_logic$7905
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7859' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6580' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6577 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6580' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6579' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6577 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6579' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6581' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6577 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6581' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6584' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6583 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6584' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6937' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6929 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6937' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6571' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6568 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6571' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6574' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6566 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6574' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6547' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6544 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6547' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6538' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6535 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6538' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6541' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6533 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6541' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6514' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6511 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6514' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6513' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6511 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6513' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6712' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6709 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6712' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6508' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6500 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6508' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6481' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6478 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6481' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6480' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6478 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6480' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6482' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6478 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6482' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6485' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6484 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6485' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6607' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6599 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6607' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6472' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6469 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6472' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6475' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6467 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6475' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6447' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6445 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6447' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6449' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6445 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6449' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6452' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6451 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6452' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6439' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6436 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6439' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6442' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6434 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6442' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7897' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7937'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7895 = $auto$simplemap.cc:250:simplemap_eqne$7935
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7897' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6409' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6401 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6409' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7918' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7937'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7916 = $auto$simplemap.cc:250:simplemap_eqne$7935
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7918' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6382' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6379 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6382' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6381' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6379 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6381' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6383' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6812'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6379 [2] = $auto$simplemap.cc:250:simplemap_eqne$6808 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6383' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6386' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6385 = $auto$simplemap.cc:127:simplemap_reduce$5910
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6386' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7923' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7942'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7920 = $auto$dff2dffe.cc:175:make_patterns_logic$7939
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7923' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6373' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6370 [1] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6373' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6376' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6368 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6376' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6356' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6354 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6356' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6358' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6354 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6358' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6361' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6360 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6361' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6805' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6326'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6797 = $auto$dff2dffe.cc:158:make_patterns_logic$6318
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6805' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6331' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6306'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6329 [0] = $auto$simplemap.cc:250:simplemap_eqne$6304 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6331' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6333' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6329 [2] = $auto$simplemap.cc:250:simplemap_eqne$6320 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6333' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6336' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6335 = $auto$simplemap.cc:127:simplemap_reduce$6310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6336' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7055' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7112'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7052 [1] = $auto$simplemap.cc:250:simplemap_eqne$7109 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7055' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7096' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7134'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7088 = $auto$dff2dffe.cc:158:make_patterns_logic$7126
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7096' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8628' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8634'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8629 = $auto$rtlil.cc:1710:NotGate$8635
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8628' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$8632' is identical to cell `$auto$ice40_ffssr.cc:106:execute$8634'.
    Redirecting output \Y: $auto$rtlil.cc:1710:NotGate$8633 = $auto$rtlil.cc:1710:NotGate$8635
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$8632' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7189' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7162'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7181 = $auto$dff2dffe.cc:158:make_patterns_logic$7154
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7189' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5823' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5842'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5820 = $auto$dff2dffe.cc:175:make_patterns_logic$5839
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5823' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7704' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7579'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7696 = $auto$dff2dffe.cc:158:make_patterns_logic$7571
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7704' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7679' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7579'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7671 = $auto$dff2dffe.cc:158:make_patterns_logic$7571
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7679' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7540' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7549'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7532 = $auto$dff2dffe.cc:158:make_patterns_logic$7541
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7540' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6213' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6202 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6213' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5804' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5842'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5801 = $auto$dff2dffe.cc:175:make_patterns_logic$5839
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5804' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7558' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7549'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7550 = $auto$dff2dffe.cc:158:make_patterns_logic$7541
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7558' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6617' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6616 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6617' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7645' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7570'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7634 = $auto$dff2dffe.cc:158:make_patterns_logic$7559
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7645' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6551' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6550 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6551' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5785' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5842'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5782 = $auto$dff2dffe.cc:175:make_patterns_logic$5839
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5785' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7629' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7579'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7621 = $auto$dff2dffe.cc:158:make_patterns_logic$7571
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7629' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6518' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6517 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6518' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6038' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6027 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6038' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7307' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7364'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7299 = $auto$dff2dffe.cc:158:make_patterns_logic$7356
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7307' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7595' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7570'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7584 = $auto$dff2dffe.cc:158:make_patterns_logic$7559
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7595' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6487' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6850'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6476 = $auto$dff2dffe.cc:158:make_patterns_logic$6839
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6487' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5766' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5842'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5763 = $auto$dff2dffe.cc:175:make_patterns_logic$5839
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5766' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6817' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6850'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6806 = $auto$dff2dffe.cc:158:make_patterns_logic$6839
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6817' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5747' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5842'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5744 = $auto$dff2dffe.cc:175:make_patterns_logic$5839
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5747' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7134' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7001'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7126 = $auto$dff2dffe.cc:158:make_patterns_logic$6993
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7134' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7620' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7570'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7609 = $auto$dff2dffe.cc:158:make_patterns_logic$7559
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7620' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6188' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6177 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6188' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5728' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5842'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5725 = $auto$dff2dffe.cc:175:make_patterns_logic$5839
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5728' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6013' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6002 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6013' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7125' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7011'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7122 = $auto$dff2dffe.cc:175:make_patterns_logic$7008
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7125' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5709' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5842'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5706 = $auto$dff2dffe.cc:175:make_patterns_logic$5839
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5709' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6947' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6946 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6947' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7288' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7364'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7280 = $auto$dff2dffe.cc:158:make_patterns_logic$7356
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7288' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6288' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6277 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6288' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7942' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7850'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7939 = $auto$dff2dffe.cc:175:make_patterns_logic$7847
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7942' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7670' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7570'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7659 = $auto$dff2dffe.cc:158:make_patterns_logic$7559
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7670' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7326' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7364'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7318 = $auto$dff2dffe.cc:158:make_patterns_logic$7356
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7326' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7336' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7298'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7333 = $auto$dff2dffe.cc:175:make_patterns_logic$7295
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7336' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6716' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6715 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6716' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5645' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5678'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5634 = $auto$dff2dffe.cc:158:make_patterns_logic$5667
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5645' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5988' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5977 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5988' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7383' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7364'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7375 = $auto$dff2dffe.cc:158:make_patterns_logic$7356
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7383' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6338' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6327 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6338' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7393' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7298'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7390 = $auto$dff2dffe.cc:175:make_patterns_logic$7295
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7393' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6914' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6913 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6914' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7421' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7364'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7413 = $auto$dff2dffe.cc:158:make_patterns_logic$7356
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7421' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6163' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6152 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6163' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7431' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7298'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7428 = $auto$dff2dffe.cc:175:make_patterns_logic$7295
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7431' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7452' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7527'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7444 = $auto$dff2dffe.cc:158:make_patterns_logic$7519
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7452' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5612' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5678'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5601 = $auto$dff2dffe.cc:158:make_patterns_logic$5667
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5612' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6342' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6339 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6342' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7477' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7527'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7469 = $auto$dff2dffe.cc:158:make_patterns_logic$7519
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7477' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7502' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7527'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7494 = $auto$dff2dffe.cc:158:make_patterns_logic$7519
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7502' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7516' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7466'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7515 = $auto$simplemap.cc:127:simplemap_reduce$7465
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7516' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7518' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7468'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7507 = $auto$dff2dffe.cc:158:make_patterns_logic$7457
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7518' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7491' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7466'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7490 = $auto$simplemap.cc:127:simplemap_reduce$7465
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7491' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5963' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5952 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5963' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7493' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7468'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7482 = $auto$dff2dffe.cc:158:make_patterns_logic$7457
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7493' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7695' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7570'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7684 = $auto$dff2dffe.cc:158:make_patterns_logic$7559
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7695' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7506' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7481'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7503 = $auto$dff2dffe.cc:175:make_patterns_logic$7478
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7506' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7106' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7011'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7103 = $auto$dff2dffe.cc:175:make_patterns_logic$7008
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7106' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5579' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5678'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5568 = $auto$dff2dffe.cc:158:make_patterns_logic$5667
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5579' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6454' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6850'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6443 = $auto$dff2dffe.cc:158:make_patterns_logic$6839
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6454' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7729' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7579'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7721 = $auto$dff2dffe.cc:158:make_patterns_logic$7571
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7729' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6640' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6871'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6632 = $auto$dff2dffe.cc:158:make_patterns_logic$6863
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6640' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6138' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6127 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6138' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7754' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7579'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7746 = $auto$dff2dffe.cc:158:make_patterns_logic$7571
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7754' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6650' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6649 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6650' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5938' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5927 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5938' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6683' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6682 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6683' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6749' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6748 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6749' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5546' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5678'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5535 = $auto$dff2dffe.cc:158:make_patterns_logic$5667
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5546' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7030' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7011'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7027 = $auto$dff2dffe.cc:175:make_patterns_logic$7008
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7030' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6263' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6252 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6263' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6685' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6674 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6685' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5513' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5678'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5502 = $auto$dff2dffe.cc:158:make_patterns_logic$5667
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5513' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5913' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6850'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5902 = $auto$dff2dffe.cc:158:make_patterns_logic$6839
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5913' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7869' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7850'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7866 = $auto$dff2dffe.cc:175:make_patterns_logic$7847
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7869' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7720' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7570'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7709 = $auto$dff2dffe.cc:158:make_patterns_logic$7559
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7720' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6113' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6102 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6113' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7733' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7583'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7730 = $auto$dff2dffe.cc:175:make_patterns_logic$7580
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7733' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5911' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6419'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5910 = $auto$simplemap.cc:127:simplemap_reduce$6418
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5911' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7658' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7583'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7655 = $auto$dff2dffe.cc:175:make_patterns_logic$7580
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7658' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6673' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6871'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6665 = $auto$dff2dffe.cc:158:make_patterns_logic$6863
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6673' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5480' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5678'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5469 = $auto$dff2dffe.cc:158:make_patterns_logic$5667
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5480' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5888' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5877 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5888' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6238' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6227 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6238' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7039' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7001'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7031 = $auto$dff2dffe.cc:158:make_patterns_logic$6993
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7039' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7087' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7011'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7084 = $auto$dff2dffe.cc:175:make_patterns_logic$7008
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7087' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7058' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7001'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7050 = $auto$dff2dffe.cc:158:make_patterns_logic$6993
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7058' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5447' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5678'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5436 = $auto$dff2dffe.cc:158:make_patterns_logic$5667
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5447' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7345' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7364'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7337 = $auto$dff2dffe.cc:158:make_patterns_logic$7356
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7345' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6088' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6077 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6088' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7355' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7298'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7352 = $auto$dff2dffe.cc:175:make_patterns_logic$7295
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7355' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6883' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6872 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6883' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7374' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7298'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7371 = $auto$dff2dffe.cc:175:make_patterns_logic$7295
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7374' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5863' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5852 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5863' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7402' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7364'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7394 = $auto$dff2dffe.cc:158:make_patterns_logic$7356
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7402' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7412' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7298'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7409 = $auto$dff2dffe.cc:175:make_patterns_logic$7295
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7412' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6949' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6916'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6938 = $auto$dff2dffe.cc:158:make_patterns_logic$6905
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6949' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6827' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6860'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6826 = $auto$simplemap.cc:127:simplemap_reduce$6859
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6827' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5416' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5678'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$5405 = $auto$dff2dffe.cc:158:make_patterns_logic$5667
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5416' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6326' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6871'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6318 = $auto$dff2dffe.cc:158:make_patterns_logic$6863
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6326' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6751' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6740 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6751' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7144' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7011'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7141 = $auto$dff2dffe.cc:175:make_patterns_logic$7008
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7144' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6586' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6575 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6586' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6313' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6302 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6313' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6553' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6542 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6553' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7708' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7583'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7705 = $auto$dff2dffe.cc:175:make_patterns_logic$7580
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7708' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6520' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6509 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6520' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6464' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6497'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6463 = $auto$simplemap.cc:127:simplemap_reduce$6496
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6464' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6421' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6410 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6421' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6388' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6377 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6388' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6363' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6063'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6352 = $auto$dff2dffe.cc:158:make_patterns_logic$6052
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6363' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6784' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6619'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6773 = $auto$dff2dffe.cc:158:make_patterns_logic$6608
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6784' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6217' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6214 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6217' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6718' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6850'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6707 = $auto$dff2dffe.cc:158:make_patterns_logic$6839
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6718' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6042' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6039 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6042' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6652' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6850'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6641 = $auto$dff2dffe.cc:158:make_patterns_logic$6839
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6652' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7583' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7608'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7580 = $auto$dff2dffe.cc:175:make_patterns_logic$7605
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7583' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6466' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6499'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6461 = $auto$dff2dffe.cc:175:make_patterns_logic$6494
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6466' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7683' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7608'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7680 = $auto$dff2dffe.cc:175:make_patterns_logic$7605
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7683' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7633' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7608'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7630 = $auto$dff2dffe.cc:175:make_patterns_logic$7605
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7633' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6192' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6189 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6192' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6017' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6014 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6017' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6959' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6926'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6958 = $auto$simplemap.cc:127:simplemap_reduce$6925
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6959' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6292' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6289 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6292' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7298' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7317'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7295 = $auto$dff2dffe.cc:175:make_patterns_logic$7314
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7298' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5655' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5654 = $auto$simplemap.cc:127:simplemap_reduce$5687
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5655' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5657' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5690'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5652 = $auto$dff2dffe.cc:175:make_patterns_logic$5685
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5657' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5992' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5989 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5992' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6167' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6164 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6167' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7456' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7531'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7453 = $auto$dff2dffe.cc:175:make_patterns_logic$7528
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7456' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5622' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5621 = $auto$simplemap.cc:127:simplemap_reduce$5687
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5622' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5624' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5690'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5619 = $auto$dff2dffe.cc:175:make_patterns_logic$5685
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5624' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7481' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7531'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7478 = $auto$dff2dffe.cc:175:make_patterns_logic$7528
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7481' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5967' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5964 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5967' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6695' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6694 = $auto$simplemap.cc:127:simplemap_reduce$6793
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6695' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5589' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5588 = $auto$simplemap.cc:127:simplemap_reduce$5687
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5589' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5591' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5690'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5586 = $auto$dff2dffe.cc:175:make_patterns_logic$5685
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5591' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6728' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6727 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6728' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6761' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6760 = $auto$simplemap.cc:127:simplemap_reduce$6793
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6761' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6829' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6862'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6824 = $auto$dff2dffe.cc:175:make_patterns_logic$6857
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6829' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6142' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6139 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6142' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5942' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5939 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5942' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7758' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7608'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7755 = $auto$dff2dffe.cc:175:make_patterns_logic$7605
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7758' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5556' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5555 = $auto$simplemap.cc:127:simplemap_reduce$5687
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5556' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5558' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5690'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5553 = $auto$dff2dffe.cc:175:make_patterns_logic$5685
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5558' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6267' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6264 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6267' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6619' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6850'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6608 = $auto$dff2dffe.cc:158:make_patterns_logic$6839
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6619' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5523' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5522 = $auto$simplemap.cc:127:simplemap_reduce$5687
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5523' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5525' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5690'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5520 = $auto$dff2dffe.cc:175:make_patterns_logic$5685
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5525' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5917' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5914 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5917' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6117' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6114 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6117' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6629' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6628 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6629' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5490' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5489 = $auto$simplemap.cc:127:simplemap_reduce$5687
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5490' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5492' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5690'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5487 = $auto$dff2dffe.cc:175:make_patterns_logic$5685
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5492' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5892' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5889 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5892' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6242' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6239 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6242' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7068' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7011'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7065 = $auto$dff2dffe.cc:175:make_patterns_logic$7008
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7068' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7049' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7011'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7046 = $auto$dff2dffe.cc:175:make_patterns_logic$7008
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7049' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6763' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6796'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6758 = $auto$dff2dffe.cc:175:make_patterns_logic$6791
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6763' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6860' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6859 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6860' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6893' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6892 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6893' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5457' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5456 = $auto$simplemap.cc:127:simplemap_reduce$5687
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5457' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5459' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5690'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5454 = $auto$dff2dffe.cc:175:make_patterns_logic$5685
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5459' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6092' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6089 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6092' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5867' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$5864 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$5867' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6928' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6961'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6923 = $auto$dff2dffe.cc:175:make_patterns_logic$6956
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6928' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6596' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6595 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6596' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6598' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6664'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6593 = $auto$dff2dffe.cc:175:make_patterns_logic$6659
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6598' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6317' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6314 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6317' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6563' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6562 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6563' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6565' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6664'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6560 = $auto$dff2dffe.cc:175:make_patterns_logic$6659
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6565' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6530' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6529 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6530' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6532' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6664'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6527 = $auto$dff2dffe.cc:175:make_patterns_logic$6659
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6532' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6497' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6496 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6497' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6730' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6664'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6725 = $auto$dff2dffe.cc:175:make_patterns_logic$6659
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6730' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6431' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6430 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6431' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6433' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6664'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6428 = $auto$dff2dffe.cc:175:make_patterns_logic$6659
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6433' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6398' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6397 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6398' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6400' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6664'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6395 = $auto$dff2dffe.cc:175:make_patterns_logic$6659
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6400' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6367' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6067'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6364 = $auto$dff2dffe.cc:175:make_patterns_logic$6064
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6367' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6499' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6862'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6494 = $auto$dff2dffe.cc:175:make_patterns_logic$6857
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6499' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6794' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6793 = $auto$simplemap.cc:127:simplemap_reduce$6661
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6794' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6796' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6862'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6791 = $auto$dff2dffe.cc:175:make_patterns_logic$6857
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6796' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6697' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6862'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6692 = $auto$dff2dffe.cc:175:make_patterns_logic$6857
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6697' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6631' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6862'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6626 = $auto$dff2dffe.cc:175:make_patterns_logic$6857
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6631' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6664' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6862'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6659 = $auto$dff2dffe.cc:175:make_patterns_logic$6857
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6664' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6895' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6862'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6890 = $auto$dff2dffe.cc:175:make_patterns_logic$6857
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6895' from module `\top'.
Removed a total of 571 cells.

2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2902'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2901'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2900'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2899'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2898'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2897'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2896'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2895'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2204'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3433'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3434'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3435'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3436'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3453'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3454'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3455'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3456'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3539'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3540'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3541'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3542'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3658'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3659'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3660'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3661'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3939'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3940'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3941'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4127'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4128'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4129'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4130'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4151'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4152'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4327'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4328'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4329'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4330'.

2.22.6. Rerunning OPT passes. (Removed registers in this run.)

2.22.7. Running ICE40 specific optimizations.

2.22.8. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3490' in module `top' with and-gate.

2.22.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.10. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

2.22.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.12. Finished OPT passes. (There is nothing left to do.)

2.23. Executing TECHMAP pass (map to technology primitives).

2.23.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.
No more expansions possible.

2.24. Executing ABC pass (technology mapping using ABC).

2.24.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 1035 gates and 1259 wires to a netlist network with 222 inputs and 186 outputs.

2.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs 
ABC: + lutpack 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      644
ABC RESULTS:        internal signals:      851
ABC RESULTS:           input signals:      222
ABC RESULTS:          output signals:      186
Removing temp directory.
Removed 0 unused cells and 696 unused wires.

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000001'.

2.25.3. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8953 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8954 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

2.25.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000001'.

2.25.5. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8672 using $paramod\$lut\WIDTH=3\LUT=8'00000001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8673 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

2.25.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000000000000'.

2.25.7. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8671 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

2.25.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00111110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00111110'.

2.25.9. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8670 using $paramod\$lut\WIDTH=3\LUT=8'00111110.

2.25.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111100000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111100000000000'.

2.25.11. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8955 using $paramod\$lut\WIDTH=4\LUT=16'1111100000000000.

2.25.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010000'.

2.25.13. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8681 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001010000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001010000000000'.

2.25.15. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8700 using $paramod\$lut\WIDTH=4\LUT=16'0001010000000000.

2.25.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11101111'.

2.25.17. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8956 using $paramod\$lut\WIDTH=3\LUT=8'11101111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8701 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01110000'.

2.25.19. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8957 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

2.25.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000010111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000010111011'.

2.25.21. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8958 using $paramod\$lut\WIDTH=4\LUT=16'1111000010111011.

2.25.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000000'.

2.25.23. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8702 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8674 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

2.25.24. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0100'.

2.25.25. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8693 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8959 using $paramod\$lut\WIDTH=3\LUT=8'11101111.

2.25.26. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100010000'.

2.25.27. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8707 using $paramod\$lut\WIDTH=4\LUT=16'0000000100010000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8706 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.28. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00001011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00001011'.

2.25.29. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8705 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8659 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.30. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011000011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011000011111111'.

2.25.31. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8960 using $paramod\$lut\WIDTH=4\LUT=16'1011000011111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8660 using $paramod\$lut\WIDTH=3\LUT=8'00000001.

2.25.32. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0001'.

2.25.33. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8881 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8873 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.34. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0111'.

2.25.35. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8819 using $paramod\$lut\WIDTH=2\LUT=4'0111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8961 using $paramod\$lut\WIDTH=4\LUT=16'1011000011111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8882 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.36. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1000'.

2.25.37. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8669 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8880 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.38. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11110100'.

2.25.39. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8951 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8796 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8740 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8738 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

2.25.40. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100000000'.

2.25.41. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8739 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8737 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8736 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8952 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.42. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

2.25.43. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8945 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8646 using $paramod\$lut\WIDTH=3\LUT=8'00000001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8647 using $paramod\$lut\WIDTH=3\LUT=8'00111110.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8645 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.44. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111100000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111100000001'.

2.25.45. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8644 using $paramod\$lut\WIDTH=4\LUT=16'1111111100000001.

2.25.46. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011000000000000'.

2.25.47. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8643 using $paramod\$lut\WIDTH=4\LUT=16'1011000000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8648 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.48. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111100000000'.

2.25.49. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8642 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.

2.25.50. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01001011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01001011'.

2.25.51. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8948 using $paramod\$lut\WIDTH=3\LUT=8'01001011.

2.25.52. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10111100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10111100'.

2.25.53. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8949 using $paramod\$lut\WIDTH=3\LUT=8'10111100.

2.25.54. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000001'.

2.25.55. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8950 using $paramod\$lut\WIDTH=3\LUT=8'01000001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8941 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8942 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8943 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8944 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8937 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8938 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8939 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8940 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8933 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8934 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8935 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8936 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8929 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8930 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8931 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8932 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8925 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8926 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8927 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8928 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8666 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.56. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000000'.

2.25.57. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8667 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8729 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8921 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8922 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8923 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8924 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8917 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8918 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8919 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8920 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8652 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8651 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8765 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8913 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8914 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8915 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.58. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01100000'.

2.25.59. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8916 using $paramod\$lut\WIDTH=3\LUT=8'01100000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8909 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8910 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8911 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8912 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.60. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000111'.

2.25.61. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8905 using $paramod\$lut\WIDTH=3\LUT=8'00000111.

2.25.62. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000000000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000000000111'.

2.25.63. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8906 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8907 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8908 using $paramod\$lut\WIDTH=3\LUT=8'01100000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8902 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8903 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8894 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8901 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8904 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.64. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11100000'.

2.25.65. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8897 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8899 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8900 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8898 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8895 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8896 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8893 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.66. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10111111'.

2.25.67. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8889 using $paramod\$lut\WIDTH=3\LUT=8'10111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8890 using $paramod\$lut\WIDTH=2\LUT=4'0111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8811 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8812 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8810 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8891 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.68. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11010000'.

2.25.69. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8892 using $paramod\$lut\WIDTH=3\LUT=8'11010000.

2.25.70. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01001111'.

2.25.71. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8818 using $paramod\$lut\WIDTH=3\LUT=8'01001111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8876 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8885 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.72. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111100010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111100010000'.

2.25.73. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8886 using $paramod\$lut\WIDTH=4\LUT=16'1111111100010000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8887 using $paramod\$lut\WIDTH=4\LUT=16'1111111100010000.

2.25.74. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000110100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000110100000000'.

2.25.75. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8888 using $paramod\$lut\WIDTH=4\LUT=16'0000110100000000.

2.25.76. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000011100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000011100000000'.

2.25.77. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8884 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8874 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

2.25.78. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1110'.

2.25.79. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8883 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8710 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8878 using $paramod\$lut\WIDTH=3\LUT=8'00000001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8879 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.80. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011111100001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011111100001010'.

2.25.81. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8877 using $paramod\$lut\WIDTH=4\LUT=16'0011111100001010.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8680 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.82. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11110001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11110001'.

2.25.83. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8875 using $paramod\$lut\WIDTH=3\LUT=8'11110001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8649 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.84. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010110000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010110000000000'.

2.25.85. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8869 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.

2.25.86. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000111110111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000111110111011'.

2.25.87. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8870 using $paramod\$lut\WIDTH=4\LUT=16'0000111110111011.

2.25.88. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111010000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111010000000000'.

2.25.89. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8872 using $paramod\$lut\WIDTH=4\LUT=16'1111010000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8658 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.90. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11111000'.

2.25.91. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8871 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8866 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8867 using $paramod\$lut\WIDTH=4\LUT=16'0000111110111011.

2.25.92. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1011'.

2.25.93. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8865 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8868 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8861 using $paramod\$lut\WIDTH=4\LUT=16'0000111110111011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8863 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8864 using $paramod\$lut\WIDTH=4\LUT=16'0000111110111011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8862 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8857 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8858 using $paramod\$lut\WIDTH=4\LUT=16'0000111110111011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8860 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8859 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8854 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8855 using $paramod\$lut\WIDTH=4\LUT=16'0000111110111011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8853 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8856 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8713 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8846 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8849 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8851 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8852 using $paramod\$lut\WIDTH=4\LUT=16'0000111110111011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8850 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8845 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8847 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.94. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111010111110011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111010111110011'.

2.25.95. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8844 using $paramod\$lut\WIDTH=4\LUT=16'1111010111110011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8848 using $paramod\$lut\WIDTH=3\LUT=8'01001111.

2.25.96. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000010001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000010001000'.

2.25.97. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8841 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8842 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8843 using $paramod\$lut\WIDTH=3\LUT=8'01001111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8837 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8838 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8839 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8840 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8833 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8834 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8835 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8836 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8829 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8830 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8831 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8832 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8825 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8827 using $paramod\$lut\WIDTH=3\LUT=8'01100000.

2.25.98. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11001010'.

2.25.99. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8826 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8828 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8821 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

2.25.100. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000000000000'.

2.25.101. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8724 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8725 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.102. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10110000'.

2.25.103. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8822 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8820 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8823 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8806 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

2.25.104. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101000010001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101000010001000'.

2.25.105. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8824 using $paramod\$lut\WIDTH=4\LUT=16'1101000010001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8663 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8662 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8814 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

2.25.106. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111110000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111110000000'.

2.25.107. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8815 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8816 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8817 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8813 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8807 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8809 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8803 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8808 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8804 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8802 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8805 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.108. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011111001111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011111001111111'.

2.25.109. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8743 using $paramod\$lut\WIDTH=4\LUT=16'1011111001111111.

2.25.110. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00001110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00001110'.

2.25.111. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8799 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8766 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.112. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000001011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000001011'.

2.25.113. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8798 using $paramod\$lut\WIDTH=4\LUT=16'0000000000001011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8657 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8800 using $paramod\$lut\WIDTH=3\LUT=8'10111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8801 using $paramod\$lut\WIDTH=3\LUT=8'11110001.

2.25.114. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000111'.

2.25.115. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8795 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8742 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8741 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8735 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8794 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8759 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8791 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8730 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8728 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.116. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100111111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100111111111111'.

2.25.117. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8797 using $paramod\$lut\WIDTH=4\LUT=16'0100111111111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8665 using $paramod\$lut\WIDTH=2\LUT=4'0111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8792 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8790 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8793 using $paramod\$lut\WIDTH=3\LUT=8'01001111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8786 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8787 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.118. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011110111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011110111111111'.

2.25.119. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8788 using $paramod\$lut\WIDTH=4\LUT=16'0011110111111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8755 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8754 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.120. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111010011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111010011111111'.

2.25.121. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8789 using $paramod\$lut\WIDTH=4\LUT=16'1111010011111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8764 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.122. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111010001000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111010001000100'.

2.25.123. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8782 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8762 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8783 using $paramod\$lut\WIDTH=2\LUT=4'1110.

2.25.124. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111010111000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111010111000000'.

2.25.125. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8785 using $paramod\$lut\WIDTH=4\LUT=16'1111010111000000.

2.25.126. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111111111111'.

2.25.127. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8784 using $paramod\$lut\WIDTH=4\LUT=16'1110111111111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8778 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8779 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8780 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.

2.25.128. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101100110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101100110000'.

2.25.129. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8781 using $paramod\$lut\WIDTH=4\LUT=16'1010101100110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8774 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8775 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8776 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8777 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8770 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8771 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8772 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8773 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8767 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8768 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8769 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8763 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.

2.25.130. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000001110111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000001110111'.

2.25.131. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8758 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.

2.25.132. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111010101010111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111010101010111'.

2.25.133. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8760 using $paramod\$lut\WIDTH=4\LUT=16'0111010101010111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8761 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8656 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.134. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11111110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11111110'.

2.25.135. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8756 using $paramod\$lut\WIDTH=3\LUT=8'11111110.

2.25.136. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000111111111'.

2.25.137. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8757 using $paramod\$lut\WIDTH=4\LUT=16'1111000111111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8750 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8751 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8752 using $paramod\$lut\WIDTH=3\LUT=8'11111110.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8655 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.138. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111110110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111110110000'.

2.25.139. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8753 using $paramod\$lut\WIDTH=4\LUT=16'1111111110110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8746 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8747 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8748 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.140. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010100'.

2.25.141. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8749 using $paramod\$lut\WIDTH=3\LUT=8'00010100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8744 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8745 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8734 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8723 using $paramod\$lut\WIDTH=2\LUT=4'1110.

2.25.142. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101110111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101110111011'.

2.25.143. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8722 using $paramod\$lut\WIDTH=4\LUT=16'0000101110111011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8731 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8654 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.144. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111111110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111111110100'.

2.25.145. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8732 using $paramod\$lut\WIDTH=4\LUT=16'1111111111110100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8733 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8727 using $paramod\$lut\WIDTH=4\LUT=16'1111010000000000.

2.25.146. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111001011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111001011111111'.

2.25.147. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8726 using $paramod\$lut\WIDTH=4\LUT=16'1111001011111111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8718 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

2.25.148. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100101000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100101000000000'.

2.25.149. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8719 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.

2.25.150. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100111110100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100111110100000'.

2.25.151. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8720 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.

2.25.152. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100111101000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100111101000100'.

2.25.153. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8721 using $paramod\$lut\WIDTH=4\LUT=16'0100111101000100.

2.25.154. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000001000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000001000100'.

2.25.155. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8714 using $paramod\$lut\WIDTH=4\LUT=16'1111000001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8712 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.156. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000111110001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000111110001000'.

2.25.157. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8715 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8716 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8717 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8711 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.

2.25.158. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001111100000000'.

2.25.159. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8709 using $paramod\$lut\WIDTH=4\LUT=16'0001111100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8694 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.160. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111111111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111111111000'.

2.25.161. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8708 using $paramod\$lut\WIDTH=4\LUT=16'1111111111111000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8704 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8703 using $paramod\$lut\WIDTH=3\LUT=8'11101111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8695 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8683 using $paramod\$lut\WIDTH=3\LUT=8'00001110.

2.25.162. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101100000000'.

2.25.163. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8692 using $paramod\$lut\WIDTH=4\LUT=16'0000101100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8698 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8699 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.

2.25.164. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111100000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111100000000000'.

2.25.165. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8697 using $paramod\$lut\WIDTH=4\LUT=16'0111100000000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8696 using $paramod\$lut\WIDTH=4\LUT=16'1111111110110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8690 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8691 using $paramod\$lut\WIDTH=4\LUT=16'1111010001000100.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8687 using $paramod\$lut\WIDTH=3\LUT=8'00001011.

2.25.166. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100111100000000'.

2.25.167. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8686 using $paramod\$lut\WIDTH=4\LUT=16'0100111100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8689 using $paramod\$lut\WIDTH=4\LUT=16'0100111100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8688 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8682 using $paramod\$lut\WIDTH=3\LUT=8'10110000.

2.25.168. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101010100110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101010100110000'.

2.25.169. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8684 using $paramod\$lut\WIDTH=4\LUT=16'1101010100110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8685 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8675 using $paramod\$lut\WIDTH=4\LUT=16'0000101100000000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8678 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8679 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8676 using $paramod\$lut\WIDTH=4\LUT=16'1101010100110000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8677 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8668 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8661 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8664 using $paramod\$lut\WIDTH=2\LUT=4'1011.

2.25.170. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011000010111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011000010111011'.

2.25.171. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8653 using $paramod\$lut\WIDTH=4\LUT=16'1011000010111011.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8650 using $paramod\$lut\WIDTH=3\LUT=8'01001111.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8641 using $paramod\$lut\WIDTH=3\LUT=8'11010000.

2.25.172. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011111100000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011111100000101'.

2.25.173. Continuing TECHMAP pass.
Mapping top.$abc$8639$auto$blifparse.cc:365:parse_blif$8640 using $paramod\$lut\WIDTH=4\LUT=16'0011111100000101.
No more expansions possible.
Removed 0 unused cells and 640 unused wires.

2.26. Executing HIERARCHY pass (managing design hierarchy).

2.26.1. Analyzing design hierarchy..
Top module:  \top

2.26.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.27. Printing statistics.

=== top ===

   Number of wires:                512
   Number of wire bits:           1115
   Number of public wires:          88
   Number of public wire bits:     481
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                752
     SB_CARRY                      111
     SB_DFF                         25
     SB_DFFE                       148
     SB_DFFESR                      24
     SB_DFFESS                       6
     SB_DFFSR                        8
     SB_IO                          16
     SB_LUT4                       414

2.28. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

2.29. Executing BLIF backend.

End of script. Logfile hash: 0d1d833ae9
CPU: user 1.64s system 0.00s, MEM: 50.04 MB total, 21.56 MB resident
Yosys 0.6+163 (git sha1 721f1f5, clang 3.6.0-2ubuntu1 -fPIC -Os)
Time spent: 24% 22x opt_expr (0 sec), 18% 20x opt_merge (0 sec), ...
