

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Wed Oct 20 19:42:59 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _LATEbits	set	3981
    49  0000                     _TRISEbits	set	3990
    50  0000                     _ADCON1	set	4033
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007FB2                     __pcinit:
    56                           	callstack 0
    57  007FB2                     start_initialization:
    58                           	callstack 0
    59  007FB2                     __initialization:
    60                           	callstack 0
    61  007FB2                     end_of_initialization:
    62                           	callstack 0
    63  007FB2                     __end_of__initialization:
    64                           	callstack 0
    65  007FB2  0100               	movlb	0
    66  007FB4  EFE0  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74  000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 13 in file "maincode2.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          2       0       0       0       0       0       0       0       0
    98 ;;      Totals:         2       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; Hardware stack levels required when called: 1
   101 ;; This function calls:
   102 ;;		_configuracion
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  007FC0                     __ptext0:
   110                           	callstack 0
   111  007FC0                     _main:
   112                           	callstack 30
   113  007FC0                     
   114                           ;maincode2.c: 14:     configuracion();
   115  007FC0  ECDC  F03F         	call	_configuracion	;wreg free
   116  007FC4                     l701:
   117                           
   118                           ;maincode2.c: 16:         LATEbits.LE0 = 1;
   119  007FC4  808D               	bsf	141,0,c	;volatile
   120  007FC6                     
   121                           ;maincode2.c: 17:         _delay((unsigned long)((100)*(48000000UL/4000.0)));
   122  007FC6  0E07               	movlw	7
   123  007FC8  6E02               	movwf	(??_main+1)^0,c
   124  007FCA  0E17               	movlw	23
   125  007FCC  6E01               	movwf	??_main^0,c
   126  007FCE  0E6A               	movlw	106
   127  007FD0                     u17:
   128  007FD0  2EE8               	decfsz	wreg,f,c
   129  007FD2  D7FE               	bra	u17
   130  007FD4  2E01               	decfsz	??_main^0,f,c
   131  007FD6  D7FC               	bra	u17
   132  007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   133  007FDA  D7FA               	bra	u17
   134  007FDC  D000               	nop2	
   135  007FDE                     
   136                           ;maincode2.c: 18:         LATEbits.LE0 = 0;
   137  007FDE  908D               	bcf	141,0,c	;volatile
   138  007FE0                     
   139                           ;maincode2.c: 19:         _delay((unsigned long)((100)*(48000000UL/4000.0)));
   140  007FE0  0E07               	movlw	7
   141  007FE2  6E02               	movwf	(??_main+1)^0,c
   142  007FE4  0E17               	movlw	23
   143  007FE6  6E01               	movwf	??_main^0,c
   144  007FE8  0E6A               	movlw	106
   145  007FEA                     u27:
   146  007FEA  2EE8               	decfsz	wreg,f,c
   147  007FEC  D7FE               	bra	u27
   148  007FEE  2E01               	decfsz	??_main^0,f,c
   149  007FF0  D7FC               	bra	u27
   150  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   151  007FF4  D7FA               	bra	u27
   152  007FF6  D000               	nop2	
   153  007FF8  EFE2  F03F         	goto	l701
   154  007FFC  EF00  F000         	goto	start
   155  008000                     __end_of_main:
   156                           	callstack 0
   157                           
   158 ;; *************** function _configuracion *****************
   159 ;; Defined at:
   160 ;;		line 5 in file "maincode2.c"
   161 ;; Parameters:    Size  Location     Type
   162 ;;		None
   163 ;; Auto vars:     Size  Location     Type
   164 ;;		None
   165 ;; Return value:  Size  Location     Type
   166 ;;                  1    wreg      void 
   167 ;; Registers used:
   168 ;;		wreg, status,2
   169 ;; Tracked objects:
   170 ;;		On entry : 0/0
   171 ;;		On exit  : 0/0
   172 ;;		Unchanged: 0/0
   173 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   174 ;;      Params:         0       0       0       0       0       0       0       0       0
   175 ;;      Locals:         0       0       0       0       0       0       0       0       0
   176 ;;      Temps:          0       0       0       0       0       0       0       0       0
   177 ;;      Totals:         0       0       0       0       0       0       0       0       0
   178 ;;Total ram usage:        0 bytes
   179 ;; Hardware stack levels used: 1
   180 ;; This function calls:
   181 ;;		Nothing
   182 ;; This function is called by:
   183 ;;		_main
   184 ;; This function uses a non-reentrant model
   185 ;;
   186                           
   187                           	psect	text1
   188  007FB8                     __ptext1:
   189                           	callstack 0
   190  007FB8                     _configuracion:
   191                           	callstack 30
   192  007FB8                     
   193                           ;maincode2.c: 9:     ADCON1= 0x0F;
   194  007FB8  0E0F               	movlw	15
   195  007FBA  6EC1               	movwf	193,c	;volatile
   196  007FBC                     
   197                           ;maincode2.c: 10:     TRISEbits.RE0 = 0;
   198  007FBC  9096               	bcf	150,0,c	;volatile
   199  007FBE  0012               	return		;funcret
   200  007FC0                     __end_of_configuracion:
   201                           	callstack 0
   202  0000                     
   203                           	psect	rparam
   204  0000                     
   205                           	psect	idloc
   206                           
   207                           ;Config register IDLOC0 @ 0x200000
   208                           ;	unspecified, using default values
   209  200000                     	org	2097152
   210  200000  FF                 	db	255
   211                           
   212                           ;Config register IDLOC1 @ 0x200001
   213                           ;	unspecified, using default values
   214  200001                     	org	2097153
   215  200001  FF                 	db	255
   216                           
   217                           ;Config register IDLOC2 @ 0x200002
   218                           ;	unspecified, using default values
   219  200002                     	org	2097154
   220  200002  FF                 	db	255
   221                           
   222                           ;Config register IDLOC3 @ 0x200003
   223                           ;	unspecified, using default values
   224  200003                     	org	2097155
   225  200003  FF                 	db	255
   226                           
   227                           ;Config register IDLOC4 @ 0x200004
   228                           ;	unspecified, using default values
   229  200004                     	org	2097156
   230  200004  FF                 	db	255
   231                           
   232                           ;Config register IDLOC5 @ 0x200005
   233                           ;	unspecified, using default values
   234  200005                     	org	2097157
   235  200005  FF                 	db	255
   236                           
   237                           ;Config register IDLOC6 @ 0x200006
   238                           ;	unspecified, using default values
   239  200006                     	org	2097158
   240  200006  FF                 	db	255
   241                           
   242                           ;Config register IDLOC7 @ 0x200007
   243                           ;	unspecified, using default values
   244  200007                     	org	2097159
   245  200007  FF                 	db	255
   246                           
   247                           	psect	config
   248                           
   249                           ;Config register CONFIG1L @ 0x300000
   250                           ;	PLL Prescaler Selection bits
   251                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   252                           ;	System Clock Postscaler Selection bits
   253                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   254                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   255                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   256  300000                     	org	3145728
   257  300000  00                 	db	0
   258                           
   259                           ;Config register CONFIG1H @ 0x300001
   260                           ;	Oscillator Selection bits
   261                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   262                           ;	Fail-Safe Clock Monitor Enable bit
   263                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   264                           ;	Internal/External Oscillator Switchover bit
   265                           ;	IESO = OFF, Oscillator Switchover mode disabled
   266  300001                     	org	3145729
   267  300001  02                 	db	2
   268                           
   269                           ;Config register CONFIG2L @ 0x300002
   270                           ;	Power-up Timer Enable bit
   271                           ;	PWRT = ON, PWRT enabled
   272                           ;	Brown-out Reset Enable bits
   273                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   274                           ;	Brown-out Reset Voltage bits
   275                           ;	BORV = 3, Minimum setting 2.05V
   276                           ;	USB Voltage Regulator Enable bit
   277                           ;	VREGEN = OFF, USB voltage regulator disabled
   278  300002                     	org	3145730
   279  300002  18                 	db	24
   280                           
   281                           ;Config register CONFIG2H @ 0x300003
   282                           ;	Watchdog Timer Enable bit
   283                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   284                           ;	Watchdog Timer Postscale Select bits
   285                           ;	WDTPS = 32768, 1:32768
   286  300003                     	org	3145731
   287  300003  1E                 	db	30
   288                           
   289                           ; Padding undefined space
   290  300004                     	org	3145732
   291  300004  FF                 	db	255
   292                           
   293                           ;Config register CONFIG3H @ 0x300005
   294                           ;	CCP2 MUX bit
   295                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   296                           ;	PORTB A/D Enable bit
   297                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   298                           ;	Low-Power Timer 1 Oscillator Enable bit
   299                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   300                           ;	MCLR Pin Enable bit
   301                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   302  300005                     	org	3145733
   303  300005  01                 	db	1
   304                           
   305                           ;Config register CONFIG4L @ 0x300006
   306                           ;	Stack Full/Underflow Reset Enable bit
   307                           ;	STVREN = ON, Stack full/underflow will cause Reset
   308                           ;	Single-Supply ICSP Enable bit
   309                           ;	LVP = OFF, Single-Supply ICSP disabled
   310                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   311                           ;	ICPRT = OFF, ICPORT disabled
   312                           ;	Extended Instruction Set Enable bit
   313                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   314                           ;	Background Debugger Enable bit
   315                           ;	DEBUG = 0x1, unprogrammed default
   316  300006                     	org	3145734
   317  300006  81                 	db	129
   318                           
   319                           ; Padding undefined space
   320  300007                     	org	3145735
   321  300007  FF                 	db	255
   322                           
   323                           ;Config register CONFIG5L @ 0x300008
   324                           ;	Code Protection bit
   325                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   326                           ;	Code Protection bit
   327                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   328                           ;	Code Protection bit
   329                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   330                           ;	Code Protection bit
   331                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   332  300008                     	org	3145736
   333  300008  0F                 	db	15
   334                           
   335                           ;Config register CONFIG5H @ 0x300009
   336                           ;	Boot Block Code Protection bit
   337                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   338                           ;	Data EEPROM Code Protection bit
   339                           ;	CPD = OFF, Data EEPROM is not code-protected
   340  300009                     	org	3145737
   341  300009  C0                 	db	192
   342                           
   343                           ;Config register CONFIG6L @ 0x30000A
   344                           ;	Write Protection bit
   345                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   346                           ;	Write Protection bit
   347                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   348                           ;	Write Protection bit
   349                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   350                           ;	Write Protection bit
   351                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   352  30000A                     	org	3145738
   353  30000A  0F                 	db	15
   354                           
   355                           ;Config register CONFIG6H @ 0x30000B
   356                           ;	Configuration Register Write Protection bit
   357                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   358                           ;	Boot Block Write Protection bit
   359                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   360                           ;	Data EEPROM Write Protection bit
   361                           ;	WRTD = OFF, Data EEPROM is not write-protected
   362  30000B                     	org	3145739
   363  30000B  E0                 	db	224
   364                           
   365                           ;Config register CONFIG7L @ 0x30000C
   366                           ;	Table Read Protection bit
   367                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   368                           ;	Table Read Protection bit
   369                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   370                           ;	Table Read Protection bit
   371                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   372                           ;	Table Read Protection bit
   373                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   374  30000C                     	org	3145740
   375  30000C  0F                 	db	15
   376                           
   377                           ;Config register CONFIG7H @ 0x30000D
   378                           ;	Boot Block Table Read Protection bit
   379                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   380  30000D                     	org	3145741
   381  30000D  40                 	db	64
   382                           tosu	equ	0xFFF
   383                           tosh	equ	0xFFE
   384                           tosl	equ	0xFFD
   385                           stkptr	equ	0xFFC
   386                           pclatu	equ	0xFFB
   387                           pclath	equ	0xFFA
   388                           pcl	equ	0xFF9
   389                           tblptru	equ	0xFF8
   390                           tblptrh	equ	0xFF7
   391                           tblptrl	equ	0xFF6
   392                           tablat	equ	0xFF5
   393                           prodh	equ	0xFF4
   394                           prodl	equ	0xFF3
   395                           indf0	equ	0xFEF
   396                           postinc0	equ	0xFEE
   397                           postdec0	equ	0xFED
   398                           preinc0	equ	0xFEC
   399                           plusw0	equ	0xFEB
   400                           fsr0h	equ	0xFEA
   401                           fsr0l	equ	0xFE9
   402                           wreg	equ	0xFE8
   403                           indf1	equ	0xFE7
   404                           postinc1	equ	0xFE6
   405                           postdec1	equ	0xFE5
   406                           preinc1	equ	0xFE4
   407                           plusw1	equ	0xFE3
   408                           fsr1h	equ	0xFE2
   409                           fsr1l	equ	0xFE1
   410                           bsr	equ	0xFE0
   411                           indf2	equ	0xFDF
   412                           postinc2	equ	0xFDE
   413                           postdec2	equ	0xFDD
   414                           preinc2	equ	0xFDC
   415                           plusw2	equ	0xFDB
   416                           fsr2h	equ	0xFDA
   417                           fsr2l	equ	0xFD9
   418                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                      _configuracion
 ---------------------------------------------------------------------------------
 (1) _configuracion                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuracion

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Wed Oct 20 19:42:59 2021

                     l11 7FBE                       u17 7FD0                       u27 7FEA  
         ?_configuracion 0001                      l701 7FC4                      l703 7FC6  
                    l705 7FDE                      l707 7FE0                      l695 7FB8  
                    l697 7FBC                      l699 7FC0                      wreg 000FE8  
                   _main 7FC0                     start 0000             ___param_bank 000000  
                  ?_main 0001          __initialization 7FB2             __end_of_main 8000  
        ??_configuracion 0001                   ??_main 0001            __activetblptr 000000  
                 _ADCON1 000FC1                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FB2            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FB2  
                __ramtop 0800                  __ptext0 7FC0                  __ptext1 7FB8  
   end_of_initialization 7FB2    __end_of_configuracion 7FC0                _TRISEbits 000F96  
    start_initialization 7FB2                 _LATEbits 000F8D                 __Hrparam 0000  
               __Lrparam 0000   __size_of_configuracion 0008            __size_of_main 0040  
               isa$xinst 000000            _configuracion 7FB8  
