\subsection{S\+YN Architecture Reference}
\label{classddri_1_1SYN}\index{S\+YN@{S\+YN}}


Collaboration diagram for S\+YN\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=150pt]{d5/d85/classddri_1_1SYN__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf altddio\+\_\+in\+\_\+component}  {\bfseries altddio\+\_\+in}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 55} of file {\bf ddri.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddri\+::\+S\+YN@{ddri\+::\+S\+YN}!altddio\+\_\+in\+\_\+component@{altddio\+\_\+in\+\_\+component}}
\index{altddio\+\_\+in\+\_\+component@{altddio\+\_\+in\+\_\+component}!ddri\+::\+S\+YN@{ddri\+::\+S\+YN}}
\paragraph[{altddio\+\_\+in\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altddio\+\_\+in\+\_\+component} {\bfseries \textcolor{vhdlchar}{altddio\+\_\+in}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddri_1_1SYN_a1028169cb9a3c4b1883e921d0b505fbb}


Definition at line {\bf 79} of file {\bf ddri.\+vhd}.

\index{ddri\+::\+S\+YN@{ddri\+::\+S\+YN}!sub\+\_\+wire0@{sub\+\_\+wire0}}
\index{sub\+\_\+wire0@{sub\+\_\+wire0}!ddri\+::\+S\+YN@{ddri\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddri_1_1SYN_a568529a9643547f2c969a1c28ef66810}


Definition at line {\bf 57} of file {\bf ddri.\+vhd}.

\index{ddri\+::\+S\+YN@{ddri\+::\+S\+YN}!sub\+\_\+wire1@{sub\+\_\+wire1}}
\index{sub\+\_\+wire1@{sub\+\_\+wire1}!ddri\+::\+S\+YN@{ddri\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddri_1_1SYN_a9e89f3847c527c4a2734619d8b28f0d7}


Definition at line {\bf 58} of file {\bf ddri.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddri/{\bf ddri.\+vhd}\end{DoxyCompactItemize}
