{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453918257169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453918257174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 27 10:10:57 2016 " "Processing started: Wed Jan 27 10:10:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453918257174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453918257174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core_flattened -c core_flattened " "Command: quartus_map --read_settings_files=on --write_settings_files=off core_flattened -c core_flattened" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453918257174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1453918258229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/core_flattened.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/core_flattened.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_flattened " "Found entity 1: core_flattened" {  } { { "../src/core_flattened.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core_flattened.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918270931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918270931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/cl_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/cl_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_state_machine " "Found entity 1: cl_state_machine" {  } { { "../src/cl_state_machine.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/cl_state_machine.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918270963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918270963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/net_packet_logger_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/net_packet_logger_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 network_packet_s_logger " "Found entity 1: network_packet_s_logger" {  } { { "../src/net_packet_logger_s.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/net_packet_logger_s.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918271000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "../src/instr_mem.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/instr_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918271004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/disassemble.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/shawn/downloads/basic_core-master/core/src/disassemble.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/shawn/downloads/basic_core-master/core/src/definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "../src/definitions.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918271144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(57) " "Verilog HDL warning at data_mem.sv(57): extended using \"x\" or \"z\"" {  } { { "../src/data_mem.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/data_mem.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1453918271216 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(58) " "Verilog HDL warning at data_mem.sv(58): extended using \"x\" or \"z\"" {  } { { "../src/data_mem.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/data_mem.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1453918271217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../src/data_mem.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/data_mem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918271219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../src/core.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918271250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/cl_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/cl_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_decode " "Found entity 1: cl_decode" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/cl_decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918271273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918271295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shawn/downloads/basic_core-master/core/src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shawn/downloads/basic_core-master/core/src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../src/reg_file.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918271324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918271324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core_flattened " "Elaborating entity \"core_flattened\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453918271599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core1 " "Elaborating entity \"core\" for hierarchy \"core:core1\"" {  } { { "../src/core_flattened.sv" "core1" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core_flattened.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918271721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 core.sv(129) " "Verilog HDL assignment warning at core.sv(129): truncated value with size 14 to match size of target (10)" {  } { { "../src/core.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453918271727 "|core_flattened|core:core1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 core.sv(156) " "Verilog HDL assignment warning at core.sv(156): truncated value with size 14 to match size of target (10)" {  } { { "../src/core.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453918271760 "|core_flattened|core:core1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem core:core1\|instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"core:core1\|instr_mem:imem\"" {  } { { "../src/core.sv" "imem" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918271873 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Inferred altsyncram megafunction from the following design logic: \"core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1453918273980 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1453918273980 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1453918273980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Elaborated megafunction instantiation \"core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453918277199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Instantiated megafunction \"core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277248 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453918277248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg81 " "Found entity 1: altsyncram_gg81" {  } { { "db/altsyncram_gg81.tdf" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/prj/db/altsyncram_gg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453918277655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453918277655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg81 core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\|altsyncram_gg81:auto_generated " "Elaborating entity \"altsyncram_gg81\" for hierarchy \"core:core1\|instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\|altsyncram_gg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918277655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_decode core:core1\|cl_decode:decode " "Elaborating entity \"cl_decode\" for hierarchy \"core:core1\|cl_decode:decode\"" {  } { { "../src/core.sv" "decode" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918278169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file core:core1\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"core:core1\|reg_file:rf\"" {  } { { "../src/core.sv" "rf" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918278272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core1\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"core:core1\|alu:alu_1\"" {  } { { "../src/core.sv" "alu_1" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918278535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic alu.sv(12) " "Verilog HDL or VHDL warning at alu.sv(12): object \"op_mnemonic\" assigned a value but never read" {  } { { "../src/alu.sv" "" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/alu.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1453918278537 "|core_flattened|core:core1|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_state_machine core:core1\|cl_state_machine:state_machine " "Elaborating entity \"cl_state_machine\" for hierarchy \"core:core1\|cl_state_machine:state_machine\"" {  } { { "../src/core.sv" "state_machine" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/core.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453918278604 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core1\|reg_file:rf\|RF " "RAM logic \"core:core1\|reg_file:rf\|RF\" is uninferred due to asynchronous read logic" {  } { { "../src/reg_file.sv" "RF" { Text "C:/Users/Shawn/Downloads/basic_core-master/core/src/reg_file.sv" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1453918282008 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1453918282008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1453918292567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shawn/Downloads/basic_core-master/core/prj/output_files/core_flattened.map.smsg " "Generated suppressed messages file C:/Users/Shawn/Downloads/basic_core-master/core/prj/output_files/core_flattened.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453918305136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453918306671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453918306671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6384 " "Implemented 6384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453918309704 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453918309704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6096 " "Implemented 6096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453918309704 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1453918309704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453918309704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453918309828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 27 10:11:49 2016 " "Processing ended: Wed Jan 27 10:11:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453918309828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453918309828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453918309828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453918309828 ""}
