// Seed: 722304595
module module_0 (
    output wire  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    output tri1  id_5,
    input  tri   id_6
);
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    input uwire id_7,
    input wire id_8
);
  assign id_0 = 1 == id_7;
  module_0(
      id_0, id_1, id_1, id_8, id_5, id_1, id_6
  );
endmodule
