<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rv730d.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv730d.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv730d.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='rv730d.h.html'>rv730d.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rv730d.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2011 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/RV730_H">RV730_H</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/RV730_H" data-ref="_M/RV730_H">RV730_H</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL" data-ref="_M/CG_SPLL_FUNC_CNTL">CG_SPLL_FUNC_CNTL</dfn>				0x600</u></td></tr>
<tr><th id="29">29</th><td><u>#define		<dfn class="macro" id="_M/SPLL_RESET" data-ref="_M/SPLL_RESET">SPLL_RESET</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="30">30</th><td><u>#define		<dfn class="macro" id="_M/SPLL_SLEEP" data-ref="_M/SPLL_SLEEP">SPLL_SLEEP</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="31">31</th><td><u>#define		<dfn class="macro" id="_M/SPLL_DIVEN" data-ref="_M/SPLL_DIVEN">SPLL_DIVEN</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="32">32</th><td><u>#define		<dfn class="macro" id="_M/SPLL_BYPASS_EN" data-ref="_M/SPLL_BYPASS_EN">SPLL_BYPASS_EN</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="33">33</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV" data-ref="_M/SPLL_REF_DIV">SPLL_REF_DIV</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="34">34</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV_MASK" data-ref="_M/SPLL_REF_DIV_MASK">SPLL_REF_DIV_MASK</dfn>			(0x3f &lt;&lt; 4)</u></td></tr>
<tr><th id="35">35</th><td><u>#define		<dfn class="macro" id="_M/SPLL_HILEN" data-ref="_M/SPLL_HILEN">SPLL_HILEN</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="36">36</th><td><u>#define		<dfn class="macro" id="_M/SPLL_HILEN_MASK" data-ref="_M/SPLL_HILEN_MASK">SPLL_HILEN_MASK</dfn>				(0xf &lt;&lt; 12)</u></td></tr>
<tr><th id="37">37</th><td><u>#define		<dfn class="macro" id="_M/SPLL_LOLEN" data-ref="_M/SPLL_LOLEN">SPLL_LOLEN</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="38">38</th><td><u>#define		<dfn class="macro" id="_M/SPLL_LOLEN_MASK" data-ref="_M/SPLL_LOLEN_MASK">SPLL_LOLEN_MASK</dfn>				(0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_2" data-ref="_M/CG_SPLL_FUNC_CNTL_2">CG_SPLL_FUNC_CNTL_2</dfn>				0x604</u></td></tr>
<tr><th id="40">40</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL" data-ref="_M/SCLK_MUX_SEL">SCLK_MUX_SEL</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="41">41</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL_MASK" data-ref="_M/SCLK_MUX_SEL_MASK">SCLK_MUX_SEL_MASK</dfn>			(0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_3" data-ref="_M/CG_SPLL_FUNC_CNTL_3">CG_SPLL_FUNC_CNTL_3</dfn>				0x608</u></td></tr>
<tr><th id="43">43</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV" data-ref="_M/SPLL_FB_DIV">SPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="44">44</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV_MASK" data-ref="_M/SPLL_FB_DIV_MASK">SPLL_FB_DIV_MASK</dfn>			(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="45">45</th><td><u>#define		<dfn class="macro" id="_M/SPLL_DITHEN" data-ref="_M/SPLL_DITHEN">SPLL_DITHEN</dfn>				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/CG_MPLL_FUNC_CNTL" data-ref="_M/CG_MPLL_FUNC_CNTL">CG_MPLL_FUNC_CNTL</dfn>				0x624</u></td></tr>
<tr><th id="48">48</th><td><u>#define		<dfn class="macro" id="_M/MPLL_RESET" data-ref="_M/MPLL_RESET">MPLL_RESET</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="49">49</th><td><u>#define		<dfn class="macro" id="_M/MPLL_SLEEP" data-ref="_M/MPLL_SLEEP">MPLL_SLEEP</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="50">50</th><td><u>#define		<dfn class="macro" id="_M/MPLL_DIVEN" data-ref="_M/MPLL_DIVEN">MPLL_DIVEN</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="51">51</th><td><u>#define		<dfn class="macro" id="_M/MPLL_BYPASS_EN" data-ref="_M/MPLL_BYPASS_EN">MPLL_BYPASS_EN</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="52">52</th><td><u>#define		<dfn class="macro" id="_M/MPLL_REF_DIV" data-ref="_M/MPLL_REF_DIV">MPLL_REF_DIV</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="53">53</th><td><u>#define		<dfn class="macro" id="_M/MPLL_REF_DIV_MASK" data-ref="_M/MPLL_REF_DIV_MASK">MPLL_REF_DIV_MASK</dfn>			(0x3f &lt;&lt; 4)</u></td></tr>
<tr><th id="54">54</th><td><u>#define		<dfn class="macro" id="_M/MPLL_HILEN" data-ref="_M/MPLL_HILEN">MPLL_HILEN</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/MPLL_HILEN_MASK" data-ref="_M/MPLL_HILEN_MASK">MPLL_HILEN_MASK</dfn>				(0xf &lt;&lt; 12)</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/MPLL_LOLEN" data-ref="_M/MPLL_LOLEN">MPLL_LOLEN</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="57">57</th><td><u>#define		<dfn class="macro" id="_M/MPLL_LOLEN_MASK" data-ref="_M/MPLL_LOLEN_MASK">MPLL_LOLEN_MASK</dfn>				(0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/CG_MPLL_FUNC_CNTL_2" data-ref="_M/CG_MPLL_FUNC_CNTL_2">CG_MPLL_FUNC_CNTL_2</dfn>				0x628</u></td></tr>
<tr><th id="59">59</th><td><u>#define		<dfn class="macro" id="_M/MCLK_MUX_SEL" data-ref="_M/MCLK_MUX_SEL">MCLK_MUX_SEL</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="60">60</th><td><u>#define		<dfn class="macro" id="_M/MCLK_MUX_SEL_MASK" data-ref="_M/MCLK_MUX_SEL_MASK">MCLK_MUX_SEL_MASK</dfn>			(0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/CG_MPLL_FUNC_CNTL_3" data-ref="_M/CG_MPLL_FUNC_CNTL_3">CG_MPLL_FUNC_CNTL_3</dfn>				0x62c</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/MPLL_FB_DIV" data-ref="_M/MPLL_FB_DIV">MPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/MPLL_FB_DIV_MASK" data-ref="_M/MPLL_FB_DIV_MASK">MPLL_FB_DIV_MASK</dfn>			(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="64">64</th><td><u>#define		<dfn class="macro" id="_M/MPLL_DITHEN" data-ref="_M/MPLL_DITHEN">MPLL_DITHEN</dfn>				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/CG_TCI_MPLL_SPREAD_SPECTRUM" data-ref="_M/CG_TCI_MPLL_SPREAD_SPECTRUM">CG_TCI_MPLL_SPREAD_SPECTRUM</dfn>			0x634</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/CG_TCI_MPLL_SPREAD_SPECTRUM_2" data-ref="_M/CG_TCI_MPLL_SPREAD_SPECTRUM_2">CG_TCI_MPLL_SPREAD_SPECTRUM_2</dfn>			0x638</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                  0x63c</u></td></tr>
<tr><th id="69">69</th><td><u>#       define <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="70">70</th><td><u>#       define <dfn class="macro" id="_M/STATIC_PM_EN" data-ref="_M/STATIC_PM_EN">STATIC_PM_EN</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="71">71</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_DIS" data-ref="_M/THERMAL_PROTECTION_DIS">THERMAL_PROTECTION_DIS</dfn>                   (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="72">72</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_TYPE" data-ref="_M/THERMAL_PROTECTION_TYPE">THERMAL_PROTECTION_TYPE</dfn>                  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="73">73</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2PCIE" data-ref="_M/ENABLE_GEN2PCIE">ENABLE_GEN2PCIE</dfn>                          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="74">74</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2XSP" data-ref="_M/ENABLE_GEN2XSP">ENABLE_GEN2XSP</dfn>                           (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="75">75</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX" data-ref="_M/SW_SMIO_INDEX">SW_SMIO_INDEX</dfn>(x)                         ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="76">76</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_MASK" data-ref="_M/SW_SMIO_INDEX_MASK">SW_SMIO_INDEX_MASK</dfn>                       (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="77">77</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D2_ACPI" data-ref="_M/LOW_VOLT_D2_ACPI">LOW_VOLT_D2_ACPI</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="78">78</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D3_ACPI" data-ref="_M/LOW_VOLT_D3_ACPI">LOW_VOLT_D3_ACPI</dfn>                         (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="79">79</th><td><u>#       define <dfn class="macro" id="_M/VOLT_PWRMGT_EN" data-ref="_M/VOLT_PWRMGT_EN">VOLT_PWRMGT_EN</dfn>                           (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="80">80</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_PAD_EN" data-ref="_M/BACKBIAS_PAD_EN">BACKBIAS_PAD_EN</dfn>                          (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="81">81</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_VALUE" data-ref="_M/BACKBIAS_VALUE">BACKBIAS_VALUE</dfn>                           (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="82">82</th><td><u>#       define <dfn class="macro" id="_M/DYN_SPREAD_SPECTRUM_EN" data-ref="_M/DYN_SPREAD_SPECTRUM_EN">DYN_SPREAD_SPECTRUM_EN</dfn>                   (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="83">83</th><td><u>#       define <dfn class="macro" id="_M/AC_DC_SW" data-ref="_M/AC_DC_SW">AC_DC_SW</dfn>                                 (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/SCLK_PWRMGT_CNTL" data-ref="_M/SCLK_PWRMGT_CNTL">SCLK_PWRMGT_CNTL</dfn>                                  0x644</u></td></tr>
<tr><th id="86">86</th><td><u>#       define <dfn class="macro" id="_M/SCLK_PWRMGT_OFF" data-ref="_M/SCLK_PWRMGT_OFF">SCLK_PWRMGT_OFF</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="87">87</th><td><u>#       define <dfn class="macro" id="_M/SCLK_LOW_D1" data-ref="_M/SCLK_LOW_D1">SCLK_LOW_D1</dfn>                                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="88">88</th><td><u>#       define <dfn class="macro" id="_M/FIR_RESET" data-ref="_M/FIR_RESET">FIR_RESET</dfn>                                  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="89">89</th><td><u>#       define <dfn class="macro" id="_M/FIR_FORCE_TREND_SEL" data-ref="_M/FIR_FORCE_TREND_SEL">FIR_FORCE_TREND_SEL</dfn>                        (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="90">90</th><td><u>#       define <dfn class="macro" id="_M/FIR_TREND_MODE" data-ref="_M/FIR_TREND_MODE">FIR_TREND_MODE</dfn>                             (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="91">91</th><td><u>#       define <dfn class="macro" id="_M/DYN_GFX_CLK_OFF_EN" data-ref="_M/DYN_GFX_CLK_OFF_EN">DYN_GFX_CLK_OFF_EN</dfn>                         (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="92">92</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_ON" data-ref="_M/GFX_CLK_FORCE_ON">GFX_CLK_FORCE_ON</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="93">93</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_REQUEST_OFF" data-ref="_M/GFX_CLK_REQUEST_OFF">GFX_CLK_REQUEST_OFF</dfn>                        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="94">94</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_OFF" data-ref="_M/GFX_CLK_FORCE_OFF">GFX_CLK_FORCE_OFF</dfn>                          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="95">95</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D1" data-ref="_M/GFX_CLK_OFF_ACPI_D1">GFX_CLK_OFF_ACPI_D1</dfn>                        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="96">96</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D2" data-ref="_M/GFX_CLK_OFF_ACPI_D2">GFX_CLK_OFF_ACPI_D2</dfn>                        (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="97">97</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D3" data-ref="_M/GFX_CLK_OFF_ACPI_D3">GFX_CLK_OFF_ACPI_D3</dfn>                        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/TCI_MCLK_PWRMGT_CNTL" data-ref="_M/TCI_MCLK_PWRMGT_CNTL">TCI_MCLK_PWRMGT_CNTL</dfn>				0x648</u></td></tr>
<tr><th id="100">100</th><td><u>#       define <dfn class="macro" id="_M/MPLL_PWRMGT_OFF" data-ref="_M/MPLL_PWRMGT_OFF">MPLL_PWRMGT_OFF</dfn>                          (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="101">101</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY" data-ref="_M/DLL_READY">DLL_READY</dfn>                                (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="102">102</th><td><u>#       define <dfn class="macro" id="_M/MC_INT_CNTL" data-ref="_M/MC_INT_CNTL">MC_INT_CNTL</dfn>                              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="103">103</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA_SLEEP" data-ref="_M/MRDCKA_SLEEP">MRDCKA_SLEEP</dfn>                             (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="104">104</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB_SLEEP" data-ref="_M/MRDCKB_SLEEP">MRDCKB_SLEEP</dfn>                             (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="105">105</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC_SLEEP" data-ref="_M/MRDCKC_SLEEP">MRDCKC_SLEEP</dfn>                             (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="106">106</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD_SLEEP" data-ref="_M/MRDCKD_SLEEP">MRDCKD_SLEEP</dfn>                             (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="107">107</th><td><u>#       define <dfn class="macro" id="_M/MRDCKE_SLEEP" data-ref="_M/MRDCKE_SLEEP">MRDCKE_SLEEP</dfn>                             (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="108">108</th><td><u>#       define <dfn class="macro" id="_M/MRDCKF_SLEEP" data-ref="_M/MRDCKF_SLEEP">MRDCKF_SLEEP</dfn>                             (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="109">109</th><td><u>#       define <dfn class="macro" id="_M/MRDCKG_SLEEP" data-ref="_M/MRDCKG_SLEEP">MRDCKG_SLEEP</dfn>                             (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="110">110</th><td><u>#       define <dfn class="macro" id="_M/MRDCKH_SLEEP" data-ref="_M/MRDCKH_SLEEP">MRDCKH_SLEEP</dfn>                             (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="111">111</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA_RESET" data-ref="_M/MRDCKA_RESET">MRDCKA_RESET</dfn>                             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="112">112</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB_RESET" data-ref="_M/MRDCKB_RESET">MRDCKB_RESET</dfn>                             (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="113">113</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC_RESET" data-ref="_M/MRDCKC_RESET">MRDCKC_RESET</dfn>                             (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="114">114</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD_RESET" data-ref="_M/MRDCKD_RESET">MRDCKD_RESET</dfn>                             (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="115">115</th><td><u>#       define <dfn class="macro" id="_M/MRDCKE_RESET" data-ref="_M/MRDCKE_RESET">MRDCKE_RESET</dfn>                             (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="116">116</th><td><u>#       define <dfn class="macro" id="_M/MRDCKF_RESET" data-ref="_M/MRDCKF_RESET">MRDCKF_RESET</dfn>                             (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="117">117</th><td><u>#       define <dfn class="macro" id="_M/MRDCKG_RESET" data-ref="_M/MRDCKG_RESET">MRDCKG_RESET</dfn>                             (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="118">118</th><td><u>#       define <dfn class="macro" id="_M/MRDCKH_RESET" data-ref="_M/MRDCKH_RESET">MRDCKH_RESET</dfn>                             (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="119">119</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY_READ" data-ref="_M/DLL_READY_READ">DLL_READY_READ</dfn>                           (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="120">120</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_GAP" data-ref="_M/USE_DISPLAY_GAP">USE_DISPLAY_GAP</dfn>                          (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="121">121</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_URGENT_NORMAL" data-ref="_M/USE_DISPLAY_URGENT_NORMAL">USE_DISPLAY_URGENT_NORMAL</dfn>                (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="122">122</th><td><u>#       define <dfn class="macro" id="_M/MPLL_TURNOFF_D2" data-ref="_M/MPLL_TURNOFF_D2">MPLL_TURNOFF_D2</dfn>                          (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/TCI_DLL_CNTL" data-ref="_M/TCI_DLL_CNTL">TCI_DLL_CNTL</dfn>					0x64c</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/CG_PG_CNTL" data-ref="_M/CG_PG_CNTL">CG_PG_CNTL</dfn>					0x858</u></td></tr>
<tr><th id="126">126</th><td><u>#       define <dfn class="macro" id="_M/PWRGATE_ENABLE" data-ref="_M/PWRGATE_ENABLE">PWRGATE_ENABLE</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/CG_AT" data-ref="_M/CG_AT">CG_AT</dfn>				                0x6d4</u></td></tr>
<tr><th id="129">129</th><td><u>#define		<dfn class="macro" id="_M/CG_R" data-ref="_M/CG_R">CG_R</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="130">130</th><td><u>#define		<dfn class="macro" id="_M/CG_R_MASK" data-ref="_M/CG_R_MASK">CG_R_MASK</dfn>				(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="131">131</th><td><u>#define		<dfn class="macro" id="_M/CG_L" data-ref="_M/CG_L">CG_L</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="132">132</th><td><u>#define		<dfn class="macro" id="_M/CG_L_MASK" data-ref="_M/CG_L_MASK">CG_L_MASK</dfn>				(0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM">CG_SPLL_SPREAD_SPECTRUM</dfn>				0x790</u></td></tr>
<tr><th id="135">135</th><td><u>#define		<dfn class="macro" id="_M/SSEN" data-ref="_M/SSEN">SSEN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="136">136</th><td><u>#define		<dfn class="macro" id="_M/CLK_S" data-ref="_M/CLK_S">CLK_S</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="137">137</th><td><u>#define		<dfn class="macro" id="_M/CLK_S_MASK" data-ref="_M/CLK_S_MASK">CLK_S_MASK</dfn>				(0xfff &lt;&lt; 4)</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM_2" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM_2">CG_SPLL_SPREAD_SPECTRUM_2</dfn>			0x794</u></td></tr>
<tr><th id="139">139</th><td><u>#define		<dfn class="macro" id="_M/CLK_V" data-ref="_M/CLK_V">CLK_V</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="140">140</th><td><u>#define		<dfn class="macro" id="_M/CLK_V_MASK" data-ref="_M/CLK_V_MASK">CLK_V_MASK</dfn>				(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING" data-ref="_M/MC_ARB_DRAM_TIMING">MC_ARB_DRAM_TIMING</dfn>				0x2774</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2" data-ref="_M/MC_ARB_DRAM_TIMING2">MC_ARB_DRAM_TIMING2</dfn>				0x2778</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_RFSH_RATE" data-ref="_M/MC_ARB_RFSH_RATE">MC_ARB_RFSH_RATE</dfn>				0x27b0</u></td></tr>
<tr><th id="146">146</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0" data-ref="_M/POWERMODE0">POWERMODE0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="147">147</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0_MASK" data-ref="_M/POWERMODE0_MASK">POWERMODE0_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="148">148</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1" data-ref="_M/POWERMODE1">POWERMODE1</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="149">149</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1_MASK" data-ref="_M/POWERMODE1_MASK">POWERMODE1_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="150">150</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2" data-ref="_M/POWERMODE2">POWERMODE2</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="151">151</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2_MASK" data-ref="_M/POWERMODE2_MASK">POWERMODE2_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="152">152</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3" data-ref="_M/POWERMODE3">POWERMODE3</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="153">153</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3_MASK" data-ref="_M/POWERMODE3_MASK">POWERMODE3_MASK</dfn>				(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING_1" data-ref="_M/MC_ARB_DRAM_TIMING_1">MC_ARB_DRAM_TIMING_1</dfn>				0x27f0</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING_2" data-ref="_M/MC_ARB_DRAM_TIMING_2">MC_ARB_DRAM_TIMING_2</dfn>				0x27f4</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING_3" data-ref="_M/MC_ARB_DRAM_TIMING_3">MC_ARB_DRAM_TIMING_3</dfn>				0x27f8</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2_1" data-ref="_M/MC_ARB_DRAM_TIMING2_1">MC_ARB_DRAM_TIMING2_1</dfn>				0x27fc</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2_2" data-ref="_M/MC_ARB_DRAM_TIMING2_2">MC_ARB_DRAM_TIMING2_2</dfn>				0x2800</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2_3" data-ref="_M/MC_ARB_DRAM_TIMING2_3">MC_ARB_DRAM_TIMING2_3</dfn>				0x2804</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/MC4_IO_DQ_PAD_CNTL_D0_I0" data-ref="_M/MC4_IO_DQ_PAD_CNTL_D0_I0">MC4_IO_DQ_PAD_CNTL_D0_I0</dfn>			0x2978</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/MC4_IO_DQ_PAD_CNTL_D0_I1" data-ref="_M/MC4_IO_DQ_PAD_CNTL_D0_I1">MC4_IO_DQ_PAD_CNTL_D0_I1</dfn>			0x297c</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/MC4_IO_QS_PAD_CNTL_D0_I0" data-ref="_M/MC4_IO_QS_PAD_CNTL_D0_I0">MC4_IO_QS_PAD_CNTL_D0_I0</dfn>			0x2980</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/MC4_IO_QS_PAD_CNTL_D0_I1" data-ref="_M/MC4_IO_QS_PAD_CNTL_D0_I1">MC4_IO_QS_PAD_CNTL_D0_I1</dfn>			0x2984</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#<span data-ppcond="25">endif</span></u></td></tr>
<tr><th id="168">168</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_rv730_dpm.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_rv730_dpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
