
---------- Begin Simulation Statistics ----------
final_tick                                39829670625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658096                       # Number of bytes of host memory used
host_op_rate                                   242724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   318.47                       # Real time elapsed on the host
host_tick_rate                              125066451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72497501                       # Number of instructions simulated
sim_ops                                      77299891                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039830                       # Number of seconds simulated
sim_ticks                                 39829670625                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 288632676                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 43060436                       # number of cc regfile writes
system.cpu.committedInsts                    72497501                       # Number of Instructions Simulated
system.cpu.committedOps                      77299891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.879030                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.879030                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           41595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1704504                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate       15.253683                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage            12.912875                       # Percentage of branches executed
system.cpu.iew.exec_branches                 11174377                       # Number of branches executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.357918                       # Inst execution rate
system.cpu.iew.exec_refs                     15063161                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5263985                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1998622                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11562383                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 67                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5841353                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           103681202                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9799176                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2703930                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              86536711                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   162                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1704788                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   166                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            440                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1684110                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          20394                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 120645191                       # num instructions consuming a value
system.cpu.iew.wb_count                      85760683                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.507169                       # average fanout of values written-back
system.cpu.iew.wb_producers                  61187558                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.345741                       # insts written-back per cycle
system.cpu.iew.wb_sent                       85812732                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                101839965                       # number of integer regfile reads
system.cpu.int_regfile_writes                61992343                       # number of integer regfile writes
system.cpu.ipc                               1.137618                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.137618                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72427193     81.16%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1067084      1.20%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10477189     11.74%     94.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5269165      5.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               89240641                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    17806999                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.199539                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14613071     82.06%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    188      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2081326     11.69%     93.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1112414      6.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              107047634                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          261365407                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     85760683                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         130062945                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  103681080                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  89240641                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 119                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        26381307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1391247                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     76656639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      63685879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.401263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.991401                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15491781     24.33%     24.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            15172276     23.82%     48.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25127937     39.46%     87.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7763049     12.19%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              130836      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        63685879                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.400348                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            465737                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               14                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11562383                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5841353                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               218177765                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         63727474                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                14707895                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9310563                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1704824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5422837                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 5140751                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.798184                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2223228                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                158                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          292761                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             288864                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3897                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        10117                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        23028570                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1704337                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     59982957                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.288698                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.665930                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        24560375     40.95%     40.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        17611722     29.36%     70.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8390917     13.99%     84.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2466182      4.11%     88.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2925631      4.88%     93.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2101458      3.50%     96.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          897340      1.50%     98.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          320721      0.53%     98.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          708611      1.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     59982957                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             72497501                       # Number of instructions committed
system.cpu.commit.opsCommitted               77299891                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    13928269                       # Number of memory references committed
system.cpu.commit.loads                       8670137                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.branches                   10448363                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    71607287                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2070554                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     62457757     80.80%     80.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       913861      1.18%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8670137     11.22%     93.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5258132      6.80%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     77299891                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        708611                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     14236320                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14236320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14236320                       # number of overall hits
system.cpu.dcache.overall_hits::total        14236320                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1092                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1092                       # number of overall misses
system.cpu.dcache.overall_misses::total          1092                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     59931875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     59931875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     59931875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     59931875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14237412                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14237412                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14237412                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14237412                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54882.669414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54882.669414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54882.669414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54882.669414                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              54                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.740741                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          768                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          768                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19630625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19630625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19630625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19630625                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60588.348765                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60588.348765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60588.348765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60588.348765                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9377069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9377069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26741750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26741750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9377547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9377547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55945.083682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55945.083682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12052625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12052625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62448.834197                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62448.834197                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33190125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33190125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859865                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859865                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54055.578176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54055.578176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57847.328244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57847.328244                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        98750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           257.910443                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14236744                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          43940.567901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   257.910443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.503731                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.503731                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          56950380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         56950380                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3437959                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2009623                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  56510536                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 22973                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1704788                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4375537                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   504                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              113853101                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               6740118                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1721787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      116991460                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    14707895                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7652843                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      60257735                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3410560                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  283                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            81                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          713                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  36294944                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   517                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           63685879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.950958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.060780                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3435643      5.39%      5.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 27162705     42.65%     48.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2176848      3.42%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 30910683     48.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             63685879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.230794                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.835809                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     36293936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36293936                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     36293936                       # number of overall hits
system.cpu.icache.overall_hits::total        36293936                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1002                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1002                       # number of overall misses
system.cpu.icache.overall_misses::total          1002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56771233                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56771233                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56771233                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56771233                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     36294938                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36294938                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     36294938                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36294938                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56657.917166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56657.917166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56657.917166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56657.917166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13570                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               213                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.708920                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          318                       # number of writebacks
system.cpu.icache.writebacks::total               318                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          824                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47932487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47932487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47932487                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47932487                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58170.493932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58170.493932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58170.493932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58170.493932                       # average overall mshr miss latency
system.cpu.icache.replacements                    318                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     36293936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36293936                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1002                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56771233                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56771233                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     36294938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36294938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56657.917166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56657.917166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47932487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47932487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58170.493932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58170.493932                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           431.870888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36294760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44047.038835                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   431.870888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.843498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         145180576                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        145180576                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      420893                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2892246                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 440                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 583221                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  155                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  39829670625                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1704788                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8552653                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2005014                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2246                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  51418773                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  2405                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              107181012                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               3416668                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   356                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    172                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      6                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1600                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           132071855                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   484533389                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                139435765                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       32                       # Number of vector rename lookups
system.cpu.rename.committedMaps              94287712                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 37784143                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      71                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  67                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1929                       # count of insts added to the skid buffer
system.cpu.rob.reads                        159602598                       # The number of ROB reads
system.cpu.rob.writes                       204359852                       # The number of ROB writes
system.cpu.thread_0.numInsts                 72497501                       # Number of Instructions committed
system.cpu.thread_0.numOps                   77299891                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.079575500000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                245                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        294                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1148                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      294                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  294                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.187500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.214167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.985300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             10     62.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             3     18.75%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      6.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.683130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               14     87.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   73472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      1.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39829665000                       # Total gap between requests
system.mem_ctrls.avgGap                   27621126.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        20736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        16640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1309576.483599153580                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 520616.908817332180                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 417779.000902797445                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          824                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          324                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          294                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22042375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      9189875                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1154228184875                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26750.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28363.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 3925946207.06                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        20736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         73472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          824                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          324                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1148                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1324038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       520617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          1844655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1324038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1324038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         3214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            3214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         3214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1324038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       520617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         1847869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1139                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 260                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           10                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 9876000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               5695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           31232250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8670.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27420.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 913                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                209                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          267                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   327.430712                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   212.974453                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   298.112215                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           75     28.09%     28.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           59     22.10%     50.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           40     14.98%     65.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           26      9.74%     74.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           21      7.87%     82.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           14      5.24%     88.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            7      2.62%     90.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.75%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           23      8.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          267                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 72896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              16640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                1.830193                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.417779                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1206660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          618585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        5369280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        772560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3143883600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    606560940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14783805600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   18542217225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.537800                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38429008125                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1329900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     70762500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          771120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2763180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        584640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3143883600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    614459430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14777154240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   18540010890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.482405                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  38411617750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1329900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     88152875                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WritebackClean          322                       # Transaction distribution
system.membus.trans_dist::ReadExReq               131                       # Transaction distribution
system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           193                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1966                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          654                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2620                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        73088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        21120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   94208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1148                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.047909                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.213668                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1093     95.21%     95.21% # Request fanout histogram
system.membus.snoop_fanout::1                      55      4.79%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1148                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39829670625                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3317750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4369000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1737375                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
