{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676539531737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676539531738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 09:25:31 2023 " "Processing started: Thu Feb 16 09:25:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676539531738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676539531738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676539531738 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1676539532028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1676539533712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1676539533712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539533773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539533773 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676539534592 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1676539534592 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1676539534658 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676539534658 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/imperial/dsd_ref/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'f:/imperial/dsd_ref/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1676539534660 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/imperial/dsd_ref/db/ip/system/submodules/system_cpu_cpu.sdc " "Reading SDC File: 'f:/imperial/dsd_ref/db/ip/system/submodules/system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1676539534670 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539534702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539534702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539534702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539534702 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676539534702 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1676539534739 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539534910 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1676539534912 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539534912 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676539534913 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676539534928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.693 " "Worst-case setup slack is 10.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.693               0.000 sopc_clk  " "   10.693               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539535110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 sopc_clk  " "    0.105               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 altera_reserved_tck  " "    0.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539535147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.680 " "Worst-case recovery slack is 14.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.680               0.000 sopc_clk  " "   14.680               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.908               0.000 altera_reserved_tck  " "   47.908               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539535164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 sopc_clk  " "    0.408               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 altera_reserved_tck  " "    0.798               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539535180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.890 " "Worst-case minimum pulse width slack is 8.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.890               0.000 sopc_clk  " "    8.890               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.865               0.000 altera_reserved_tck  " "   48.865               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539535189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539535189 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.221 ns " "Worst Case Available Settling Time: 18.221 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539535221 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535221 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.693 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.693" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535253 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.693  " "Path #1: Setup slack is 10.693 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address " "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_addr\[0\] " "To Node      : system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.236      7.236  R        clock network delay " "     7.236      7.236  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.236      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address " "     7.236      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.236      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address\|q " "     7.236      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.232      0.996 FF    IC  inst\|sdram\|Equal3~6\|datab " "     8.232      0.996 FF    IC  inst\|sdram\|Equal3~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.694      0.462 FR  CELL  inst\|sdram\|Equal3~6\|combout " "     8.694      0.462 FR  CELL  inst\|sdram\|Equal3~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.211      0.517 RR    IC  inst\|sdram\|pending~3\|datac " "     9.211      0.517 RR    IC  inst\|sdram\|pending~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.634      0.423 RF  CELL  inst\|sdram\|pending~3\|combout " "     9.634      0.423 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.376      0.742 FF    IC  inst\|sdram\|Selector41~0\|datad " "    10.376      0.742 FF    IC  inst\|sdram\|Selector41~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.873      0.497 FF  CELL  inst\|sdram\|Selector41~0\|combout " "    10.873      0.497 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.445      0.572 FF    IC  inst\|sdram\|m_addr\[2\]~1\|datac " "    11.445      0.572 FF    IC  inst\|sdram\|m_addr\[2\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.859      0.414 FF  CELL  inst\|sdram\|m_addr\[2\]~1\|combout " "    11.859      0.414 FF  CELL  inst\|sdram\|m_addr\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.747      0.888 FF    IC  inst\|sdram\|Selector94~0\|datad " "    12.747      0.888 FF    IC  inst\|sdram\|Selector94~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.186      0.439 FF  CELL  inst\|sdram\|Selector94~0\|combout " "    13.186      0.439 FF  CELL  inst\|sdram\|Selector94~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.329      3.143 FF    IC  inst\|sdram\|m_addr\[0\]\|d " "    16.329      3.143 FF    IC  inst\|sdram\|m_addr\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.971      0.642 FF  CELL  system:inst\|system_sdram:sdram\|m_addr\[0\] " "    16.971      0.642 FF  CELL  system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.008      7.008  R        clock network delay " "    27.008      7.008  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.764      0.756           clock pessimism removed " "    27.764      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.664     -0.100           clock uncertainty " "    27.664     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.664      0.000     uTsu  system:inst\|system_sdram:sdram\|m_addr\[0\] " "    27.664      0.000     uTsu  system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.971 " "Data Arrival Time  :    16.971" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.664 " "Data Required Time :    27.664" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.693  " "Slack              :    10.693 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535253 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535253 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535259 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535259 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.105  " "Path #1: Hold slack is 0.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|oe " "To Node      : system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.055      6.055  R        clock network delay " "     6.055      6.055  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.055      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "     6.055      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.055      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     6.055      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.252      1.197 RR    IC  inst\|sdram\|oe\|sload " "     7.252      1.197 RR    IC  inst\|sdram\|oe\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.951      0.699 RR  CELL  system:inst\|system_sdram:sdram\|oe " "     7.951      0.699 RR  CELL  system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.602      8.602  R        clock network delay " "     8.602      8.602  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.846     -0.756           clock pessimism removed " "     7.846     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.846      0.000           clock uncertainty " "     7.846      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.846      0.000      uTh  system:inst\|system_sdram:sdram\|oe " "     7.846      0.000      uTh  system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.951 " "Data Arrival Time  :     7.951" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.846 " "Data Required Time :     7.846" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.105  " "Slack              :     0.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.122  " "Path #1: Hold slack is 0.122 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      2.155  R        clock network delay " "     2.155      2.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\] " "     2.155      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[9\]\|q " "     2.155      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.354      0.199 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|dataf " "     2.354      0.199 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.399      0.045 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|combout " "     2.399      0.045 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.399      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[8\]\|d " "     2.399      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.456      0.057 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "     2.456      0.057 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.488      2.488  R        clock network delay " "     2.488      2.488  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334     -0.154           clock pessimism removed " "     2.334     -0.154           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.000           clock uncertainty " "     2.334      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "     2.334      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.456 " "Data Arrival Time  :     2.456" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.334 " "Data Required Time :     2.334" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.122  " "Slack              :     0.122 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.680 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.680" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.680  " "Path #1: Recovery slack is 14.680 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.283      7.283  R        clock network delay " "     7.283      7.283  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.283      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.283      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.283      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.283      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.654      0.371 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     7.654      0.371 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.725      0.071 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     7.725      0.071 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.519      3.794 FF    IC  inst\|cpu\|cpu\|D_pc\[20\]\|clrn " "    11.519      3.794 FF    IC  inst\|cpu\|cpu\|D_pc\[20\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.982      0.463 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "    11.982      0.463 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.006      6.006  R        clock network delay " "    26.006      6.006  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.762      0.756           clock pessimism removed " "    26.762      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.662     -0.100           clock uncertainty " "    26.662     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.662      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "    26.662      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.982 " "Data Arrival Time  :    11.982" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.662 " "Data Required Time :    26.662" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.680  " "Slack              :    14.680 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.908 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.908  " "Path #1: Recovery slack is 47.908 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.391      2.391  R        clock network delay " "     2.391      2.391  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.391      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.391      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.391      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.391      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.744      1.353 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.744      1.353 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.210      0.466 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.210      0.466 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.385      2.385  F        clock network delay " "    52.385      2.385  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.428      0.043           clock pessimism removed " "    52.428      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.118     -0.310           clock uncertainty " "    52.118     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.118      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.118      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.210 " "Data Arrival Time  :     4.210" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.118 " "Data Required Time :    52.118" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.908  " "Slack              :    47.908 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.408 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.408" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.408  " "Path #1: Removal slack is 0.408 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_data\[1\] " "To Node      : system:inst\|system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.089      6.089  R        clock network delay " "     6.089      6.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.089      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.089      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.089      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.089      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.540      1.451 RR    IC  inst\|sdram\|m_data\[1\]\|clrn " "     7.540      1.451 RR    IC  inst\|sdram\|m_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.982      0.442 RF  CELL  system:inst\|system_sdram:sdram\|m_data\[1\] " "     7.982      0.442 RF  CELL  system:inst\|system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.330      8.330  R        clock network delay " "     8.330      8.330  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.574     -0.756           clock pessimism removed " "     7.574     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.574      0.000           clock uncertainty " "     7.574      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.574      0.000      uTh  system:inst\|system_sdram:sdram\|m_data\[1\] " "     7.574      0.000      uTh  system:inst\|system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.982 " "Data Arrival Time  :     7.982" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.574 " "Data Required Time :     7.574" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.408  " "Slack              :     0.408 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.798 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.798" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535325 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.798  " "Path #1: Removal slack is 0.798 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.083      2.083  R        clock network delay " "     2.083      2.083  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.083      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.083      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.083      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.083      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.888      0.805 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\|clrn " "     2.888      0.805 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.431 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "     3.319      0.431 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.564      2.564  R        clock network delay " "     2.564      2.564  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.521     -0.043           clock pessimism removed " "     2.521     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.521      0.000           clock uncertainty " "     2.521      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.521      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "     2.521      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.319 " "Data Arrival Time  :     3.319" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.521 " "Data Required Time :     2.521" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.798  " "Slack              :     0.798 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539535325 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539535325 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676539535327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676539535372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676539539423 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539539682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539539682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539539682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539539682 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676539539682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539539852 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1676539539854 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539539854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.876 " "Worst-case setup slack is 10.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.876               0.000 sopc_clk  " "   10.876               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539539937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 sopc_clk  " "    0.035               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 altera_reserved_tck  " "    0.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539539966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.914 " "Worst-case recovery slack is 14.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.914               0.000 sopc_clk  " "   14.914               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.105               0.000 altera_reserved_tck  " "   48.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539539978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.329 " "Worst-case removal slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 sopc_clk  " "    0.329               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 altera_reserved_tck  " "    0.705               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539539990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.919 " "Worst-case minimum pulse width slack is 8.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.919               0.000 sopc_clk  " "    8.919               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.858               0.000 altera_reserved_tck  " "   48.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539539995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539539995 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.274 ns " "Worst Case Available Settling Time: 18.274 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539540022 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.876 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.876" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540049 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540049 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.876  " "Path #1: Setup slack is 10.876 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address " "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_addr\[0\] " "To Node      : system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.192      7.192  R        clock network delay " "     7.192      7.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.192      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address " "     7.192      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.192      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address\|q " "     7.192      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.127      0.935 FF    IC  inst\|sdram\|Equal3~6\|datab " "     8.127      0.935 FF    IC  inst\|sdram\|Equal3~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.630      0.503 FR  CELL  inst\|sdram\|Equal3~6\|combout " "     8.630      0.503 FR  CELL  inst\|sdram\|Equal3~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.095      0.465 RR    IC  inst\|sdram\|pending~3\|datac " "     9.095      0.465 RR    IC  inst\|sdram\|pending~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.558      0.463 RF  CELL  inst\|sdram\|pending~3\|combout " "     9.558      0.463 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.262      0.704 FF    IC  inst\|sdram\|Selector41~0\|datad " "    10.262      0.704 FF    IC  inst\|sdram\|Selector41~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.805      0.543 FF  CELL  inst\|sdram\|Selector41~0\|combout " "    10.805      0.543 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.332      0.527 FF    IC  inst\|sdram\|m_addr\[2\]~1\|datac " "    11.332      0.527 FF    IC  inst\|sdram\|m_addr\[2\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.781      0.449 FF  CELL  inst\|sdram\|m_addr\[2\]~1\|combout " "    11.781      0.449 FF  CELL  inst\|sdram\|m_addr\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.623      0.842 FF    IC  inst\|sdram\|Selector94~0\|datad " "    12.623      0.842 FF    IC  inst\|sdram\|Selector94~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.101      0.478 FF  CELL  inst\|sdram\|Selector94~0\|combout " "    13.101      0.478 FF  CELL  inst\|sdram\|Selector94~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.128      3.027 FF    IC  inst\|sdram\|m_addr\[0\]\|d " "    16.128      3.027 FF    IC  inst\|sdram\|m_addr\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.784      0.656 FF  CELL  system:inst\|system_sdram:sdram\|m_addr\[0\] " "    16.784      0.656 FF  CELL  system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.087      7.087  R        clock network delay " "    27.087      7.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.760      0.673           clock pessimism removed " "    27.760      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.660     -0.100           clock uncertainty " "    27.660     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.660      0.000     uTsu  system:inst\|system_sdram:sdram\|m_addr\[0\] " "    27.660      0.000     uTsu  system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.784 " "Data Arrival Time  :    16.784" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.660 " "Data Required Time :    27.660" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.876  " "Slack              :    10.876 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540050 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540050 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540056 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540056 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540056 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.035 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.035" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.035  " "Path #1: Hold slack is 0.035 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|oe " "To Node      : system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.102      6.102  R        clock network delay " "     6.102      6.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.102      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "     6.102      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.102      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     6.102      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.242      1.140 RR    IC  inst\|sdram\|oe\|sload " "     7.242      1.140 RR    IC  inst\|sdram\|oe\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.958      0.716 RR  CELL  system:inst\|system_sdram:sdram\|oe " "     7.958      0.716 RR  CELL  system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.596      8.596  R        clock network delay " "     8.596      8.596  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923     -0.673           clock pessimism removed " "     7.923     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      0.000           clock uncertainty " "     7.923      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      0.000      uTh  system:inst\|system_sdram:sdram\|oe " "     7.923      0.000      uTh  system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.958 " "Data Arrival Time  :     7.958" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.923 " "Data Required Time :     7.923" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.035  " "Slack              :     0.035 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540078 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540085 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540085 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.111  " "Path #1: Hold slack is 0.111 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.095      2.095  R        clock network delay " "     2.095      2.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.095      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\] " "     2.095      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.095      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[9\]\|q " "     2.095      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.272      0.177 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|dataf " "     2.272      0.177 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.320      0.048 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|combout " "     2.320      0.048 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.320      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[8\]\|d " "     2.320      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.379      0.059 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "     2.379      0.059 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.411      2.411  R        clock network delay " "     2.411      2.411  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.268     -0.143           clock pessimism removed " "     2.268     -0.143           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.268      0.000           clock uncertainty " "     2.268      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.268      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "     2.268      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.379 " "Data Arrival Time  :     2.379" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.268 " "Data Required Time :     2.268" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.111  " "Slack              :     0.111 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540086 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.914 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.914" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540098 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540098 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.914  " "Path #1: Recovery slack is 14.914 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.251      7.251  R        clock network delay " "     7.251      7.251  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.251      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.251      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.251      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.251      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.591      0.340 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     7.591      0.340 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.667      0.076 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     7.667      0.076 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.263      3.596 FF    IC  inst\|cpu\|cpu\|D_pc\[20\]\|clrn " "    11.263      3.596 FF    IC  inst\|cpu\|cpu\|D_pc\[20\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.715      0.452 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "    11.715      0.452 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.056      6.056  R        clock network delay " "    26.056      6.056  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.729      0.673           clock pessimism removed " "    26.729      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.629     -0.100           clock uncertainty " "    26.629     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.629      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "    26.629      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.715 " "Data Arrival Time  :    11.715" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.629 " "Data Required Time :    26.629" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.914  " "Slack              :    14.914 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540099 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540099 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.105 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.105  " "Path #1: Recovery slack is 48.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.297      2.297  R        clock network delay " "     2.297      2.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.297      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.297      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.297      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.297      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.589      1.292 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.589      1.292 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.045      0.456 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.045      0.456 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.420      2.420  F        clock network delay " "    52.420      2.420  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.460      0.040           clock pessimism removed " "    52.460      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.150     -0.310           clock uncertainty " "    52.150     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.150      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.150      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.045 " "Data Arrival Time  :     4.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.150 " "Data Required Time :    52.150" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.105  " "Slack              :    48.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540103 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.329 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540115 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.329  " "Path #1: Removal slack is 0.329 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\] " "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.138      6.138  R        clock network delay " "     6.138      6.138  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.138      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.138      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.138      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.138      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.527      1.389 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     7.527      1.389 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.822      0.295 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\] " "     7.822      0.295 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.166      8.166  R        clock network delay " "     8.166      8.166  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.493     -0.673           clock pessimism removed " "     7.493     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.493      0.000           clock uncertainty " "     7.493      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.493      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\] " "     7.493      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.822 " "Data Arrival Time  :     7.822" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.493 " "Data Required Time :     7.493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.329  " "Slack              :     0.329 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540115 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540115 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.705 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.705" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540118 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.705  " "Path #1: Removal slack is 0.705 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.002      2.002  R        clock network delay " "     2.002      2.002  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.002      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.002      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.002      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.002      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.728      0.726 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\|clrn " "     2.728      0.726 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.149      0.421 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "     3.149      0.421 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      2.484  R        clock network delay " "     2.484      2.484  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.444     -0.040           clock pessimism removed " "     2.444     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.444      0.000           clock uncertainty " "     2.444      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.444      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "     2.444      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.149 " "Data Arrival Time  :     3.149" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.444 " "Data Required Time :     2.444" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.705  " "Slack              :     0.705 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539540119 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539540119 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676539540120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676539540408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676539544102 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539544356 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539544356 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539544356 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539544356 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676539544356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544518 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1676539544520 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.485 " "Worst-case setup slack is 14.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.485               0.000 sopc_clk  " "   14.485               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539544548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 altera_reserved_tck  " "    0.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 sopc_clk  " "    0.083               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539544575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.370 " "Worst-case recovery slack is 16.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.370               0.000 sopc_clk  " "   16.370               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.125               0.000 altera_reserved_tck  " "   49.125               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539544588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.327 " "Worst-case removal slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 sopc_clk  " "    0.327               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539544601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.495 " "Worst-case minimum pulse width slack is 8.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.495               0.000 sopc_clk  " "    8.495               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.776               0.000 altera_reserved_tck  " "   48.776               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539544608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539544608 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.876 ns " "Worst Case Available Settling Time: 18.876 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539544631 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544631 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.485 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.485" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.485  " "Path #1: Setup slack is 14.485 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_mem_baddr\[16\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_mem_baddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_pipe_flush " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_pipe_flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      3.945  R        clock network delay " "     3.945      3.945  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_mem_baddr\[16\] " "     3.945      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_mem_baddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[16\]\|q " "     3.945      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.983      1.038 FF    IC  inst\|cpu\|cpu\|M_dc_raw_hazard~4\|dataa " "     4.983      1.038 FF    IC  inst\|cpu\|cpu\|M_dc_raw_hazard~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.204      0.221 FF  CELL  inst\|cpu\|cpu\|M_dc_raw_hazard~4\|combout " "     5.204      0.221 FF  CELL  inst\|cpu\|cpu\|M_dc_raw_hazard~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.006      0.802 FF    IC  inst\|cpu\|cpu\|M_dc_raw_hazard~8\|datae " "     6.006      0.802 FF    IC  inst\|cpu\|cpu\|M_dc_raw_hazard~8\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.126      0.120 FF  CELL  inst\|cpu\|cpu\|M_dc_raw_hazard~8\|combout " "     6.126      0.120 FF  CELL  inst\|cpu\|cpu\|M_dc_raw_hazard~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.702      0.576 FF    IC  inst\|cpu\|cpu\|M_dc_raw_hazard~13\|datac " "     6.702      0.576 FF    IC  inst\|cpu\|cpu\|M_dc_raw_hazard~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.907      0.205 FF  CELL  inst\|cpu\|cpu\|M_dc_raw_hazard~13\|combout " "     6.907      0.205 FF  CELL  inst\|cpu\|cpu\|M_dc_raw_hazard~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.723      0.816 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_nxt~0\|datac " "     7.723      0.816 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_nxt~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.922      0.199 FF  CELL  inst\|cpu\|cpu\|A_pipe_flush_nxt~0\|combout " "     7.922      0.199 FF  CELL  inst\|cpu\|cpu\|A_pipe_flush_nxt~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.528      0.606 FF    IC  inst\|cpu\|cpu\|M_pipe_flush_nxt\|datae " "     8.528      0.606 FF    IC  inst\|cpu\|cpu\|M_pipe_flush_nxt\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.624      0.096 FR  CELL  inst\|cpu\|cpu\|M_pipe_flush_nxt\|combout " "     8.624      0.096 FR  CELL  inst\|cpu\|cpu\|M_pipe_flush_nxt\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.968      0.344 RR    IC  inst\|cpu\|cpu\|M_pipe_flush~feeder\|dataf " "     8.968      0.344 RR    IC  inst\|cpu\|cpu\|M_pipe_flush~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.006      0.038 RR  CELL  inst\|cpu\|cpu\|M_pipe_flush~feeder\|combout " "     9.006      0.038 RR  CELL  inst\|cpu\|cpu\|M_pipe_flush~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.006      0.000 RR    IC  inst\|cpu\|cpu\|M_pipe_flush\|d " "     9.006      0.000 RR    IC  inst\|cpu\|cpu\|M_pipe_flush\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.134      0.128 RR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_pipe_flush " "     9.134      0.128 RR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_pipe_flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.322      3.322  R        clock network delay " "    23.322      3.322  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.719      0.397           clock pessimism removed " "    23.719      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.619     -0.100           clock uncertainty " "    23.619     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.619      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_pipe_flush " "    23.619      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|M_pipe_flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.134 " "Data Arrival Time  :     9.134" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.619 " "Data Required Time :    23.619" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.485  " "Slack              :    14.485 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544662 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544662 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544662 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544669 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.023  " "Path #1: Hold slack is 0.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.046      1.046  R        clock network delay " "     1.046      1.046  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.046      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\] " "     1.046      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.046      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[9\]\|q " "     1.046      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163      0.117 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|dataf " "     1.163      0.117 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.188      0.025 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|combout " "     1.188      0.025 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.188      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[8\]\|d " "     1.188      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.026 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "     1.214      0.026 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.267      1.267  R        clock network delay " "     1.267      1.267  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.191     -0.076           clock pessimism removed " "     1.191     -0.076           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.191      0.000           clock uncertainty " "     1.191      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.191      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "     1.191      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.214 " "Data Arrival Time  :     1.214" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.191 " "Data Required Time :     1.191" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.023  " "Slack              :     0.023 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544669 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544669 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.083  " "Path #1: Hold slack is 0.083 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|oe " "To Node      : system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      3.334  R        clock network delay " "     3.334      3.334  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "     3.334      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     3.334      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.016      0.682 RR    IC  inst\|sdram\|oe\|sload " "     4.016      0.682 RR    IC  inst\|sdram\|oe\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.372      0.356 RR  CELL  system:inst\|system_sdram:sdram\|oe " "     4.372      0.356 RR  CELL  system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.686      4.686  R        clock network delay " "     4.686      4.686  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.289     -0.397           clock pessimism removed " "     4.289     -0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.289      0.000           clock uncertainty " "     4.289      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.289      0.000      uTh  system:inst\|system_sdram:sdram\|oe " "     4.289      0.000      uTh  system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.372 " "Data Arrival Time  :     4.372" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.289 " "Data Required Time :     4.289" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.083  " "Slack              :     0.083 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.370 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.370" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544703 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.370  " "Path #1: Recovery slack is 16.370 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_dc_wb_line\[0\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_dc_wb_line\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.976      3.976  R        clock network delay " "     3.976      3.976  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.976      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.976      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.976      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.976      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.187      0.211 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     4.187      0.211 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.226      0.039 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.226      0.039 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.202      2.976 FF    IC  inst\|cpu\|cpu\|A_dc_wb_line\[0\]\|clrn " "     7.202      2.976 FF    IC  inst\|cpu\|cpu\|A_dc_wb_line\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.433      0.231 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_dc_wb_line\[0\] " "     7.433      0.231 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_dc_wb_line\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.323      3.323  R        clock network delay " "    23.323      3.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.903      0.580           clock pessimism removed " "    23.903      0.580           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.803     -0.100           clock uncertainty " "    23.803     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.803      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_dc_wb_line\[0\] " "    23.803      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_dc_wb_line\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.433 " "Data Arrival Time  :     7.433" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.803 " "Data Required Time :    23.803" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.370  " "Slack              :    16.370 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544703 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544703 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.125 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.125" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.125  " "Path #1: Recovery slack is 49.125 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      1.207  R        clock network delay " "     1.207      1.207  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.207      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.207      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.107      0.900 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.107      0.900 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.337      0.230 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.337      0.230 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.754      1.754  F        clock network delay " "    51.754      1.754  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.772      0.018           clock pessimism removed " "    51.772      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.462     -0.310           clock uncertainty " "    51.462     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.462      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.462      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.337 " "Data Arrival Time  :     2.337" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.462 " "Data Required Time :    51.462" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.125  " "Slack              :    49.125 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544706 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.327 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.327" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544718 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.327  " "Path #1: Removal slack is 0.327 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\] " "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.353      3.353  R        clock network delay " "     3.353      3.353  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.353      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.353      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.353      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.353      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.257      0.904 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     4.257      0.904 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.409      0.152 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\] " "     4.409      0.152 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.479      4.479  R        clock network delay " "     4.479      4.479  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082     -0.397           clock pessimism removed " "     4.082     -0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.000           clock uncertainty " "     4.082      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\] " "     4.082      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.409 " "Data Arrival Time  :     4.409" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.082 " "Data Required Time :     4.082" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.327  " "Slack              :     0.327 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544718 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544718 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544721 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.358  " "Path #1: Removal slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.998      0.998  R        clock network delay " "     0.998      0.998  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.998      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.998      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.998      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.998      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.470      0.472 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\|clrn " "     1.470      0.472 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.210 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "     1.680      0.210 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      1.340  R        clock network delay " "     1.340      1.340  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.322     -0.018           clock pessimism removed " "     1.322     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.322      0.000           clock uncertainty " "     1.322      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.322      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "     1.322      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.680 " "Data Arrival Time  :     1.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.322 " "Data Required Time :     1.322" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539544722 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539544722 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676539544723 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539545037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539545037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539545037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676539545037 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676539545037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545227 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1676539545228 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.997 " "Worst-case setup slack is 14.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.997               0.000 sopc_clk  " "   14.997               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539545263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 altera_reserved_tck  " "    0.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 sopc_clk  " "    0.031               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539545298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.810 " "Worst-case recovery slack is 16.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.810               0.000 sopc_clk  " "   16.810               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.313               0.000 altera_reserved_tck  " "   49.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539545312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.237 " "Worst-case removal slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 sopc_clk  " "    0.237               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 altera_reserved_tck  " "    0.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539545327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.449 " "Worst-case minimum pulse width slack is 8.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.449               0.000 sopc_clk  " "    8.449               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.764               0.000 altera_reserved_tck  " "   48.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676539545334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676539545334 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.983 ns " "Worst Case Available Settling Time: 18.983 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676539545358 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545358 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.997 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.997" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.997  " "Path #1: Setup slack is 14.997 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address " "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_addr\[0\] " "To Node      : system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.824      3.824  R        clock network delay " "     3.824      3.824  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.824      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address " "     3.824      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.824      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address\|q " "     3.824      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.418      0.594 FF    IC  inst\|sdram\|Equal3~6\|datab " "     4.418      0.594 FF    IC  inst\|sdram\|Equal3~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.626      0.208 FR  CELL  inst\|sdram\|Equal3~6\|combout " "     4.626      0.208 FR  CELL  inst\|sdram\|Equal3~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.887      0.261 RR    IC  inst\|sdram\|pending~3\|datac " "     4.887      0.261 RR    IC  inst\|sdram\|pending~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.091      0.204 RF  CELL  inst\|sdram\|pending~3\|combout " "     5.091      0.204 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.505      0.414 FF    IC  inst\|sdram\|Selector41~0\|datad " "     5.505      0.414 FF    IC  inst\|sdram\|Selector41~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.741      0.236 FF  CELL  inst\|sdram\|Selector41~0\|combout " "     5.741      0.236 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.065      0.324 FF    IC  inst\|sdram\|m_addr\[2\]~1\|datac " "     6.065      0.324 FF    IC  inst\|sdram\|m_addr\[2\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.259      0.194 FF  CELL  inst\|sdram\|m_addr\[2\]~1\|combout " "     6.259      0.194 FF  CELL  inst\|sdram\|m_addr\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.750      0.491 FF    IC  inst\|sdram\|Selector94~0\|datad " "     6.750      0.491 FF    IC  inst\|sdram\|Selector94~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.955      0.205 FF  CELL  inst\|sdram\|Selector94~0\|combout " "     6.955      0.205 FF  CELL  inst\|sdram\|Selector94~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.747      1.792 FF    IC  inst\|sdram\|m_addr\[0\]\|d " "     8.747      1.792 FF    IC  inst\|sdram\|m_addr\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.049      0.302 FF  CELL  system:inst\|system_sdram:sdram\|m_addr\[0\] " "     9.049      0.302 FF  CELL  system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.777      3.777  R        clock network delay " "    23.777      3.777  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.146      0.369           clock pessimism removed " "    24.146      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.046     -0.100           clock uncertainty " "    24.046     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.046      0.000     uTsu  system:inst\|system_sdram:sdram\|m_addr\[0\] " "    24.046      0.000     uTsu  system:inst\|system_sdram:sdram\|m_addr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.049 " "Data Arrival Time  :     9.049" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.046 " "Data Required Time :    24.046" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.997  " "Slack              :    14.997 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545399 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545399 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545399 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.008 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.008" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.008  " "Path #1: Hold slack is 0.008 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.949      0.949  R        clock network delay " "     0.949      0.949  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.949      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\] " "     0.949      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.949      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[9\]\|q " "     0.949      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.050      0.101 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|dataf " "     1.050      0.101 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.075      0.025 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|combout " "     1.075      0.025 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.075      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[8\]\|d " "     1.075      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.099      0.024 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "     1.099      0.024 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.160      1.160  R        clock network delay " "     1.160      1.160  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091     -0.069           clock pessimism removed " "     1.091     -0.069           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.000           clock uncertainty " "     1.091      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\] " "     1.091      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.099 " "Data Arrival Time  :     1.099" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.091 " "Data Required Time :     1.091" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.008  " "Slack              :     0.008 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545406 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.031 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.031  " "Path #1: Hold slack is 0.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|oe " "To Node      : system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      3.242  R        clock network delay " "     3.242      3.242  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "     3.242      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     3.242      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.880      0.638 RR    IC  inst\|sdram\|oe\|sload " "     3.880      0.638 RR    IC  inst\|sdram\|oe\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.225      0.345 RR  CELL  system:inst\|system_sdram:sdram\|oe " "     4.225      0.345 RR  CELL  system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.563      4.563  R        clock network delay " "     4.563      4.563  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.194     -0.369           clock pessimism removed " "     4.194     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.194      0.000           clock uncertainty " "     4.194      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.194      0.000      uTh  system:inst\|system_sdram:sdram\|oe " "     4.194      0.000      uTh  system:inst\|system_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.225 " "Data Arrival Time  :     4.225" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.194 " "Data Required Time :     4.194" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.031  " "Slack              :     0.031 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545434 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545434 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.810 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.810" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.810  " "Path #1: Recovery slack is 16.810 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      3.851  R        clock network delay " "     3.851      3.851  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.851      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.851      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.040      0.189 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     4.040      0.189 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.079      0.039 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.079      0.039 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.467      2.388 FF    IC  inst\|cpu\|cpu\|D_pc\[20\]\|clrn " "     6.467      2.388 FF    IC  inst\|cpu\|cpu\|D_pc\[20\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.680      0.213 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "     6.680      0.213 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.221      3.221  R        clock network delay " "    23.221      3.221  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.590      0.369           clock pessimism removed " "    23.590      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.490     -0.100           clock uncertainty " "    23.490     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.490      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\] " "    23.490      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|D_pc\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.680 " "Data Arrival Time  :     6.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.490 " "Data Required Time :    23.490" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.810  " "Slack              :    16.810 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545451 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.313 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.313" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.313  " "Path #1: Recovery slack is 49.313 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.102      1.102  R        clock network delay " "     1.102      1.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.102      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.102      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.102      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.102      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.892      0.790 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     1.892      0.790 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.107      0.215 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.107      0.215 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.713      1.713  F        clock network delay " "    51.713      1.713  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.730      0.017           clock pessimism removed " "    51.730      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.420     -0.310           clock uncertainty " "    51.420     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.420      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.420      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.107 " "Data Arrival Time  :     2.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.420 " "Data Required Time :    51.420" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.313  " "Slack              :    49.313 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.237 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.237" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.237  " "Path #1: Removal slack is 0.237 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\] " "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      3.261  R        clock network delay " "     3.261      3.261  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.261      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.261      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.079      0.818 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     4.079      0.818 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.228      0.149 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\] " "     4.228      0.149 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.360      4.360  R        clock network delay " "     4.360      4.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991     -0.369           clock pessimism removed " "     3.991     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000           clock uncertainty " "     3.991      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\] " "     3.991      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.228 " "Data Arrival Time  :     4.228" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.991 " "Data Required Time :     3.991" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.237  " "Slack              :     0.237 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545469 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.302 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.302" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545472 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.302  " "Path #1: Removal slack is 0.302 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.902      0.902  R        clock network delay " "     0.902      0.902  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.902      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.902      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.902      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.902      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.317      0.415 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\|clrn " "     1.317      0.415 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.513      0.196 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "     1.513      0.196 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      1.229  R        clock network delay " "     1.229      1.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211     -0.018           clock pessimism removed " "     1.211     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211      0.000           clock uncertainty " "     1.211      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "     1.211      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.513 " "Data Arrival Time  :     1.513" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.211 " "Data Required Time :     1.211" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.302  " "Slack              :     0.302 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1676539545472 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676539545472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676539547093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676539547093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5361 " "Peak virtual memory: 5361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676539547230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 09:25:47 2023 " "Processing ended: Thu Feb 16 09:25:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676539547230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676539547230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676539547230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676539547230 ""}
