power network design ic digit electron electron design autom integr circuit electr power distribut compon chip network conductor chip power network design ic includ analysi design network engin thi involv tradeoff network adequ perform suffici reliabl resourc requir introduct power distribut network distribut power ground voltag pad locat devic design shrink devic dimens faster switch frequenc increas power consumpt deep submicrometr technolog caus larg switch current flow power ground network degrad perform reliabl robust power distribut network essenti ensur reliabl oper circuit chip power suppli integr verif critic concern highperform design resist interconnect constitut network voltag drop network commonli refer irdrop packag suppli current pad power grid packag lead wirebond chip bump array flip chip technolog resist packag quit small induct packag lead signific caus voltag drop pad locat time vari current drawn devic die thi voltag drop refer didtdrop therefor voltag devic suppli voltag minu irdrop didtdrop excess voltag drop power grid reduc switch speed nois margin circuit inject nois lead function failur high averag current densiti lead undesir wear metal wire electromigr em therefor challeng design power distribut network achiev excel voltag regul consumpt point notwithstand wide fluctuat power demand chip build network minimum area metal layer issu promin high perform chip microprocessor sinc larg amount power distribut hierarchi mani metal layer robust power distribut network vital meet perform guarante ensur reliabl oper capacit power ground distribut network refer decoupl capacitor decap local charg storag help mitig voltag drop suppli point parasit capacit metal wire suppli devic capacit nonswitch devic capacit nwell substrat occur implicit decoupl capacit power distribut network unfortun thi implicit decoupl capacit sometim constrain voltag drop safe bound design add intent explicit decoupl capacit structur die strateg locat explicitli ad decoupl capacit free increas area leakag power consumpt chip parasit interconnect resist decoupl capacit packageinterconnect induct form complex rlc circuit ha reson frequenc reson frequenc lie close oper frequenc design larg voltag drop develop grid crux problem design power grid mani unknown veri design cycl decis structur size layout power grid veri earli stage larg chip design ha begun unfortun commerci tool focu postlayout verif power grid entir chip design complet detail inform parasit power ground current drawn transistor power grid problem reveal thi stage usual veri difficult expens prefer methodologei help design initi power grid refin progress variou design stage growth power consumpt switch speed modern high perform microprocessor didt becom grow concern high speed design clock gate prefer scheme power manag high perform design caus rapid surg current demand macroblock increas didt design reli onchip parasit capacit intent ad decoupl capacitor counteract didt variat voltag necessari model accur induct capacit packag chip analyz grid model otherwis amount decoupl ad underestim overestim necessari maintain effici analysi includ detail model critic issu analysi power grid larg size network typic node stateoftheart microprocessor simul nonlinear devic chip togeth power grid comput infeas size manag simul step nonlinear devic simul assum perfect suppli voltag current drawn devic measur devic model independ timevari current sourc simul power grid voltag drop transistor measur sinc voltag drop typic power suppli voltag error incur ignor interact devic current suppli voltag small step power grid analysi problem reduc solv linear network quit larg reduc network size exploit hierarchi power distribut model note circuit current independ signal correl block thi address deriv input individu block chip result logic simul common set chipwid input pattern import issu power grid analysi determin input pattern irdrop analysi pattern produc maximum instantan current requir wherea electromigr purpos pattern produc larg sustain averag current interest power grid analysi classifi input vector depend method vectorless method input vector pattern depend method employ search techniqu find set input pattern caus worst drop grid number method propos literatur genet algorithm search techniqu find vector pattern vector maxim total current drawn suppli network input vectorpattern depend approach comput intens limit circuit block fullchip analysi furthermor approach inher optimist underestim voltag drop thu suppli nois problem unnot vectorless approach hand aim comput upper bound worstcas drop effici manner approach advantag fast conserv sometim conserv lead overdesign literatur power network analysi deal issu comput worst voltag drop power network electromigr equal seriou concern attack ident method voltag node em analysi solv current branch voltag limit current limit wire depend layer width ic applic onli portion flow mention gate array field programm gate array fpga design exampl will onli onli design stage sinc detail usag power suppli design likewis user fpga gate array will onli analysi portion design alreadi refer electron design autom integr circuit handbook lavagno martin scheffer isbn survey field electron design autom thi summari wa deriv permiss ii chapter design analysi power suppli network david blaauw sanjay pant rajat chaudhri rajendran panda