Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:49:01 2025
| Host         : DESKTOP-N3GOD77 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pres_counter_timing_summary_routed.rpt -pb pres_counter_timing_summary_routed.pb -rpx pres_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : pres_counter
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (208)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (208)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: divider/internal_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.333        0.000                      0                   26        0.263        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          7.333        0.000                      0                   26        0.263        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 2.034ns (76.331%)  route 0.631ns (23.669%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  divider/internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    divider/internal_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  divider/internal_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    divider/internal_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 r  divider/internal_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.823    divider/internal_reg[24]_i_1_n_6
    SLICE_X1Y14          FDRE                                         r  divider/internal_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    divider/clk
    SLICE_X1Y14          FDRE                                         r  divider/internal_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    divider/internal_reg[25]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.923ns (75.302%)  route 0.631ns (24.698%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  divider/internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    divider/internal_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  divider/internal_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    divider/internal_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.712 r  divider/internal_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.712    divider/internal_reg[24]_i_1_n_7
    SLICE_X1Y14          FDRE                                         r  divider/internal_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    divider/clk
    SLICE_X1Y14          FDRE                                         r  divider/internal_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    divider/internal_reg[24]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.920ns (75.273%)  route 0.631ns (24.727%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  divider/internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    divider/internal_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.709 r  divider/internal_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.709    divider/internal_reg[20]_i_1_n_6
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    divider/clk
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    divider/internal_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 1.899ns (75.067%)  route 0.631ns (24.933%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  divider/internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    divider/internal_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.688 r  divider/internal_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.688    divider/internal_reg[20]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    divider/clk
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    divider/internal_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 1.825ns (74.316%)  route 0.631ns (25.684%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  divider/internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    divider/internal_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.614 r  divider/internal_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.614    divider/internal_reg[20]_i_1_n_5
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    divider/clk
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    divider/internal_reg[22]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.809ns (74.148%)  route 0.631ns (25.852%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  divider/internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    divider/internal_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.598 r  divider/internal_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.598    divider/internal_reg[20]_i_1_n_7
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    divider/clk
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[20]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    divider/internal_reg[20]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 1.806ns (74.116%)  route 0.631ns (25.884%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.595 r  divider/internal_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.595    divider/internal_reg[16]_i_1_n_6
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515    14.856    divider/clk
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    divider/internal_reg[17]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.785ns (73.891%)  route 0.631ns (26.109%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.574 r  divider/internal_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.574    divider/internal_reg[16]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515    14.856    divider/clk
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    divider/internal_reg[19]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.711ns (73.066%)  route 0.631ns (26.934%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.500 r  divider/internal_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.500    divider/internal_reg[16]_i_1_n_5
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515    14.856    divider/clk
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    divider/internal_reg[18]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.673ns  (required time - arrival time)
  Source:                 divider/internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.695ns (72.880%)  route 0.631ns (27.120%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.158    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  divider/internal_reg[1]/Q
                         net (fo=2, routed)           0.631     6.245    divider/internal_reg[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  divider/internal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divider/internal_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divider/internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divider/internal_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divider/internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divider/internal_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  divider/internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    divider/internal_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.484 r  divider/internal_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.484    divider/internal_reg[16]_i_1_n_7
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515    14.856    divider/clk
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[16]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    divider/internal_reg[16]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider/internal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    divider/clk
    SLICE_X1Y10          FDRE                                         r  divider/internal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider/internal_reg[11]/Q
                         net (fo=2, routed)           0.119     1.736    divider/internal_reg[11]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  divider/internal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    divider/internal_reg[8]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  divider/internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     1.991    divider/clk
    SLICE_X1Y10          FDRE                                         r  divider/internal_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    divider/internal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider/internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.477    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider/internal_reg[3]/Q
                         net (fo=2, routed)           0.119     1.737    divider/internal_reg[3]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  divider/internal_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    divider/internal_reg[0]_i_1_n_4
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     1.992    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    divider/internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider/internal_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.475    divider/clk
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider/internal_reg[19]/Q
                         net (fo=2, routed)           0.120     1.736    divider/internal_reg[19]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  divider/internal_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    divider/internal_reg[16]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     1.989    divider/clk
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    divider/internal_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider/internal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    divider/clk
    SLICE_X1Y11          FDRE                                         r  divider/internal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider/internal_reg[15]/Q
                         net (fo=2, routed)           0.120     1.737    divider/internal_reg[15]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  divider/internal_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    divider/internal_reg[12]_i_1_n_4
    SLICE_X1Y11          FDRE                                         r  divider/internal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     1.991    divider/clk
    SLICE_X1Y11          FDRE                                         r  divider/internal_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    divider/internal_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider/internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.477    divider/clk
    SLICE_X1Y9           FDRE                                         r  divider/internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider/internal_reg[7]/Q
                         net (fo=2, routed)           0.120     1.738    divider/internal_reg[7]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  divider/internal_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    divider/internal_reg[4]_i_1_n_4
    SLICE_X1Y9           FDRE                                         r  divider/internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     1.992    divider/clk
    SLICE_X1Y9           FDRE                                         r  divider/internal_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    divider/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divider/internal_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    divider/clk
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  divider/internal_reg[20]/Q
                         net (fo=2, routed)           0.114     1.729    divider/internal_reg[20]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  divider/internal_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    divider/internal_reg[20]_i_1_n_7
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    divider/clk
    SLICE_X1Y13          FDRE                                         r  divider/internal_reg[20]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    divider/internal_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    divider/clk
    SLICE_X1Y10          FDRE                                         r  divider/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider/internal_reg[8]/Q
                         net (fo=2, routed)           0.116     1.733    divider/internal_reg[8]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  divider/internal_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    divider/internal_reg[8]_i_1_n_7
    SLICE_X1Y10          FDRE                                         r  divider/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     1.991    divider/clk
    SLICE_X1Y10          FDRE                                         r  divider/internal_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    divider/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.477    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider/internal_reg[2]/Q
                         net (fo=2, routed)           0.120     1.739    divider/internal_reg[2]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  divider/internal_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    divider/internal_reg[0]_i_1_n_5
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     1.992    divider/clk
    SLICE_X1Y8           FDRE                                         r  divider/internal_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    divider/internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divider/internal_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.475    divider/clk
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider/internal_reg[16]/Q
                         net (fo=2, routed)           0.117     1.733    divider/internal_reg[16]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  divider/internal_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    divider/internal_reg[16]_i_1_n_7
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     1.989    divider/clk
    SLICE_X1Y12          FDRE                                         r  divider/internal_reg[16]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    divider/internal_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divider/internal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/internal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    divider/clk
    SLICE_X1Y11          FDRE                                         r  divider/internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider/internal_reg[12]/Q
                         net (fo=2, routed)           0.117     1.734    divider/internal_reg[12]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  divider/internal_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    divider/internal_reg[12]_i_1_n_7
    SLICE_X1Y11          FDRE                                         r  divider/internal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     1.991    divider/clk
    SLICE_X1Y11          FDRE                                         r  divider/internal_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    divider/internal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     divider/internal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    divider/internal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    divider/internal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    divider/internal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    divider/internal_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    divider/internal_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    divider/internal_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    divider/internal_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    divider/internal_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/internal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/internal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    divider/internal_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    divider/internal_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    divider/internal_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    divider/internal_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    divider/internal_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    divider/internal_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    divider/internal_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    divider/internal_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/internal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/internal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    divider/internal_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    divider/internal_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    divider/internal_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    divider/internal_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    divider/internal_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    divider/internal_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    divider/internal_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    divider/internal_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sens
                            (input port)
  Destination:            counter/internal_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 2.762ns (37.328%)  route 4.637ns (62.672%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sens (IN)
                         net (fo=0)                   0.000     0.000    sens
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sens_IBUF_inst/O
                         net (fo=2, routed)           3.813     5.282    counter/DI[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     5.406 r  counter/internal_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.406    counter/internal_counter0_carry_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.938 r  counter/internal_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.938    counter/internal_counter0_carry_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.272 r  counter/internal_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.824     7.095    counter/internal_counter0_carry__0_n_6
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.303     7.398 r  counter/internal_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.398    counter/p_0_in[6]
    SLICE_X0Y13          FDRE                                         r  counter/internal_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sens
                            (input port)
  Destination:            counter/internal_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 2.676ns (36.668%)  route 4.621ns (63.332%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sens (IN)
                         net (fo=0)                   0.000     0.000    sens
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sens_IBUF_inst/O
                         net (fo=2, routed)           3.813     5.282    counter/DI[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     5.406 r  counter/internal_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.406    counter/internal_counter0_carry_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.938 r  counter/internal_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.938    counter/internal_counter0_carry_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.160 r  counter/internal_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.808     6.968    counter/internal_counter0_carry__0_n_7
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.329     7.297 r  counter/internal_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.297    counter/p_0_in[5]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sens
                            (input port)
  Destination:            counter/internal_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 2.320ns (32.534%)  route 4.810ns (67.466%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sens (IN)
                         net (fo=0)                   0.000     0.000    sens
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sens_IBUF_inst/O
                         net (fo=2, routed)           3.813     5.282    counter/DI[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     5.406 r  counter/internal_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.406    counter/internal_counter0_carry_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.830 r  counter/internal_counter0_carry/O[1]
                         net (fo=1, routed)           0.997     6.827    counter/internal_counter0_carry_n_6
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.303     7.130 r  counter/internal_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.130    counter/p_0_in[2]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sens
                            (input port)
  Destination:            counter/internal_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 2.505ns (35.906%)  route 4.471ns (64.094%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sens (IN)
                         net (fo=0)                   0.000     0.000    sens
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sens_IBUF_inst/O
                         net (fo=2, routed)           3.813     5.282    counter/DI[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     5.406 r  counter/internal_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.406    counter/internal_counter0_carry_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.012 r  counter/internal_counter0_carry/O[3]
                         net (fo=1, routed)           0.658     6.670    counter/internal_counter0_carry_n_4
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.306     6.976 r  counter/internal_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     6.976    counter/p_0_in[4]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sens
                            (input port)
  Destination:            counter/internal_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.925ns  (logic 2.470ns (35.662%)  route 4.456ns (64.338%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sens (IN)
                         net (fo=0)                   0.000     0.000    sens
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sens_IBUF_inst/O
                         net (fo=2, routed)           3.813     5.282    counter/DI[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     5.406 r  counter/internal_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.406    counter/internal_counter0_carry_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.953 r  counter/internal_counter0_carry/O[2]
                         net (fo=1, routed)           0.643     6.595    counter/internal_counter0_carry_n_5
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.330     6.925 r  counter/internal_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.925    counter/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sens
                            (input port)
  Destination:            counter/internal_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 2.660ns (38.580%)  route 4.234ns (61.420%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sens (IN)
                         net (fo=0)                   0.000     0.000    sens
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sens_IBUF_inst/O
                         net (fo=2, routed)           3.813     5.282    counter/DI[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     5.406 r  counter/internal_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.406    counter/internal_counter0_carry_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.938 r  counter/internal_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.938    counter/internal_counter0_carry_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.177 r  counter/internal_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.421     6.598    counter/internal_counter0_carry__0_n_5
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.296     6.894 r  counter/internal_counter[7]_i_3/O
                         net (fo=1, routed)           0.000     6.894    counter/p_0_in[7]
    SLICE_X0Y13          FDRE                                         r  counter/internal_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sens
                            (input port)
  Destination:            counter/internal_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 2.167ns (31.827%)  route 4.641ns (68.173%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sens (IN)
                         net (fo=0)                   0.000     0.000    sens
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sens_IBUF_inst/O
                         net (fo=2, routed)           3.813     5.282    counter/DI[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     5.406 r  counter/internal_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.406    counter/internal_counter0_carry_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.653 r  counter/internal_counter0_carry/O[0]
                         net (fo=1, routed)           0.828     6.481    counter/internal_counter0_carry_n_7
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.327     6.808 r  counter/internal_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.808    counter/p_0_in[1]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter/internal_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 1.579ns (24.385%)  route 4.897ns (75.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.831     5.286    counter/rst_IBUF
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.124     5.410 r  counter/internal_counter[7]_i_1/O
                         net (fo=8, routed)           1.066     6.476    counter/clear
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter/internal_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 1.579ns (24.385%)  route 4.897ns (75.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.831     5.286    counter/rst_IBUF
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.124     5.410 r  counter/internal_counter[7]_i_1/O
                         net (fo=8, routed)           1.066     6.476    counter/clear
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter/internal_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 1.579ns (24.385%)  route 4.897ns (75.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.831     5.286    counter/rst_IBUF
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.124     5.410 r  counter/internal_counter[7]_i_1/O
                         net (fo=8, routed)           1.066     6.476    counter/clear
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/internal_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  counter/internal_counter_reg[0]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter/internal_counter_reg[0]/Q
                         net (fo=3, routed)           0.199     0.340    counter/Q[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.385 r  counter/internal_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.385    counter/p_0_in[0]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            counter/internal_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.279ns (41.325%)  route 0.396ns (58.675%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           0.396     0.630    counter/din_IBUF[2]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  counter/internal_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.675    counter/p_0_in[2]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            counter/internal_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.266ns (39.180%)  route 0.413ns (60.820%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  din_IBUF[1]_inst/O
                         net (fo=1, routed)           0.413     0.631    counter/din_IBUF[1]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.048     0.679 r  counter/internal_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.679    counter/p_0_in[1]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            counter/internal_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.263ns (37.243%)  route 0.443ns (62.757%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din_IBUF[7]_inst/O
                         net (fo=1, routed)           0.443     0.664    counter/din_IBUF[7]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.042     0.706 r  counter/internal_counter[7]_i_3/O
                         net (fo=1, routed)           0.000     0.706    counter/p_0_in[7]
    SLICE_X0Y13          FDRE                                         r  counter/internal_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            counter/internal_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.262ns (36.958%)  route 0.446ns (63.042%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  din_IBUF[4]_inst/O
                         net (fo=1, routed)           0.446     0.663    counter/din_IBUF[4]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.708 r  counter/internal_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.708    counter/p_0_in[4]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            counter/internal_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.276ns (37.299%)  route 0.464ns (62.701%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  din_IBUF[5]_inst/O
                         net (fo=1, routed)           0.464     0.695    counter/din_IBUF[5]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.044     0.739 r  counter/internal_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.739    counter/p_0_in[5]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            counter/internal_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.274ns (35.617%)  route 0.496ns (64.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  din_IBUF[6]_inst/O
                         net (fo=1, routed)           0.496     0.725    counter/din_IBUF[6]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.045     0.770 r  counter/internal_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.770    counter/p_0_in[6]
    SLICE_X0Y13          FDRE                                         r  counter/internal_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/internal_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/internal_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.800ns  (logic 0.434ns (54.257%)  route 0.366ns (45.743%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  counter/internal_counter_reg[1]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/internal_counter_reg[1]/Q
                         net (fo=4, routed)           0.150     0.278    counter/Q[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.200     0.478 r  counter/internal_counter0_carry/O[2]
                         net (fo=1, routed)           0.216     0.694    counter/internal_counter0_carry_n_5
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.106     0.800 r  counter/internal_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.800    counter/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  counter/internal_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.357ns (78.214%)  route 0.378ns (21.786%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  counter/internal_counter_reg[2]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/internal_counter_reg[2]/Q
                         net (fo=4, routed)           0.378     0.519    dout_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.734 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.734    dout[2]
    U15                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            counter/internal_counter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 0.266ns (15.104%)  route 1.495ns (84.896%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  load_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.484    counter/load_IBUF
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.529 r  counter/internal_counter[7]_i_2/O
                         net (fo=8, routed)           0.232     1.761    counter/internal_counter[7]_i_2_n_0
    SLICE_X0Y13          FDRE                                         r  counter/internal_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------





