 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Thu May  9 18:09:01 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 12.74%

Information: Percent of CCS-based delays = 12.54%

  Startpoint: cluster_header/I0/rst_repeater/syncff/i0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: cluster_header/I0/dbginit_repeater/repeater/i0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  cluster_header/I0/rst_repeater/syncff/i0/q_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.44 r
  cluster_header/I0/rst_repeater/syncff/i0/q_reg/QN (DFFARX1_RVT)
                                                          0.16       0.60 f
  cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/RSTB (DFFSSRX1_RVT)
                                                          0.00 &     0.60 f
  data arrival time                                                  0.60

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.53       0.53
  cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/CLK (DFFSSRX1_RVT)
                                                          0.00       0.53 r
  library hold time                                      -0.04       0.49
  data required time                                                 0.49
  --------------------------------------------------------------------------
  data required time                                                 0.49
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]/QN (DFFX1_RVT)
                                                          0.16       0.61 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]/RSTB (DFFSSRX1_RVT)
                                                          0.00 &     0.61 f
  data arrival time                                                  0.61

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]/CLK (DFFSSRX1_RVT)
                                                          0.00       0.45 r
  library hold time                                      -0.05       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]/QN (DFFX1_RVT)
                                                          0.16       0.61 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]/RSTB (DFFSSRX1_RVT)
                                                          0.00 &     0.61 f
  data arrival time                                                  0.61

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]/CLK (DFFSSRX1_RVT)
                                                          0.00       0.45 r
  library hold time                                      -0.05       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]/QN (DFFX1_RVT)
                                                          0.17       0.61 f
  U2438/Y (AO22X1_RVT)                                    0.07 &     0.68 f
  fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 &     0.68 f
  data arrival time                                                  0.68

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[4]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[4]/QN (DFFX1_RVT)
                                                          0.18       0.64 f
  fpu_mul/U482/Y (AO22X1_RVT)                             0.07 &     0.71 f
  fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[4]/D (DFFX1_RVT)
                                                          0.00 &     0.71 f
  data arrival time                                                  0.71

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  library hold time                                       0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[22]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[22]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[22]/QN (DFFX1_RVT)
                                                          0.16       0.60 f
  fpu_div/fpu_div_frac_dp/U397/Y (AND2X1_RVT)             0.08 &     0.68 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[22]/D (DFFX1_RVT)
                                                          0.00 &     0.68 f
  data arrival time                                                  0.68

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[22]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[7]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[7]/QN (DFFX1_RVT)
                                                          0.16       0.60 f
  fpu_div/fpu_div_frac_dp/U383/Y (AND2X1_RVT)             0.08 &     0.68 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[7]/D (DFFX1_RVT)
                                                          0.00 &     0.68 f
  data arrival time                                                  0.68

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[6]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[6]/QN (DFFX1_RVT)
                                                          0.16       0.60 f
  fpu_div/fpu_div_frac_dp/U382/Y (AND2X1_RVT)             0.08 &     0.68 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[6]/D (DFFX1_RVT)
                                                          0.00 &     0.68 f
  data arrival time                                                  0.68

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[8]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[8]/QN (DFFX1_RVT)
                                                          0.18       0.64 f
  fpu_mul/U490/Y (AO22X1_RVT)                             0.07 &     0.71 f
  fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[8]/D (DFFX1_RVT)
                                                          0.00 &     0.71 f
  data arrival time                                                  0.71

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  library hold time                                       0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.43       0.43
  fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.43 r
  fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg[0]/QN (DFFX1_RVT)
                                                          0.19       0.62 f
  fpu_mul/U345/Y (AND2X1_RVT)                             0.08 &     0.71 f
  fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[1]/D (DFFX1_RVT)
                                                          0.00 &     0.71 f
  data arrival time                                                  0.71

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  library hold time                                       0.02       0.47
  data required time                                                 0.47
  --------------------------------------------------------------------------
  data required time                                                 0.47
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[6]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[6]/QN (DFFX1_RVT)
                                                          0.18       0.64 f
  fpu_mul/U486/Y (AO22X1_RVT)                             0.07 &     0.71 f
  fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[6]/D (DFFX1_RVT)
                                                          0.00 &     0.71 f
  data arrival time                                                  0.71

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  library hold time                                       0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[23]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[23]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[23]/QN (DFFX1_RVT)
                                                          0.15       0.60 f
  fpu_div/fpu_div_frac_dp/U398/Y (AND2X1_RVT)             0.08 &     0.68 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[23]/D (DFFX1_RVT)
                                                          0.00 &     0.68 f
  data arrival time                                                  0.68

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[23]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[0]/QN (DFFX1_RVT)
                                                          0.18       0.64 f
  fpu_mul/U173/Y (AND2X1_RVT)                             0.07 &     0.71 f
  fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 &     0.71 f
  data arrival time                                                  0.71

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  library hold time                                       0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[15]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[15]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[15]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[15]/QN (DFFX1_RVT)
                                                          0.16       0.61 f
  fpu_div/fpu_div_frac_dp/U391/Y (AND2X1_RVT)             0.08 &     0.69 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[15]/D (DFFX1_RVT)
                                                          0.00 &     0.69 f
  data arrival time                                                  0.69

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[15]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[26]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[26]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[26]/QN (DFFX1_RVT)
                                                          0.15       0.60 f
  fpu_div/fpu_div_frac_dp/U401/Y (AND2X1_RVT)             0.08 &     0.68 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[26]/D (DFFX1_RVT)
                                                          0.00 &     0.68 f
  data arrival time                                                  0.68

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[26]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[11]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[11]/QN (DFFX1_RVT)
                                                          0.16       0.60 f
  fpu_div/fpu_div_frac_dp/U387/Y (AND2X1_RVT)             0.08 &     0.68 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[11]/D (DFFX1_RVT)
                                                          0.00 &     0.68 f
  data arrival time                                                  0.68

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[10]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[10]/QN (DFFX1_RVT)
                                                          0.16       0.61 f
  fpu_div/fpu_div_frac_dp/U386/Y (AND2X1_RVT)             0.08 &     0.69 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[10]/D (DFFX1_RVT)
                                                          0.00 &     0.69 f
  data arrival time                                                  0.69

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.41       0.41
  fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.41 r
  fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.18       0.59 f
  fpu_add/U1028/Y (AO22X1_RVT)                            0.07 &     0.66 f
  fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 &     0.66 f
  data arrival time                                                  0.66

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.41       0.41
  fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.41 r
  library hold time                                       0.02       0.42
  data required time                                                 0.42
  --------------------------------------------------------------------------
  data required time                                                 0.42
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[34]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[34]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[34]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[34]/QN (DFFX1_RVT)
                                                          0.16       0.61 f
  fpu_div/fpu_div_frac_dp/U409/Y (AND2X1_RVT)             0.08 &     0.69 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[34]/D (DFFX1_RVT)
                                                          0.00 &     0.69 f
  data arrival time                                                  0.69

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[34]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.00       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/QN (DFFX1_RVT)
                                                          0.16       0.62 r
  fpu_add/U80/Y (OAI22X1_RVT)                             0.09 &     0.71 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 &     0.71 f
  data arrival time                                                  0.71

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.46       0.46
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.46 r
  library hold time                                       0.01       0.47
  data required time                                                 0.47
  --------------------------------------------------------------------------
  data required time                                                 0.47
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


1
