ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Starting: 'exewrap @__cpld_debug_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn cpld_debug.xst -ofn cpld_debug.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn cpld_debug.xst -ofn cpld_debug.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : cpld_debug.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : cpld_debug
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : cpld_debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

Analyzing Entity <cpld_debug> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd (Line 128). The following signals are missing in the proce
ss sensitivity list:
   d_a1560, sd_hd_1560, rcbyp, smptebp1560.
INFO:Xst:1219 - Contents of register <d_a1560> in unit <cpld_debug> never changes during circuit operation. The register is 
replaced by logic.
INFO:Xst:1219 - Contents of register <sd_hd_1560> in unit <cpld_debug> never changes during circuit operation. The register 
is replaced by logic.
INFO:Xst:1219 - Contents of register <smptebp1560> in unit <cpld_debug> never changes during circuit operation. The register
 is replaced by logic.
INFO:Xst:1219 - Contents of register <da1560_sig> in unit <cpld_debug> never changes during circuit operation. The register 
is replaced by logic.
INFO:Xst:1219 - Contents of register <sd_hd_1560_sig> in unit <cpld_debug> never changes during circuit operation. The regis
ter is replaced by logic.
INFO:Xst:1219 - Contents of register <rcbyp_sig> in unit <cpld_debug> never changes during circuit operation. The register i
s replaced by logic.
INFO:Xst:1219 - Contents of register <smptebp1560_sig> in unit <cpld_debug> never changes during circuit operation. The regi
ster is replaced by logic.
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd.
WARNING:Xst:646 - Signal <ms1560> is assigned but never used.
WARNING:Xst:646 - Signal <da1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <sd_hd_1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <rcbyp_sig> is assigned but never used.
WARNING:Xst:646 - Signal <smptebp1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:647 - Input <crc_error> is never used.
WARNING:Xst:647 - Input <error> is never used.
WARNING:Xst:647 - Input <operate> is never used.
WARNING:Xst:647 - Input <vid_det> is never used.
WARNING:Xst:649 - Inout <cpudat<1>> is never used.
WARNING:Xst:649 - Inout <cpudat<0>> is never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1220 - Output <rstpll> is never assigned. Tied to value 0.
Unit <cpld_debug> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...

Optimizing unit <cpld_debug> ...
=========================================================================
Final Results
Output File Name                   : cpld_debug
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 54
# I/Os                             : 52

=========================================================================
CPU : 5.99 / 6.86 s | Elapsed : 6.00 / 6.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @7600.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp cpld_debug ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -p XC9500XL cpld_debug.ngc
cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/cpld_debug/cpld_debug.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N58' has no load
WARNING:NgdBuild:454 - logical net 'N61' has no load
WARNING:NgdBuild:454 - logical net 'N64' has no load
WARNING:NgdBuild:454 - logical net 'N71' has no load
WARNING:NgdBuild:454 - logical net 'N74' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp cpld_debug.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
Considering device XC95144XL-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks..........

Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp cpld_debug.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i cpld_debug -r int -a -l cpld_debug.log -n cpld_debug '


Starting: 'hprep6 -i cpld_debug -r int -a -l cpld_debug.log -n cpld_debug '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

Launching: 'impact -f __impact.rsp'



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/CPLD_DEBUG is now defined in a different file: was F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd, now is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd
WARNING:HDLParsers:3215 - Unit work/CPLD_DEBUG/BEHAVIORAL is now defined in a different file: was F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd, now is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -p xc9500xl cpld_debug.ngc
cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
ERROR:NgdBuild:755 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cpld_debug.ucf".

Writing NGDBUILD log file "cpld_debug.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -p xc9500xl cpld_debug.ngc
cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
ERROR:NgdBuild:755 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cpld_debug.ucf".

Writing NGDBUILD log file "cpld_debug.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -p xc9500xl cpld_debug.ngc
cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
ERROR:NgdBuild:755 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cpld_debug.ucf".

Writing NGDBUILD log file "cpld_debug.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.ngc
deleting xst
deleting cpld_debug.ptf
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug._prj
deleting cpld_debug_ngdbuild.nav
deleting _ngo
deleting cpld_debug.jed
deleting cpld_debug.gyd
deleting cpld_debug.jed
deleting cpld_debug.pnx
deleting cpld_debug.rpt
deleting cpld_debug.vm6
deleting cpld_debug.syr
deleting cpld_debug.cup
deleting cpld_debug._prj
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -p xc9500xl cpld_debug.ngc
cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
ERROR:NgdBuild:755 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cpld_debug.ucf".

Writing NGDBUILD log file "cpld_debug.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36176 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.01i - CPLD Optimizer/Partitioner G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks

Process interrupted by the user.

ERROR: Fit failed
Reason: 
Process "Fit" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -p xc9500xl cpld_debug.ngc
cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
ERROR:NgdBuild:755 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cpld_debug.ucf".

Writing NGDBUILD log file "cpld_debug.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36176 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.01i - CPLD Optimizer/Partitioner G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.01i - Programming File Generator G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1306 - Output <ancihd> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:647 - Input <vid_det> is never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <scrbyp> is never assigned.
WARNING:Xst:1306 - Output <amhd> is never assigned.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <dscbyp> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:647 - Input <operate> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <mutehd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:647 - Input <error> is never used.
WARNING:Xst:647 - Input <crc_error> is never used.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <vmhd> is never assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1306 - Output <m_d_hd> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <hddmb_error> is never used or assigned.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <vid_det_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <operate_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 307 in 'cpld_debug.ucf': Could not find net(s) 'scrbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 366 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 367 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 368 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 369 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<3>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 370 in 'cpld_debug.ucf': Could not find net(s)
   'amhd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 371 in 'cpld_debug.ucf': Could not find net(s)
   'amhd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 372 in 'cpld_debug.ucf': Could not find net(s) 'dscbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 373 in 'cpld_debug.ucf': Could not find net(s) 'mutehd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 374 in 'cpld_debug.ucf': Could not find net(s) 'ancihd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 375 in 'cpld_debug.ucf': Could not find net(s) 'm_d_hd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36176 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.01i - CPLD Optimizer/Partitioner G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 12 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.01i - Programming File Generator G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1306 - Output <ancihd> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:647 - Input <vid_det> is never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <scrbyp> is never assigned.
WARNING:Xst:1306 - Output <amhd> is never assigned.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <dscbyp> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:647 - Input <operate> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <mutehd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:647 - Input <error> is never used.
WARNING:Xst:647 - Input <crc_error> is never used.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <vmhd> is never assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1306 - Output <m_d_hd> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <hddmb_error> is never used or assigned.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <vid_det_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <operate_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 307 in 'cpld_debug.ucf': Could not find net(s) 'scrbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 366 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 367 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 368 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 369 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<3>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 370 in 'cpld_debug.ucf': Could not find net(s)
   'amhd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 371 in 'cpld_debug.ucf': Could not find net(s)
   'amhd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 372 in 'cpld_debug.ucf': Could not find net(s) 'dscbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 373 in 'cpld_debug.ucf': Could not find net(s) 'mutehd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 374 in 'cpld_debug.ucf': Could not find net(s) 'ancihd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 375 in 'cpld_debug.ucf': Could not find net(s) 'm_d_hd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36176 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.01i - CPLD Optimizer/Partitioner G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 12 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.01i - Programming File Generator G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1306 - Output <ancihd> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:647 - Input <vid_det> is never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <scrbyp> is never assigned.
WARNING:Xst:1306 - Output <amhd> is never assigned.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <dscbyp> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:647 - Input <operate> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <mutehd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:647 - Input <error> is never used.
WARNING:Xst:647 - Input <crc_error> is never used.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <vmhd> is never assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1306 - Output <m_d_hd> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <hddmb_error> is never used or assigned.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <vid_det_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <operate_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <sd_hd_1560>.
    Found 1-bit tristate buffer for signal <rcbyp>.
    Found 1-bit tristate buffer for signal <d_a1560>.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   5 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 5
 1-bit tristate buffer             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 307 in 'cpld_debug.ucf': Could not find net(s) 'scrbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 366 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 367 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 368 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 369 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<3>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 370 in 'cpld_debug.ucf': Could not find net(s)
   'amhd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 371 in 'cpld_debug.ucf': Could not find net(s)
   'amhd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 372 in 'cpld_debug.ucf': Could not find net(s) 'dscbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 373 in 'cpld_debug.ucf': Could not find net(s) 'mutehd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 374 in 'cpld_debug.ucf': Could not find net(s) 'ancihd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 375 in 'cpld_debug.ucf': Could not find net(s) 'm_d_hd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36176 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.01i - CPLD Optimizer/Partitioner G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 12 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.01i - Programming File Generator G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1306 - Output <ancihd> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:647 - Input <vid_det> is never used.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <scrbyp> is never assigned.
WARNING:Xst:1306 - Output <amhd> is never assigned.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <dscbyp> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:647 - Input <operate> is never used.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <mutehd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:647 - Input <error> is never used.
WARNING:Xst:647 - Input <crc_error> is never used.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <vmhd> is never assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1306 - Output <m_d_hd> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <hddmb_error> is never used or assigned.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <vid_det_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <operate_sig> is never used or assigned.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 305 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<1>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 306 in 'cpld_debug.ucf': Could not find net(s)
   'cpudat<0>' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 307 in 'cpld_debug.ucf': Could not find net(s) 'scrbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 366 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 367 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 368 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 369 in 'cpld_debug.ucf': Could not find net(s)
   'vmhd<3>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 370 in 'cpld_debug.ucf': Could not find net(s)
   'amhd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 371 in 'cpld_debug.ucf': Could not find net(s)
   'amhd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 372 in 'cpld_debug.ucf': Could not find net(s) 'dscbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 373 in 'cpld_debug.ucf': Could not find net(s) 'mutehd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 374 in 'cpld_debug.ucf': Could not find net(s) 'ancihd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 375 in 'cpld_debug.ucf': Could not find net(s) 'm_d_hd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36176 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.01i - CPLD Optimizer/Partitioner G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 12 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.01i - Programming File Generator G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36176 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.01i - CPLD Optimizer/Partitioner G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.01i - Programming File Generator G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.01i - ngdbuild G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36176 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.01i - CPLD Optimizer/Partitioner G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.01i - Programming File Generator G.29
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1777 - Inout <d_a1560> is never used or assigned.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1777 - Inout <rcbyp> is never used or assigned.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1777 - Inout <smptebp1560> is never used or assigned.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1777 - Inout <sd_hd_1560> is never used or assigned.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 333 in 'cpld_debug.ucf': Could not find net(s) 'rcbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 356 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1560' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 357 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1560' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 360 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1560' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'd_a1560'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'rcbyp'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'sd_hd_1560'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'smptebp1560'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 18 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1777 - Inout <d_a1560> is never used or assigned.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1777 - Inout <rcbyp> is never used or assigned.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1777 - Inout <smptebp1560> is never used or assigned.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1777 - Inout <sd_hd_1560> is never used or assigned.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 333 in 'cpld_debug.ucf': Could not find net(s) 'rcbyp'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 356 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1560' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 357 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1560' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 360 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1560' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'd_a1560'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'rcbyp'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'sd_hd_1560'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'smptebp1560'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 18 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...

Process interrupted by the user.
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <sd_hd_1560>.
    Found 1-bit tristate buffer for signal <rcbyp>.
    Found 1-bit tristate buffer for signal <d_a1560>.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   5 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 5
 1-bit tristate buffer             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Architecture behavioral of Entity cpld_debug is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <sd_hd_1560>.
    Found 1-bit tristate buffer for signal <rcbyp>.
    Found 1-bit tristate buffer for signal <d_a1560>.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   5 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 5
 1-bit tristate buffer             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Architecture behavioral of Entity cpld_debug is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.lso
deleting cpld_debug.syr
deleting cpld_debug.prj
deleting cpld_debug.sprj
deleting cpld_debug.ana
deleting cpld_debug.stx
deleting cpld_debug.cmd_log
deleting cpld_debug.ngc
deleting cpld_debug.ngr
deleting __projnav/cpld_debug_edfTOngd_tcl.rsp
deleting cpld_debug.ngd
deleting cpld_debug.bld
deleting cpld_debug_ngdbuild.nav
deleting _ngo/netlist.lst
deleting cpld_debug.ucf.untf
deleting cpld_debug_html
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_ngdTOvm6_tcl.rsp
deleting cpld_debug.vm6
deleting cpld_debug.cxt
deleting cpld_debug.blx
deleting cpld_debug.mfd
deleting cpld_debug.rpt
deleting cpld_debug.log
deleting cpld_debug.pnx
deleting cpld_debug.gyd
deleting cpld_debug.xml
deleting cpld_debug_build.xml
deleting cpld_debug.ptf
deleting cpld_debug.bl
deleting errors.xml
deleting tmperr.err
deleting cpld_debug.cmd_log
deleting __projnav/cpld_debug_vm6TOjed_tcl.rsp
deleting cpld_debug.jed
deleting cpld_debug.isc
deleting cpld_debug.cmd_log
deleting cpld_debug.prm
deleting cpld_debug.isc
deleting cpld_debug.svf
deleting xilinx.sys
deleting cpld_debug.mcs
deleting cpld_debug.exo
deleting cpld_debug.hex
deleting cpld_debug.tek
deleting cpld_debug.dst
deleting cpld_debug.dst_compressed
deleting cpld_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting cpld_debug.prj
deleting cpld_debug.prj
deleting __projnav/cpld_debug.xst
deleting ./xst
deleting __projnav/cpld_debug.gfl
deleting __projnav/cpld_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd.
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
 1-bit tristate buffer             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.2.02i - ngdbuild G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...
INFO:NgdBuild:754 - Line 298 in 'cpld_debug.ucf': Could not find net(s)
   'vid_det' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 318 in 'cpld_debug.ucf': Could not find net(s) 'd_m_sd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 319 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 320 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 321 in 'cpld_debug.ucf': Could not find net(s)
   'vmsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 322 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<0>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 323 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<1>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 324 in 'cpld_debug.ucf': Could not find net(s)
   'amsd<2>' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 325 in 'cpld_debug.ucf': Could not find net(s) 'mutesd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 326 in 'cpld_debug.ucf': Could not find net(s)
   'edh_ins' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 327 in 'cpld_debug.ucf': Could not find net(s) 'trs' in
   the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 328 in 'cpld_debug.ucf': Could not find net(s) 'ancisd'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 336 in 'cpld_debug.ucf': Could not find net(s) 'clk_s'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 337 in 'cpld_debug.ucf': Could not find net(s)
   'smptebp1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 342 in 'cpld_debug.ucf': Could not find net(s)
   'det_trs' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 343 in 'cpld_debug.ucf': Could not find net(s)
   'd_a1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 344 in 'cpld_debug.ucf': Could not find net(s)
   'sd_hd_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 345 in 'cpld_debug.ucf': Could not find net(s)
   'busw_1532' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 346 in 'cpld_debug.ucf': Could not find net(s)
   'iop1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 347 in 'cpld_debug.ucf': Could not find net(s) 'blank'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 349 in 'cpld_debug.ucf': Could not find net(s)
   'cs_1532' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 351 in 'cpld_debug.ucf': Could not find net(s)
   'dataerr' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 376 in 'cpld_debug.ucf': Could not find net(s) 'error'
   in the design. The 'Ignore I\O Constraints on Invalid Object Names' option is
   set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 377 in 'cpld_debug.ucf': Could not find net(s)
   'operate' in the design. The 'Ignore I\O Constraints on Invalid Object Names'
   option is set ( -aul switch ) so this constraint will be ignored.
INFO:NgdBuild:754 - Line 378 in 'cpld_debug.ucf': Could not find net(s)
   'crc_error' in the design. The 'Ignore I\O Constraints on Invalid Object
   Names' option is set ( -aul switch ) so this constraint will be ignored.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36360 kilobytes

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.2.02i - CPLD Optimizer/Partitioner G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks


Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.2.02i - Programming File Generator G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd" in Library work.
Entity <cpld_debug> compiled.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd".
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.

INFO:Xst:2182 - Always blocking tristate <smptebp1560> in unit <cpld_debug> is removed.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...




Started process "Translate".

Extracting independent architecture files...
Release 7.1.03i - ngdbuild H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file 'F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc' ...

Applying constraints in "cpld_debug.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:470 - bidirect pad net 'smptebp1560' has no legal driver

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.03i - CPLD Optimizer/Partitioner H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:936 - The output buffer 'vmsd<2>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'vmsd<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'vmsd<0>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'trs_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'smptebp1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'sd_hd_1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'mutesd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'iop1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'edh_ins_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'det_trs_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'd_m_sd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'd_a1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'cs_1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'clk_s_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'busw_1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'blank_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'ancisd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<2>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<0>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'smptebp1560'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 21 equations into 8 function blocks

Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.




Started process "Generate Programming File".

Release 7.1.03i - Programming File Generator H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd" in Library work.
Entity <cpld_debug> compiled.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd".
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <smptebp1560>.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   2 Tristate(s).
Unit <cpld_debug> synthesized.

INFO:Xst:2182 - Always blocking tristate <smptebp1560> in unit <cpld_debug> is removed.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...




Started process "Translate".

Release 7.1.03i - ngdbuild H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file 'F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc' ...

Applying constraints in "cpld_debug.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:470 - bidirect pad net 'smptebp1560' has no legal driver

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.03i - CPLD Optimizer/Partitioner H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:936 - The output buffer 'vmsd<2>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'vmsd<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'vmsd<0>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'trs_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'smptebp1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'sd_hd_1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'mutesd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'iop1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'edh_ins_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'det_trs_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'd_m_sd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'd_a1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'cs_1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'clk_s_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'busw_1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'blank_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'ancisd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<2>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<0>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'smptebp1560'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 21 equations into 8 function blocks

Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.




Started process "Generate Programming File".

Release 7.1.03i - Programming File Generator H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd" in Library work.
Entity <cpld_debug> compiled.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpld_debug> (Architecture <behavioral>).
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpld_debug>.
    Related source file is "F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/../maincpld.vhd".
WARNING:Xst:1306 - Output <busw_1532> is never assigned.
WARNING:Xst:1306 - Output <d_a1532> is never assigned.
WARNING:Xst:1778 - Inout <d_a1560> is assigned but never used.
WARNING:Xst:1306 - Output <vmsd> is never assigned.
WARNING:Xst:1778 - Inout <rcbyp> is assigned but never used.
WARNING:Xst:1778 - Inout <tp_cf> is assigned but never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1306 - Output <d_m_sd> is never assigned.
WARNING:Xst:1306 - Output <iop1532> is never assigned.
WARNING:Xst:1306 - Output <det_trs> is never assigned.
WARNING:Xst:1306 - Output <ancisd> is never assigned.
WARNING:Xst:1306 - Output <trs> is never assigned.
WARNING:Xst:1306 - Output <smptebp1532> is never assigned.
WARNING:Xst:1778 - Inout <smptebp1560> is assigned but never used.
WARNING:Xst:1306 - Output <amsd> is never assigned.
WARNING:Xst:1306 - Output <rstpll> is never assigned.
WARNING:Xst:1306 - Output <sd_hd_1532> is never assigned.
WARNING:Xst:1778 - Inout <sd_hd_1560> is assigned but never used.
WARNING:Xst:1306 - Output <edh_ins> is never assigned.
WARNING:Xst:1306 - Output <blank> is never assigned.
WARNING:Xst:1306 - Output <clk_s> is never assigned.
WARNING:Xst:1306 - Output <mutesd> is never assigned.
WARNING:Xst:1777 - Inout <cpudat> is never used or assigned.
WARNING:Xst:1306 - Output <cs_1532> is never assigned.
WARNING:Xst:1780 - Signal <rcbyp_sig> is never used or assigned.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:1780 - Signal <da1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <sd_hd_1560_sig> is never used or assigned.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:1780 - Signal <ms1560> is never used or assigned.
WARNING:Xst:1780 - Signal <smptebp1560_sig> is never used or assigned.
    Found 1-bit tristate buffer for signal <cs_1560>.
    Summary:
	inferred   1 Tristate(s).
Unit <cpld_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpld_debug> ...




Started process "Translate".

Release 7.1.03i - ngdbuild H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -aul -p xc9500xl
cpld_debug.ngc cpld_debug.ngd 

Reading NGO file 'F:/PT-HD_eval/Xilinx/CPLD/cpld_debug/cpld_debug.ngc' ...

Applying constraints in "cpld_debug.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.03i - CPLD Optimizer/Partitioner H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:936 - The output buffer 'vmsd<2>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'vmsd<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'vmsd<0>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'trs_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'smptebp1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'sd_hd_1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'mutesd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'iop1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'edh_ins_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'det_trs_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'd_m_sd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'd_a1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'cs_1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'clk_s_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'busw_1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'blank_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'ancisd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<2>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<0>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 22 equations into 8 function blocks

Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.




Started process "Generate Programming File".

Release 7.1.03i - Programming File Generator H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

