// Seed: 2808753852
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    output wire id_3,
    output supply1 id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10#(.id_21(1)),
    input uwire id_11,
    input wire id_12,
    input tri id_13,
    input wand id_14,
    input supply1 id_15,
    input tri0 id_16,
    input wand id_17,
    output supply1 id_18,
    input tri0 id_19
);
  assign id_21 = id_5 & id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4
    , id_14,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    output wor id_9,
    output logic id_10,
    input wire id_11,
    input tri1 id_12
);
  reg id_15;
  always begin
    id_15 <= 1;
    id_9 = 1'b0;
    id_10 <= 1'b0;
  end
  module_0(
      id_0,
      id_11,
      id_4,
      id_9,
      id_9,
      id_4,
      id_7,
      id_4,
      id_1,
      id_12,
      id_1,
      id_7,
      id_7,
      id_12,
      id_4,
      id_1,
      id_4,
      id_3,
      id_9,
      id_7
  );
endmodule
