#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000026fb4f0 .scope module, "Board" "Board" 2 13;
 .timescale 0 0;
L_00000000026e2440 .functor NOT 1, L_000000000275b620, C4<0>, C4<0>, C4<0>;
L_00000000026e3080 .functor NOT 2, L_000000000275ce80, C4<00>, C4<00>, C4<00>;
L_00000000026e24b0 .functor NOT 1, L_000000000275cca0, C4<0>, C4<0>, C4<0>;
v00000000026ffb60_0 .net "ALUR", 3 0, v00000000026ff2a0_0;  1 drivers
v00000000026fffc0_0 .net "Aout", 3 0, v00000000026fe8a0_0;  1 drivers
v00000000026ffc00_0 .net "CarryZero", 1 0, L_000000000275ce80;  1 drivers
v00000000026ffca0_0 .net "W", 0 0, L_000000000275c160;  1 drivers
v00000000026ffd40_0 .net *"_s1", 0 0, L_000000000275b620;  1 drivers
v0000000002700100_0 .net *"_s16", 3 0, L_000000000275ba80;  1 drivers
v0000000002700240_0 .net *"_s23", 0 0, L_000000000275cca0;  1 drivers
v0000000002700420_0 .net "address", 11 0, v00000000026ff660_0;  1 drivers
v00000000026f6000_0 .var "clk", 0 0;
v00000000026f61e0_0 .net "control", 15 0, v00000000026ff840_0;  1 drivers
v00000000026f5560_0 .net "databus", 3 0, L_000000000275cb60;  1 drivers
v000000000275bee0_0 .net "getAdd", 0 0, L_000000000275b080;  1 drivers
o0000000002704d88 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000000000275c5c0_0 .net "loadAdd", 11 0, o0000000002704d88;  0 drivers
v000000000275ca20_0 .net "operand", 3 0, L_000000000275c700;  1 drivers
v000000000275b940_0 .net "progbyte", 7 0, L_000000000275c2a0;  1 drivers
v000000000275c840_0 .var "reset", 0 0;
v000000000275be40_0 .net "uRomAddress", 6 0, L_000000000275b260;  1 drivers
L_000000000275b620 .part v00000000026ff840_0, 14, 1;
L_000000000275cd40 .part v00000000026ff840_0, 15, 1;
L_000000000275cc00 .part v00000000026ff840_0, 12, 1;
L_000000000275b260 .concat8 [ 1 2 4 0], v00000000026ff520_0, v00000000026fee40_0, L_000000000275ba80;
L_000000000275ba80 .part v00000000026ffe80_0, 4, 4;
L_000000000275c700 .part v00000000026ffe80_0, 0, 4;
L_000000000275cca0 .part v00000000026ff840_0, 1, 1;
L_000000000275bf80 .part v00000000026ff840_0, 13, 1;
L_000000000275c520 .part v00000000026ff840_0, 6, 5;
L_000000000275cde0 .part v00000000026ff840_0, 11, 1;
L_000000000275ce80 .concat8 [ 1 1 0 0], v0000000002700600_0, v0000000002700380_0;
L_000000000275c160 .part v00000000026fe8a0_0, 0, 1;
L_000000000275b080 .part v00000000026ff660_0, 0, 1;
S_00000000026d9b20 .scope module, "A" "FFD4" 2 38, 3 34 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000026f41f0 .param/l "N" 0 3 34, +C4<00000000000000000000000000000100>;
v00000000026ff8e0_0 .net "D", 3 0, v00000000026ff2a0_0;  alias, 1 drivers
v00000000026fe8a0_0 .var "Q", 3 0;
v00000000027004c0_0 .net "clk", 0 0, L_000000000275bf80;  1 drivers
v00000000026ff5c0_0 .net "reset", 0 0, v000000000275c840_0;  1 drivers
E_00000000026f4470 .event posedge, v00000000026ff5c0_0, v00000000027004c0_0;
S_00000000026d9ca0 .scope module, "ALU" "ALU" 2 40, 4 6 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 5 "S"
    .port_info 3 /INPUT 1 "nCin"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "eq"
    .port_info 6 /OUTPUT 4 "Result"
P_00000000026f4970 .param/l "N" 0 4 6, +C4<00000000000000000000000000000100>;
v00000000026ff020_0 .net "A", 3 0, v00000000026fe8a0_0;  alias, 1 drivers
v00000000027001a0_0 .var "Ans", 4 0;
v00000000026feee0_0 .net "B", 3 0, L_000000000275cb60;  alias, 1 drivers
v0000000002700380_0 .var "Cout", 0 0;
v00000000026ff2a0_0 .var "Result", 3 0;
v00000000026fef80_0 .net "S", 4 0, L_000000000275c520;  1 drivers
v0000000002700600_0 .var "eq", 0 0;
v0000000002700740_0 .net "nCin", 0 0, L_000000000275cde0;  1 drivers
E_00000000026f4af0 .event edge, v00000000026fef80_0, v00000000026fe8a0_0, v00000000026feee0_0, v00000000027001a0_0;
S_00000000026d4380 .scope module, "CZ" "FFD2" 2 28, 3 47 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "D"
    .port_info 3 /OUTPUT 2 "Q"
P_00000000026f44b0 .param/l "N" 0 3 47, +C4<00000000000000000000000000000010>;
v00000000026ff200_0 .net "D", 1 0, L_00000000026e3080;  1 drivers
v00000000026fee40_0 .var "Q", 1 0;
v0000000002700560_0 .net "clk", 0 0, L_000000000275cc00;  1 drivers
v00000000026ff3e0_0 .net "reset", 0 0, v000000000275c840_0;  alias, 1 drivers
E_00000000026f4c30 .event posedge, v00000000026ff5c0_0, v0000000002700560_0;
S_00000000026d4500 .scope module, "Fetch" "FFD8" 2 34, 3 21 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "D"
    .port_info 3 /OUTPUT 8 "Q"
P_00000000026f31f0 .param/l "N" 0 3 21, +C4<00000000000000000000000000001000>;
v00000000027002e0_0 .net "D", 7 0, L_000000000275c2a0;  alias, 1 drivers
v00000000026ffe80_0 .var "Q", 7 0;
v00000000027006a0_0 .net "clk", 0 0, v00000000026f6000_0;  1 drivers
v00000000026fea80_0 .net "reset", 0 0, v000000000275c840_0;  alias, 1 drivers
E_00000000026f3570 .event posedge, v00000000026ff5c0_0, v00000000027006a0_0;
S_0000000002692970 .scope module, "Oper" "TristateB" 2 36, 5 7 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000026f3270 .param/l "N" 0 5 7, +C4<00000000000000000000000000000100>;
o0000000002704b18 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000026ff160_0 name=_s0
v00000000026ff340_0 .net "entrada", 3 0, L_000000000275c700;  alias, 1 drivers
v00000000026ffde0_0 .net "salida", 3 0, L_000000000275cb60;  alias, 1 drivers
v00000000026ff480_0 .net "tri_en", 0 0, L_00000000026e24b0;  1 drivers
L_000000000275cb60 .functor MUXZ 4, o0000000002704b18, L_000000000275c700, L_00000000026e24b0, C4<>;
S_0000000002692af0 .scope module, "Phase" "FFT" 2 26, 3 7 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v00000000026ff520_0 .var "Q", 0 0;
L_0000000002780088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000026fe9e0_0 .net "T", 0 0, L_0000000002780088;  1 drivers
v00000000026feb20_0 .net "clk", 0 0, v00000000026f6000_0;  alias, 1 drivers
v00000000026fec60_0 .net "reset", 0 0, v000000000275c840_0;  alias, 1 drivers
S_00000000026c8c00 .scope module, "ProgCounter" "PC" 2 24, 6 8 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "LOAD"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "loadE"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 12 "INS"
P_00000000026f3630 .param/l "N" 0 6 8, +C4<00000000000000000000000000001100>;
v00000000026ff660_0 .var "INS", 11 0;
v00000000026ff700_0 .net "LOAD", 11 0, o0000000002704d88;  alias, 0 drivers
v00000000026ff7a0_0 .net "clk", 0 0, v00000000026f6000_0;  alias, 1 drivers
v00000000026fed00_0 .net "incPC", 0 0, L_000000000275cd40;  1 drivers
v00000000026ff980_0 .net "loadE", 0 0, L_00000000026e2440;  1 drivers
v00000000026febc0_0 .net "reset", 0 0, v000000000275c840_0;  alias, 1 drivers
S_00000000026c8d80 .scope module, "pROM" "ProgROM" 2 32, 7 7 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "ProgOut"
P_00000000026e71f0 .param/l "M" 0 7 7, +C4<00000000000000000000000000001000>;
P_00000000026e7228 .param/l "N" 0 7 7, +C4<00000000000000000000000000001100>;
v00000000026fff20_0 .net "ProgOut", 7 0, L_000000000275c2a0;  alias, 1 drivers
v00000000026feda0_0 .net *"_s0", 11 0, L_000000000275cac0;  1 drivers
v00000000026ffa20_0 .net "address", 11 0, v00000000026ff660_0;  alias, 1 drivers
v00000000026ffac0 .array "memory", 20 0, 11 0;
L_000000000275cac0 .array/port v00000000026ffac0, v00000000026ff660_0;
L_000000000275c2a0 .part L_000000000275cac0, 0, 8;
S_00000000026cd060 .scope module, "uROM" "ControlROM" 2 30, 7 18 0, S_00000000026fb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "address"
    .port_info 1 /OUTPUT 16 "ProgOut"
P_00000000026e6ef0 .param/l "M" 0 7 18, +C4<00000000000000000000000000010000>;
P_00000000026e6f28 .param/l "N" 0 7 18, +C4<00000000000000000000000000000111>;
v00000000026ff840_0 .var "ProgOut", 15 0;
v0000000002700060_0 .net "address", 6 0, L_000000000275b260;  alias, 1 drivers
E_00000000026f33b0 .event edge, v0000000002700060_0;
    .scope S_00000000026c8c00;
T_0 ;
    %wait E_00000000026f3570;
    %load/vec4 v00000000026febc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000026ff660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000026ff980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000026ff700_0;
    %assign/vec4 v00000000026ff660_0, 0;
T_0.2 ;
    %load/vec4 v00000000026fed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000026ff660_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000026ff660_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002692af0;
T_1 ;
    %wait E_00000000026f3570;
    %load/vec4 v00000000026fe9e0_0;
    %load/vec4 v00000000026feb20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000026ff520_0;
    %inv;
    %store/vec4 v00000000026ff520_0, 0, 1;
T_1.0 ;
    %load/vec4 v00000000026fec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026ff520_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000026d4380;
T_2 ;
    %wait E_00000000026f4c30;
    %load/vec4 v00000000026ff3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026fee40_0, 0;
T_2.0 ;
    %load/vec4 v0000000002700560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000026ff200_0;
    %assign/vec4 v00000000026fee40_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000026cd060;
T_3 ;
    %wait E_00000000026f33b0;
    %load/vec4 v0000000002700060_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.0 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.1 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.3 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.4 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %pushi/vec4 25021, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.6 ;
    %pushi/vec4 57759, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %pushi/vec4 18109, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.8 ;
    %pushi/vec4 18107, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %pushi/vec4 50847, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 63495, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 19069, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 51807, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.18 ;
    %pushi/vec4 30774, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 17533, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 50271, 0, 16;
    %assign/vec4 v00000000026ff840_0, 0;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000026c8d80;
T_4 ;
    %vpi_call/w 7 14 "$readmemb", "CodeROM.list", v00000000026ffac0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000026d4500;
T_5 ;
    %wait E_00000000026f3570;
    %load/vec4 v00000000026fea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000026ffe80_0, 0;
T_5.0 ;
    %load/vec4 v00000000027006a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000027002e0_0;
    %assign/vec4 v00000000026ffe80_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000026d9b20;
T_6 ;
    %wait E_00000000026f4470;
    %load/vec4 v00000000026ff5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000026fe8a0_0, 0;
T_6.0 ;
    %load/vec4 v00000000027004c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000000026ff8e0_0;
    %assign/vec4 v00000000026fe8a0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000026d9ca0;
T_7 ;
    %wait E_00000000026f4af0;
    %load/vec4 v00000000026fef80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000027001a0_0, 0, 5;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v00000000026ff020_0;
    %pad/u 5;
    %assign/vec4 v00000000027001a0_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v00000000026ff020_0;
    %pad/u 5;
    %load/vec4 v00000000026feee0_0;
    %pad/u 5;
    %sub;
    %assign/vec4 v00000000027001a0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000000026feee0_0;
    %pad/u 5;
    %assign/vec4 v00000000027001a0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000000026ff020_0;
    %pad/u 5;
    %load/vec4 v00000000026feee0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v00000000027001a0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000026ff020_0;
    %pad/u 5;
    %load/vec4 v00000000026feee0_0;
    %pad/u 5;
    %nor;
    %assign/vec4 v00000000027001a0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000027001a0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000002700380_0, 0, 1;
    %load/vec4 v00000000027001a0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000026ff2a0_0, 0;
    %load/vec4 v00000000027001a0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002700600_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002700600_0, 0, 1;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000026fb4f0;
T_8 ;
    %vpi_call/w 2 48 "$display", "\011\011Time\011\011 clk \011 phase \011\011 progByte \011 ALUR \011 \011 control \011 Aout " {0 0 0};
    %vpi_call/w 2 49 "$monitor", "%d \011 \011 %b \011 %b \011 %b \011 %b \011 %b \011\011 %b \011 %b", $time, v00000000026f6000_0, v000000000275be40_0, v000000000275b940_0, v00000000026ffb60_0, v00000000026f61e0_0, v00000000026fffc0_0, v00000000026ffc00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026f6000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275c840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000275c840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275c840_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000000026fb4f0;
T_9 ;
    %delay 100, 0;
    %vpi_call/w 2 62 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000000026fb4f0;
T_10 ;
    %delay 2, 0;
    %load/vec4 v00000000026f6000_0;
    %inv;
    %store/vec4 v00000000026f6000_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000026fb4f0;
T_11 ;
    %vpi_call/w 2 71 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 72 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Board.sv";
    "./FlipFlops.sv";
    "./ALU.sv";
    "./TristateBuffer.sv";
    "./ProgramCounter.sv";
    "./ROM.sv";
