// megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: pic_rom.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 23.1std.1 Build 993 05/14/2024 SC Lite Edition
// ************************************************************


//Copyright (C) 2024  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altsyncram ADDRESS_ACLR_A="NONE" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone IV E" ENABLE_RUNTIME_MOD="NO" INIT_FILE="../doc/CrazyBird.hex" NUMWORDS_A=16384 OPERATION_MODE="ROM" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" WIDTH_A=16 WIDTH_BYTEENA_A=1 WIDTHAD_A=14 address_a clock0 q_a rden_a
//VERSION_BEGIN 23.1 cbx_altera_syncram_nd_impl 2024:05:14:17:57:38:SC cbx_altsyncram 2024:05:14:17:57:38:SC cbx_cycloneii 2024:05:14:17:57:38:SC cbx_lpm_add_sub 2024:05:14:17:57:38:SC cbx_lpm_compare 2024:05:14:17:57:38:SC cbx_lpm_decode 2024:05:14:17:57:37:SC cbx_lpm_mux 2024:05:14:17:57:37:SC cbx_mgl 2024:05:14:17:57:46:SC cbx_nadder 2024:05:14:17:57:38:SC cbx_stratix 2024:05:14:17:57:38:SC cbx_stratixii 2024:05:14:17:57:38:SC cbx_stratixiii 2024:05:14:17:57:38:SC cbx_stratixv 2024:05:14:17:57:38:SC cbx_util_mgl 2024:05:14:17:57:38:SC  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=2 LPM_WIDTH=1 data enable eq
//VERSION_BEGIN 23.1 cbx_cycloneii 2024:05:14:17:57:38:SC cbx_lpm_add_sub 2024:05:14:17:57:38:SC cbx_lpm_compare 2024:05:14:17:57:38:SC cbx_lpm_decode 2024:05:14:17:57:37:SC cbx_mgl 2024:05:14:17:57:46:SC cbx_nadder 2024:05:14:17:57:38:SC cbx_stratix 2024:05:14:17:57:38:SC cbx_stratixii 2024:05:14:17:57:38:SC  VERSION_END

//synthesis_resources = lut 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  pic_rom_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [0:0]  data;
	input   enable;
	output   [1:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [0:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  eq_node;

	assign
		eq = eq_node,
		eq_node = {(data & enable), ((~ data) & enable)};
endmodule //pic_rom_decode


//lpm_mux DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=2 LPM_WIDTH=16 LPM_WIDTHS=1 data result sel
//VERSION_BEGIN 23.1 cbx_lpm_mux 2024:05:14:17:57:37:SC cbx_mgl 2024:05:14:17:57:46:SC  VERSION_END

//synthesis_resources = lut 16 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  pic_rom_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [31:0]  data;
	output   [15:0]  result;
	input   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [31:0]  data;
	tri0   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [15:0]  result_node;
	wire  [0:0]  sel_node;
	wire  [1:0]  w_data146w;
	wire  [1:0]  w_data160w;
	wire  [1:0]  w_data172w;
	wire  [1:0]  w_data184w;
	wire  [1:0]  w_data196w;
	wire  [1:0]  w_data208w;
	wire  [1:0]  w_data220w;
	wire  [1:0]  w_data232w;
	wire  [1:0]  w_data244w;
	wire  [1:0]  w_data256w;
	wire  [1:0]  w_data268w;
	wire  [1:0]  w_data280w;
	wire  [1:0]  w_data292w;
	wire  [1:0]  w_data304w;
	wire  [1:0]  w_data316w;
	wire  [1:0]  w_data328w;

	assign
		result = result_node,
		result_node = {((sel_node & w_data328w[1]) | ((~ sel_node) & w_data328w[0])), ((sel_node & w_data316w[1]) | ((~ sel_node) & w_data316w[0])), ((sel_node & w_data304w[1]) | ((~ sel_node) & w_data304w[0])), ((sel_node & w_data292w[1]) | ((~ sel_node) & w_data292w[0])), ((sel_node & w_data280w[1]) | ((~ sel_node) & w_data280w[0])), ((sel_node & w_data268w[1]) | ((~ sel_node) & w_data268w[0])), ((sel_node & w_data256w[1]) | ((~ sel_node) & w_data256w[0])), ((sel_node & w_data244w[1]) | ((~ sel_node) & w_data244w[0])), ((sel_node & w_data232w[1]) | ((~ sel_node) & w_data232w[0])), ((sel_node & w_data220w[1]) | ((~ sel_node) & w_data220w[0])), ((sel_node & w_data208w[1]) | ((~ sel_node) & w_data208w[0])), ((sel_node & w_data196w[1]) | ((~ sel_node) & w_data196w[0])), ((sel_node & w_data184w[1]) | ((~ sel_node) & w_data184w[0])), ((sel_node & w_data172w[1]) | ((~ sel_node) & w_data172w[0])), ((sel_node & w_data160w[1]) | ((~ sel_node) & w_data160w[0])), ((sel_node & w_data146w[1]) | ((~ sel_node) & w_data146w[0]))},
		sel_node = {sel[0]},
		w_data146w = {data[16], data[0]},
		w_data160w = {data[17], data[1]},
		w_data172w = {data[18], data[2]},
		w_data184w = {data[19], data[3]},
		w_data196w = {data[20], data[4]},
		w_data208w = {data[21], data[5]},
		w_data220w = {data[22], data[6]},
		w_data232w = {data[23], data[7]},
		w_data244w = {data[24], data[8]},
		w_data256w = {data[25], data[9]},
		w_data268w = {data[26], data[10]},
		w_data280w = {data[27], data[11]},
		w_data292w = {data[28], data[12]},
		w_data304w = {data[29], data[13]},
		w_data316w = {data[30], data[14]},
		w_data328w = {data[31], data[15]};
endmodule //pic_rom_mux

//synthesis_resources = lut 17 M9K 32 reg 3 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  pic_rom_altsyncram
	( 
	address_a,
	clock0,
	q_a,
	rden_a) /* synthesis synthesis_clearbox=1 */;
	input   [13:0]  address_a;
	input   clock0;
	output   [15:0]  q_a;
	input   rden_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   rden_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[0:0]	address_reg_a;
	reg	[0:0]	out_address_reg_a;
	reg	rden_a_store;
	wire  [1:0]   wire_rden_decode_eq;
	wire  [15:0]   wire_mux2_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]  address_a_sel;
	wire  [13:0]  address_a_wire;
	wire  [0:0]  rden_decode_addr_sel_a;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		if (rden_a == 1'b1)   address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	// synopsys translate_off
	initial
		rden_a_store = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  rden_a_store <= rden_a;
	pic_rom_decode   rden_decode
	( 
	.data(rden_decode_addr_sel_a),
	.enable((rden_a_store | rden_a)),
	.eq(wire_rden_decode_eq));
	pic_rom_mux   mux2
	( 
	.data({wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux2_result),
	.sel(out_address_reg_a));
	cycloneive_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "../doc/CrazyBird.hex",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h7FFFFF013787B577E7F00D48107FFFFF7FFFFF42C607532BF6FE06C3A5FFFFFF7FFFFF53800C0721E6AD0F9CC8FFFFFF7FFFFFF87C0C8B85ED46078B8FFFFFFF7FFFFFE27C5D7675919A074F67FFFFFF7FFFFFF7081FDDF4919207065FFFFFFF7FFFFFFD801FF1C414AB3E063FFFFFFF7FFFFFFFC01EB8A01E1E2C04FFFFFFFF7FFFFFFF840FA7B0198D201FFFFFFFFF7FFFFFFFF60703401D600087FFFFFFFF7FFFFFFFFB41FE901A1F02DFFFFFFFFF7FFFFFFFFFA07FF9FFBE1DFFFFFFFFFF7FFFFFFFFFFD9FFDFFF8CBFFFFFFFFFF7FFFFFFFFFFEA00007129FFFFFFFFFFF7FFFFFFFFFFF88500B97FFFFFFFFFFFF7FFFFFFFFFFFFFA07607FFFFFFFFFFFF,
		ram_block1a_0.mem_init1 = 2048'h7FFF57F99FFF9060287D3F1CDBE921FF7FA26278CFFFDEE9DECD7C1D39264BFF7FE9DA7867FF851FA6DE303CF3DBCFFF7FF021E071FFE89A352E007FF23DC7FF7FE84DC0247FE56D3FAE007DF8E5E7FF7FF47A80341FB8C5AA0E00C3FC95BFFF7FFC2008988FF3F03EFE005EC743FFFF7FFE421FDE8FF3F05FFFC1BFFDEC3FFF7FFC463F6FD1FFFBDFFF8F78F0FD3FFF7FFE001A3FC01FFC7FFA0CFEE0EEFFFF7FFFE0027E7F01FEDFF0D1FCB043FFFF7FFFB000639FF00EF9E4837D7809FFFF7FFFF87349E7E007F06E33FE381BFFFF7FFFF4781B607CECB47073F98EA7FFFF7FFFFE726F88078F3FCC74C09F2FFFFF7FFFF903D38E80BFFFE03FB4079FFFFF,
		ram_block1a_0.mem_init2 = 2048'h7F93E0FFEBFFFE70857FFFF87ED77C6377BE647E63FFFEC73A57FFF87E961D076FFFE47C23FD1FBF2F477FF47FA40F0F6D70027C0581B0E797CF1FD5FF4201877800023C1F317815B4FCE2C1FE48003F7600009C061FF5F50D4BE5C1F0D8001F7200011C7FFC2040531FFFF1F010003F7A00063CFF003959D53FFF8198B0007F7E000695FC0062E394E7FE010802007F79001791FF61F3CC7CDFFE0F0A0C00BF7D0037E1FFFBFA3F043FFE3F9A0780BE7E800FE7FFFFFED0F39E7FFFF46601BE7F81EFFE7FFFF3443BF03FFF749C78FE7F4030F07FFFF87FB3740FFE125D7AFF7F05D4BA3FFFFF5A7FBC0FFE1758F9FF7F3DA9BD3FFFF837D9D91F8E2EA9F4FF,
		ram_block1a_0.mem_init3 = 2048'hB81F03E66FF9F9BFCE1765DC01E0509FF81F63E267FEE87FE2DC37DC00E2EE6DB39327E66FFE523FF3B54FDC00E0EE2B32AA47E66FF9317FFEB6BFDC07E0EFEDBAF323E62FFD5F3FFDCEFFDC07F2DC0E38DB23E62FEF800FFFD627DE07F2B5767FB303E623C9869FFFCB1FFE07F6C8CC3D0813FEA3E2E19FFCAC77FE07F4D598F93533FE2BF8827FFDDE5FEC0765E6DC99C513FE1BFE579FFCFF3FE10651B859F8CFC3FE47FEB99FFFCF7FCC06458FFFBEADD1FE57FF9BFFFFFFFFDC0FCDEFC37F4298FF0FFFE7FCBFFFFFF61FC5F80F0F9ED8FFF7FFFFF9DFFFFFE97ECB07B36E1B6C7CFBFFFFDFAFFFFFFFFC5A6CEF483F6CFEEFFFFF5DF7FFFFE87E42D46B,
		ram_block1a_0.operation_mode = "rom",
		ram_block1a_0.port_a_address_clear = "none",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 16384,
		ram_block1a_0.port_a_logical_ram_width = 16,
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "../doc/CrazyBird.hex",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'hFFFFFE00B400CA20001803FB017FFFFFFFFFFE0044007760041800A4437FFFFFFFFFFFE0FA00B8A015A900090FFFFFFFFFFFFFC0000054C01BC0007813FFFFFFFFFFFFE80000E54000F4007027FFFFFFFFFFFFFB0001A8901F380000DFFFFFFFFFFFFFFDC000AFA00D7400023FFFFFFFFFFFFFFF000088800707000BFFFFFFFFFFFFFFFFC0002EE001800023FFFFFFFFFFFFFFFFE7005D80040A006FFFFFFFFFFFFFFFFFFD0001C000E000BFFFFFFFFFFFFFFFFFFFD00000004017FFFFFFFFFFFFFFFFFFFFC600000000A7FFFFFFFFFFFFFFFFFFFFF968000001FFFFFFFFFFFFFFFFFFFFFFFF9EE006FBFFFFFFFFFFFFFFFFFFFFFFFFFD37F37FFFFFFFFFFFFF,
		ram_block1a_1.mem_init1 = 2048'hFF8630807FFFFCF107DFFFFF869C81FFFFFDD0803FFFF1F5B9AFFFFE040007FFFFEE1AC01FFFF7ECC1EFFFFF0FBE0FFFFFFF82403FFFFF1588DFFFF80F7117FFFFFFA8800BFFFC8BCCFFFFE007021FFFFFF1FD0009FFF833CD5FFFE003362FFFFFF9FE00067FF3FFDEFFFFA0009C1FFFFFFD8000C13FF3FB9FFFFF8700337FFFFFFE0000C02FFFFA2FFFF6070002FFFFFFFE8000C023FFF9DFFFE80100007FFFFFFFE0004007FFFEFFFF40024001FFFFFFFFF00060016FFF7FFA8302400FFFFFFFFFD80C02002DFFFFA807012017FFFFFFFFE4077D80011C3BC00306302FFFFFFFFFF2036000007FC000030C20BFFFFFFFFFFD009000A0000010028A707FFFFF,
		ram_block1a_1.mem_init2 = 2048'hC0238FFFFBFFFFA0BDFFFFCFFFF02607F8C007FFF3FFE0403EBFFFCFFFD0049FE80005FFF3FFEDBADFA6FFCFFFC0001FE00001FFF7C2CFFFFFFA1BEFFF800007FC0002FFE85AFFE3FFFFB1CFFFC0000FF400007FF6BFFD4BFF7FFE4FFF00003FF400017FFFFFF3F38FDFFFFFFF80002FFA0000FFFFFFE3BC56CFFFFFFE00003FF800003FFFFFF2F693CFFFFFFE00005FFC00105FFFFFFBF0DBBFFFFFFD22007FFF00001FFFFFFFC173BFFFFFF81800FFFD00701FFFFFFE8F3C3FFFFFF82800FFFF80601FFFFFF21EC633FFFFF09800FFFE00760BFFFFF8355577FFFFF9B8807FFF03ADC1FFFFFEC598FFFFFFF14703FFFFE3DFC0FFFFFD500E3FFFFF809A83FF,
		ram_block1a_1.mem_init3 = 2048'h00007FE73BFDFE7FFF1F35CFFFFE101100305FE333FEE8BFDF93FBCFFFFC0E4346B45FE73BFEE17FF9C8DFCFFFFE1073C2A41FE73BFEC03FF27EDFCFFFFC1A6282BC3FE77BFEB17FFDDF7FCFFFFC000347F81FE77BFCFEC7FFCFDFCFFFFE037101C03FE777E784FFFDF1FBEFFFF820A1409E0FFFF3E3FF3FFFD6BFEFFFFA294700D62FFF7BFEBA1FFC4FBFEFFFFC186543442FFF6BF8FBFFFC7F7FEFFFFC068320781FFF2FFDFBBFFFEF7FC2FFF8080560C21FFF57FFD7FFFFFFFFCBFFF43C87A14407FFFFFFCFFE7FFFFFC7FFF81743D00E0FFFF7FFFFFDBFFFFFCFFFF814CFE01403FFFFFFFFE197FFFFDFFFE02143E02C0BFFFFFFFF8A39FFFFCFFFF03A87,
		ram_block1a_1.operation_mode = "rom",
		ram_block1a_1.port_a_address_clear = "none",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 16384,
		ram_block1a_1.port_a_logical_ram_width = 16,
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "../doc/CrazyBird.hex",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'hFFFFFC8080005900001000B0A13FFFFFFFFFFF8172000210041A012680FFFFFFFFFFFFE0040038400850005607FFFFFFFFFFFFC80000F00001D4005413FFFFFFFFFFFFFC000044A00F6800301FFFFFFFFFFFFFFB00008F00036F0000DFFFFFFFFFFFFFFE00018080057A0001FFFFFFFFFFFFFFFF0001E30001F00000FFFFFFFFFFFFFFFFC000500003380003FFFFFFFFFFFFFFFFF00020C007E0000FFFFFFFFFFFFFFFFFFCC000800500033FFFFFFFFFFFFFFFFFFF480000000006FFFFFFFFFFFFFFFFFFFFED0000000037FFFFFFFFFFFFFFFFFFFFFD3000000ABFFFFFFFFFFFFFFFFFFFFFFFD48001A9FFFFFFFFFFFFFFFFFFFFFFFFFE380EFFFFFFFFFFFFFF,
		ram_block1a_2.mem_init1 = 2048'hFFA33080FFFFF9FA97BFFFFF435D81FFFFD23C407FFFF9F1B7DFFFFE8A4F8BFFFFC1E7C03FFFF3F03FDFFFFE0E6A0BFFFFF0C4802FFFFFCDFBEFFFFC03D807FFFFF468801FFFF31FE9DFFFF002F03FFFFFFA560003FFFC7FDE5FFFD000703FFFFFFA300002FFF3FBFEFFFFC000701FFFFFFF000040FFF3FDCFFFFE8000107FFFFFFE8000407FFFF99FFFF80200017FFFFFFFC000201FFFFF1FFFE8018002FFFFFFFF40004000FFFD7FFFC0018004FFFFFFFFA00000005FFFFFFD00014001FFFFFFFFD00637800BFFFFC403010003FFFFFFFFE00489C00343C28006010007FFFFFFFFF0000000000000000203706FFFFFFFFFF800C000000000000334B0DFFFFF,
		ram_block1a_2.mem_init2 = 2048'hF0C303FFF7FFFC33367FFFCFFFE0108FE00003FFFFFFFD455CAFFFCFFFE00307E80003FFFFFEA7BDBFB2FFCFFFE0001FF80003FFFBE85FF9CFF3B7CFFFE0001FF00001FFF789FFFFFFFF3FEFFFC0000FF40001FFF67FF933CE5FF85FFFC0003FFC0000FFFFFFF79BFCFFFFFFFF80001FFC00007FFFFFFBD9ADFFFFFFFF80001FF800003FFFFFF6F43FDFFFFFFF00005FFC00007FFFFFFFFA07CFFFFFFC00007FFF00081FFFFFFAFAFFFFFFFFFE3000FFFF00D01FFFFFFE7BD3FFFFFFF81000FFFF805407FFFFF24F75F3FFFFF83800FFFF01EE8FFFFFF8CF77F7FFFFF07900FFFF00E303FFFFFE7E73FFFFFFC07903FFFF876D81FFFFFCFBEBFFFFFFE12C43FF,
		ram_block1a_2.mem_init3 = 2048'h00003FE77BFE007FFB11C7CFFFFC082001703FE373FAE8BFD76177CFFFFC1C1202C03FE77BFFFF7FDBE4DFCFFFFE1812035C3FE77BFAFD3FFA2CFFCFFFFE064142941FE77BFF80FFFFDF7FCFFFFC0001C1E01FE77BFEFEFFFFDF7FCFFFFE108380003FE773C078F7FF9BFBEFFFFE005180383FFFF7C3FF7FFD7AEFEFFFFC0901C02C3FFF7FFFBEFFFDF7FFEFFFF80443E23A1FFF7FFCC3FFFE5F7FEFFFFC0147A0160FFF4BFBF87FFFFFFFCEFFF8240582900FFF23FFD7FFFFFFFFC3FFF81181E0821FFFF3FFFFFE7FFFFFD6FFF00747E00507FFFBFFFFF87FFFFFCFFFF00CC3F0120FFFF3FFFFE41FFFFFDFFFF81A8FC0848FFFF3FFFFEFDFFFFFCFFFE04303,
		ram_block1a_2.operation_mode = "rom",
		ram_block1a_2.port_a_address_clear = "none",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 16384,
		ram_block1a_2.port_a_logical_ram_width = 16,
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "../doc/CrazyBird.hex",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'hFFFFFE00B8004600001001F6C07FFFFFFFFFFF400C0004100810001502FFFFFFFFFFFFA0000038000C9C009C05FFFFFFFFFFFFE00000C0000BB2005807FFFFFFFFFFFFF4000070B00A2000202FFFFFFFFFFFFFFE00004D20088400007FFFFFFFFFFFFFFE800050C0069300017FFFFFFFFFFFFFFFA0004D4006040005FFFFFFFFFFFFFFFFE800012006C90017FFFFFFFFFFFFFFFFFA002080021C005FFFFFFFFFFFFFFFFFFE8000000200017FFFFFFFFFFFFFFFFFFF90000000000DFFFFFFFFFFFFFFFFFFFFF6000000006FFFFFFFFFFFFFFFFFFFFFFE400000067FFFFFFFFFFFFFFFFFFFFFFFE7000067FFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFF,
		ram_block1a_3.mem_init1 = 2048'hFFE1F7010000020620600000017EC7FFFFC1FF808000040860200000064F03FFFFE0FC004000040FE010000201CF0FFFFFE87F0000000C102810000401D81FFFFFF01800080007FC1FF0000801F20FFFFFF83400040000041040000000F43FFFFFFE180000000C043100004000387FFFFFFC000080800C04200000020000BFFFFFFE0000C02000022000020300007FFFFFFF800000080003400000030000FFFFFFFFC00060020001C00060018001FFFFFFFFE0006000C000000100000003FFFFFFFFF0006FC01800000802000007FFFFFFFFF0034E0000C003000203200FFFFFFFFFF8011000000000000305E03FFFFFFFFFFC000000400000000118E07FFFFF,
		ram_block1a_3.mem_init2 = 2048'hF0FC00000FFFFEED86FFFFC000100F0FE00004000FFFF73B409FFFC000000007F00000000FFF3C462031FFC000200007F80002000FF3C00420038FC00000001FF00000000FF8000030003FE00040000FF800010006000104104000400000000FFC000000000007F80FF000000080003FF8000080000008142C1000000000001FFE0000000000050FE01000000100003FFC00000000000603D02000000010007FFC00102000000006406000000010003FFF0048100000031008C00000041000FFFE00480000000CF01B8C000008C0017FFF015E00000007A194080000100300FFFFC2E184000000F01F800000003200FFFF83AE020000011010C00000002803FF,
		ram_block1a_3.mem_init3 = 2048'hC00000183FFFFFFFFCEFBBDD00001833C0F8001C37FD177FEFFF8FDD00001811C2F400183FF9FFBFE7FF3FDD00020801C60C00183FFDE3FFFDDF3FDD00020183C77000183FFC7FFFFE3FBFDD00020003C3F000183FFF01FFFE3FBFDD00000FE38000201837FFFF0FFE6607FD00000061807C2000B7FC00FFFEE71FFD00001901813E00003FFF7DFFFEEF3FFD00000201808600003FFF3C1FFFEFBFFD000400E1C20000003FFC07FFFFFFBFDC00042803E08010007FFFEFFFFFFFFFC300001107E00300000FFFFFFFFFFFFFD600000F47C00400000FFFFFFDBFFFFFC000080303C00008000FFFFFF40FFFFFD000007883F06700000FFFFFB81BFFFFC00000438F,
		ram_block1a_3.operation_mode = "rom",
		ram_block1a_3.port_a_address_clear = "none",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 16384,
		ram_block1a_3.port_a_logical_ram_width = 16,
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "../doc/CrazyBird.hex",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'hFFFFFF00400020000000000900FFFFFFFFFFFF8080003860000000C801FFFFFFFFFFFFC0000040400002006003FFFFFFFFFFFFF000000840040C00200FFFFFFFFFFFFFF800008840041C00001FFFFFFFFFFFFFFC000030C0041800003FFFFFFFFFFFFFFF00002000000C0000FFFFFFFFFFFFFFFFC000308000080003FFFFFFFFFFFFFFFFF00020C00006000FFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_4.mem_init1 = 2048'hFFC00800FFFFFDF1CF9FFFFF808003FFFFE000007FFFFBF60FDFFFFF01B007FFFFF000003FFFFBF00FEFFFFC003007FFFFF000001FFFF3E3C7EFFFF800260FFFFFF8070007FFF803E00FFFF0000C1FFFFFFC080003FFFFFBEFBFFFE000081FFFFFFC000001FFFFFBCFFFFF8000003FFFFFFE0000007FFFFBDFFFFF0000007FFFFFFF0000001FFFFDDFFFFC000000FFFFFFFF00004007FFFCBFFFF0000001FFFFFFFF80000001FFFE3FFF80000003FFFFFFFFC00000003FFFFFFE00008007FFFFFFFFE000000007FFFFF00000C00FFFFFFFFFF8003000003FFC000000C01FFFFFFFFFFC00E000000000000002001FFFFFFFFFFE006000000000000003003FFFFF,
		ram_block1a_4.mem_init2 = 2048'hE00007FFF7FFFF1E79FFFFFFFFE00007F00003FFF7FFF8FCBF7FFFFFFFE0000FF00003FFF7FFC3F9DFCFFFFFFFC0000FF00001FFF7FC3FFBDFFC7FFFFFC0000FF80001FFF007FFFBCFFFC01FFF80001FF80000FFF9FFFEFBEFBFFFBFFF80001FF80000FFFFFFF807E00FFFFFFF00001FFC00007FFFFFF7E3C3EFFFFFFF00003FFC00007FFFFFFBF00FEFFFFFFE00003FFE00003FFFFFF9F42FDFFFFFFE00003FFE00001FFFFFFDF18F9FFFFFFC00007FFE00000FFFFFFCE7E73FFFFFF800007FFF00800FFFFFFF07E07FFFFFF00000FFFF808107FFFFFF1668FFFFFFE08001FFFF811E03FFFFFF07E07FFFFFE08001FFFFC01001FFFFFEE7E73FFFFFC0D001FF,
		ram_block1a_4.mem_init3 = 2048'h80003FFFF7FFFFFFFFFFFFFEFFFE000180003FFFFFFFFFFFFFFFFFFEFFFE002181083FFFF7FFFFFFFFFFFFFEFFFC07E180003FFFF7FFFFFFFFFFFFFEFFFC000180083FFFF7FFFFFFFFFFFFFEFFFC000180003FFFF7FFFFFFFFFFFFFEFFFC0001C0001FFFFFFFFFFFFFFFFFDEFFFC1F83C0001FFF7FFFFFFFFFFFFFDEFFFC0683C0C01FFFF7FFFFFFFFFFFFDEFFFC0183C1001FFFF7FFFFFFFFFFFFDEFFF80003C1201FFFF7FFFFFFFFFFFFFFFFF81003C1600FFF87FFFFFFFFFFFFFCFFF80E03C0000FFFF7FFFFFFFFFFFFE9FFF80083E0020FFFF7FFFFFE7FFFFFFFFFF00007E00C07FFF7FFFFFBFFFFFFEFFFF00707E01807FFF7FFFFC7E7FFFFFFFFF03C07,
		ram_block1a_4.operation_mode = "rom",
		ram_block1a_4.port_a_address_clear = "none",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 16384,
		ram_block1a_4.port_a_logical_ram_width = 16,
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "../doc/CrazyBird.hex",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'h7FFFFF858AFCB167F3BDFBD5193FFFFF7FFFFF86F8FEAD7F6A8AF428C3FFFFFF7FFFFFD17C7E8BBE75F9E2D91DFFFFFF7FFFFFC6F0FDB80E760FFA5837FFFFFF7FFFFFF260FCCF987A89FEC41FFFFFFF7FFFFFFE23FDE89067D97EED6FFFFFFF7FFFFFFFFFFC13CFF2653F3A3FFFFFFF7FFFFFFE77F943E37237FFFDFFFFFFFF7FFFFFFFEF8C0EBFF68E7FFBFFFFFFFF7FFFFFFFF07F30FFE2CCE79FFFFFFFFF7FFFFFFFF9AF157FEBE7E05FFFFFFFFF7FFFFFFFFE776F9EF0FCD47FFFFFFFFF7FFFFFFFFFE1E639C8FB47FFFFFFFFFF7FFFFFFFFFF7B871F8387FFFFFFFFFFF7FFFFFFFFFFE2D6BC440FFFFFFFFFFFF7FFFFFFFFFFFF1FBFBCFFFFFFFFFFFFF,
		ram_block1a_5.mem_init1 = 2048'hFFD3F2B241FC6617FF5E0030E7CFF1FF7FBB3A58380C64017C5E00306E2221FF7FFC22185C06E678F47E0005E337D7FF7FDE1398A607E3E73A4C00BA6773A7FF7FE2955B0603F120868C03AD8A3C9FFF7FF927F3C403FEE505C4017162F0AFFF7FFFAE7E6081FE1480E60121F1C77FFF7FF98AEF22BFEFF081AE1E6B39FEDFFF7FFC8DF9AEDF83F751FE1B8B99FCFFFF7FFFCF7C4DDDF608183ED1B53BF7FFFF7FFF2FFEFC45FF136C7FF3F22FFDFFFF7FFFB9F77B610FF8705E653887DBFFFF7FFFC8FBDDBC6046FF5EB62287ADFFFF7FFFE3BBA17F0667B9583D2D07E7FFFF7FFFFFB56DFF830C1C7EFB4F071FFFFF7FFFFA0E027DF9E63D8FF611173FFFFF,
		ram_block1a_5.mem_init2 = 2048'hB7291803E7FFFDB885FFFFD407F5C4A7CEBEFD01E7FFE1074BEFFFD403EC4647D21FEF81FFFE09071451FFD807E7C3FFD3FFFA80DFC18FC7078ADBD9079E3FA7F83FFC80CD3D3ECC04E3991B062E7FBFE8FFF680E690395A0B02FAA00E4EFF5FF5FFF980B807FB0B93467FB01C3FFF3FF3FFFFC00F2F95A2574879C03EBDF71FFC3F7D6007FFBB8DCE080FC07FF9F71FFABF81F800019843566000007F93FE7FFAF7DEDC0000CD806E68000077D7FEBEFE709D160000F67F4D660001835EFCBEFD700E1600007A9A701200019F9E7DFEFF7326D200005F1D8B8000001CE3FF7FFEE3D87F80007F9B9FD000003CA0B4FFFFDCE56B0000E69839F8003045BADAFF,
		ram_block1a_5.mem_init3 = 2048'hF39A02EA3FF391FFC5BE33CE800387E03C3A66E23FFB893FB827AFCE80001C375004F0E23FFA18FFDE0D97CE80030E2503E5F0E23FFFADBFE09A9FCE8040CDCB0EDFD0E27FFF7F3FF88D7FCE8062E050CADF41E273E05DDFFDE2CBCC8073D126400B40F2F7F53A1BFCFE07CC80708E65F02D0C7E77FCEC8FFFA61FCC80761BD5C2AE247EF7F19F3FFAEEDFFC8065BEB9E19AA07E37F86F7FFE763FFC80F19DBCE051C87EEFFEB2BFFECF3FDC00E7444B4020383E67FF9BFFFFFFBFDF01832C874DF32C3EF7FFC7FFFFFFFFE0019FEC67EFBCFC1F93FFFFFFBFFFFFDC01F23DA737ADFC04F3FFFFF7FFFFFFD401E758AF0EDF8E07E3FFFFE46FFFFFC403E773E6,
		ram_block1a_5.operation_mode = "rom",
		ram_block1a_5.port_a_address_clear = "none",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 16384,
		ram_block1a_5.port_a_logical_ram_width = 16,
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "../doc/CrazyBird.hex",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h7FFFFCFE6FFF598FFFD5FD0D5E7FFFFF7FFFFEF82DFF2EF7F2F5F766FC7FFFFF7FFFFF0E7BFF933FE285E3A5E6FFFFFF7FFFFFEFFFFEA34FE289FBB7DFFFFFFF7FFFFFFFFFFFC0A7F955FF07DFFFFFFF7FFFFFF4FFFF784FE2E4FF2EFFFFFFFF7FFFFFFEBFFE725FED79FFFCBFFFFFFF7FFFFFFF77FF5CFF660CFFF4FFFFFFFF7FFFFFFFBFFF88FFE6DFFFD9FFFFFFFF7FFFFFFFFF7FE3BFF467E76FFFFFFFFF7FFFFFFFF9EFF67FF5FFE7DFFFFFFFFF7FFFFFFFFFF79E7FFFFCEFFFFFFFFFFF7FFFFFFFFFFA1FFFCFFF2FFFFFFFFFFF7FFFFFFFFFFF77FFFFCB7FFFFFFFFFFF7FFFFFFFFFFFD047F27FFFFFFFFFFFFF7FFFFFFFFFFFFF700EFFFFFFFFFFFFFF,
		ram_block1a_6.mem_init1 = 2048'h7F9BD73E7FFFFCE784FFFFFF7BF03FFF7FDC035FBFFFFBFDCFCFFFFF7B9737FF7FDED29FDFFFF3FE0FDFFFFCFBDAE3FF7FEFE61F57FFFBC7ABFFFFF9F191CFFF7FEF3ADFEFFFFDC5672FFFE67CB7F7FF7FF7D1FFFBFFFFB9C65FFFCFFE90FFFF7FFBFFFFFEFFFFFD671FFFDFFFD79FFF7FFCFDFF7EBFFFFD4FFFFE70FFDF3FFF7FFC7FFAFFBFFFF81FFFFFF17FFE3FFF7FFEFFFF3E35FFF5A7FFEFF9FFFA7FFF7FFF1FFF5FBAFFFC43FF9FFDFFF6FFFF7FFFCFFFBCFFCFFF8FFEFDFFBFE9FFFF7FFFD7F3EABFF246FF53FAFD1FC3FFFF7FFFE879EF7FFEF7F15FF4F49FA7FFFF7FFFF27D5FFFFFFFFFFFF1E66FAFFFFF7FFFFFFFD3FE1FFFFFFFF9DA3F7FFFFF,
		ram_block1a_6.mem_init2 = 2048'h5E8261FFF7FFFFEB217FFFE7FFEDFC3F7F7FE5FFF7FFFE7ECEFFFFE7FFEC7FF777FFF1FFEFFF77F9C7ACFFEFFFD7FFD76FFFF4FFEFEB9FFBD78DB7EFFFDFFFCF6FFFF0FFF1D8FEF7E7E37F2FFFDFFFCF77FFF8FFFC7FFD6FFD03FF6FFFBFFFAF7FFFFC7FFFFFFC1FEB47FFCFFF7FFFBF7DFFFC7FFFFFEDF6477FFFFFFE7FFF9F7BFFFEBFFFFFC7F427DFFFFFFFFFFFFF7BFFFE3FFFFFE7FD079FFFFFFDEFFFDF7FFFD73FFFFFF3FAC797FFFFFFFFFFBF7CFF95F7FFFFF9F7C93FFFFFFB97FF7F7FFE53EFFFFFFE42E57FFFFFF647FFFF7EFDC3EBFFFFFF96E67FFFFFEF9E7FFF7F39A3E7FFFFFFE2EFFFFFFFEF98BEFF7FB7BD757FFFFE61FFFFFFFF9E177EFF,
		ram_block1a_6.mem_init3 = 2048'h3FE78DEBBBFC60FFE8CD57DEFFFDEFAEFEAFA9E3BBFB61BFDBF663DEFFFFECECBFC37FE3BBFEE97FFFE3CFDEFFFEFE6537F33FE3BBFA64FFF117FFDEFFFFFC2EF3A33FE3BBFB18FFFEFE3FDEFFFDFFDC348FAFE3BFFD1D0FFEEF77DCFFFDF5CBBFF7AFF33BEB1E67FE73C3DCFFFDCBE8BF5BAFFFBBFFEF3FFDF8D7DCFFF9E578FC09A7FF3BFC831FFFDF3FCCFFFBBEF2DFE187FF3BFD9C6FFDCFFFCCFFFBBDE5BD7DAFFF3BF8339FFFCF7FCCFFFFE8777F1FDFFF3BFFB3FFFFFFFFCCFFFFE0995E3ACFFFF3FFD7FE7FFFFFD1FFF3E93D1FE2D7FFF7FFFFF8BFFFFFE7FFFE3AFB6FC7C7FFF7FFFFE5AFFFFFE7FFE762F75F8767FFF7FFFF9453FFFFE7FFFFF63B,
		ram_block1a_6.operation_mode = "rom",
		ram_block1a_6.port_a_address_clear = "none",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 16384,
		ram_block1a_6.port_a_logical_ram_width = 16,
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "../doc/CrazyBird.hex",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'hFFFFFFFF5FFF14DFFFE5FE0F1E7FFFFFFFFFFEBEF5FFF2CFFAEFF6927E7FFFFFFFFFFFFF7DFF3BBFF7B0E36FFFFFFFFFFFFFFFE7FFFF7F0FFBE3FB9FE7FFFFFFFFFFFFF3FFFE16DFF519FF87EFFFFFFFFFFFFFF8FFFFE3AFF4AFFFEF1FFFFFFFFFFFFFFEFFFFF31FFB7AFFFE3FFFFFFFFFFFFFFF57FF293F7E13FFF8FFFFFFFFFFFFFFFFD7FFA63FF911FFEFFFFFFFFFFFFFFFFFE57FC33FFE67E7A7FFFFFFFFFFFFFFFFFFAFF7FFF9FFE5BFFFFFFFFFFFFFFFFFFF2FFFFFFFFCF4FFFFFFFFFFFFFFFFFFFFD0FFFFCFFFABFFFFFFFFFFFFFFFFFFFFFB5FFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFF2DFFB0FFFFFFFFFFFFFFFFFFFFFFFFFFCDFFB3FFFFFFFFFFFFF,
		ram_block1a_7.mem_init1 = 2048'hFFDD1ABF8000050810200000BC17BBFFFFCDF39FC000020B18100001FC433BFFFFEFAC5FE000000728000001F176FFFFFFE7B55FD8000C0A60000007F2DDF7FFFFF3C8DFF0000ABE0D200017FCFDCFFFFFFBDEFFF800030E1900002FFED4DFFFFFFFE7FFFC0000021800007FFF97BFFFFFFFFFFEBE4000043000007FFFEFFFFFFFFE7FFBBFE00002000005FFFFFE7FFFFFFEBFFFBFEA0000600017FE7FFC7FFFFFFFBFFFDFFD000280003FFE7FF9FFFFFFFF9FFFFFFFF00000027DFE7FF5FFFFFFFFCFFFEBBFF1B900A3F9FFFFFBFFFFFFFFE7FA73BFFE580B9FFBFA7FD7FFFFFFFFF1FDFFFFFFFFFFFFFFFE4FCFFFFFFFFFFAFFC3FFBFFFFFFFFE4EAF9FFFFF,
		ram_block1a_7.mem_init2 = 2048'hCFC37A0007FFFEA778FFFFC8000DFFB3EFFFFA0007FFF78251DFFFC8001C7FF7E7FFFE000FFFBC02787BFFC00037FFF7FFFFFD000FF2600618718FC0001FFFFFFFFFFF0001CA0100381C5320003FFFFFF7FFFE000880060C203C0110003FFFEFFBFFFF800000089C0388000000FFFFDFFFFFFF8000000E1FB880000001FFFFDFFDFFFF8000000C082810000000FFFFBFFFFFFF80000004047010000001EFFFFFFFFFFFC0000005091000000001EFFFBFFCFFFDE80000009C2E40000007CFFF3FFFFF57F8000000158A8000000F8FFFFFFEFEB0F4000000800F0000000F56FF7FFF7F6DBC000000E5848000003E88BEFFFF7E0D7E8000009A1C4000007E937FFF,
		ram_block1a_7.mem_init3 = 2048'h7FFFB01477FF9EBFF9158FDD0001F7DF7FD7901C77F8D57FC6759BDD0001FCBF7A43801C77F9F3FFF3D90FDD0001F197FDF7C01C77FDF33FF22F3FDD0003FA6CBA2BE01C77FE353FFD1FFFDD0001FFDD3CA7D01C77FC9DDFFF3F9FDF0003E61F3FFFF00C77E3451FFDC23FDF0001F71D3FA3D00077FF305FFE4117DF0003F57D3EEDF80077FE78DFFCEF9FDF0007BB7D5C59F80077FF771FFF4FFFDF0007BD5D5D6FE00077FBCF9FFFFFFFDF0003F87BBCAFF00037FFEFFFFFFFFFC10003F39F9F7CE00007FFCFFFFFFFFFDF000FE5FFDFF2F80007FFFFFDFFFFFFC8000E3ABBEFFDF80007FFFFF47FFFFFC80017FD77CF04F80007FFFFD3A7FFFFC8001F0E73,
		ram_block1a_7.operation_mode = "rom",
		ram_block1a_7.port_a_address_clear = "none",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 16384,
		ram_block1a_7.port_a_logical_ram_width = 16,
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "../doc/CrazyBird.hex",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'hFFFFFD80300019000012005F603FFFFFFFFFFFC184003660050A088102FFFFFFFFFFFF8006000440080E1CEC01FFFFFFFFFFFFE0000008700952041007FFFFFFFFFFFFE40000B440169A000827FFFFFFFFFFFFFC000060A01D0B00103FFFFFFFFFFFFFFC0001FC6002D900017FFFFFFFFFFFFFFF6801B8C081C40004FFFFFFFFFFFFFFFFF80035A005E6001FFFFFFFFFFFFFFFFFFE805DC00744187FFFFFFFFFFFFFFFFFFF100900020018FFFFFFFFFFFFFFFFFFFF30000000030CFFFFFFFFFFFFFFFFFFFFF2000030006FFFFFFFFFFFFFFFFFFFFFFE3000000D7FFFFFFFFFFFFFFFFFFFFFFFA1C00385FFFFFFFFFFFFFFFFFFFFFFFFFE9FF97FFFFFFFFFFFFF,
		ram_block1a_8.mem_init1 = 2048'hFFE398C1FFFFFDF387DFFFFF82F6C7FFFFC1E4A0FFFFFBFC7FDFFFFF0C02C3FFFFC1C9607FFFF7FB8FDFFFFC013103FFFFF8AB201FFFF3D7DBEFFFF80F4C1FFFFFF043A007FFFBA3E5FFFFF801B40FFFFFF0480007FFFFFFDF1FFFE001F50FFFFFFC380000FFFFFBEFFFFF8000187FFFFFFD0000C1FFFFFDDFFFFE060010BFFFFFFE0004401FFFFB9FFFFE0200007FFFFFFF80006007FFFCBFFFF8030000FFFFFFFF00006003FFFE3FFFA0000000FFFFFFFF80000000BFFFFFFF0100C001FFFFFFFFC00603C01BFFFFE80301C003FFFFFFFFE00237C0009FF8A006004007FFFFFFFFF002F000000000000202200FFFFFFFFFFA00CC00C00000000302601FFFFF,
		ram_block1a_8.mem_init2 = 2048'hE0E303FFFFFFFF7F3FFFFFEFFFF21547E00007FFFFFFFAFEDEBFFFEFFFE38287F00003FFF7FFD7FBFFD7FFEFFFC8001FE00003FFF7FCBFFFDFFB7FEFFFC00007F80001FFFE13FFFBCFFFC8CFFF80001FFC0001FFF8FFFC7FFF3FFF1FFF80003FF00000FFFFFFFB83E7DFFFFFFF00000FFC0000FFFFFFF3E7CBEFFFFFFF00001FFE00003FFFFFFFF88FDFFFFFFF00007FFE00003FFFFFFDF677DFFFFFFC30007FFD00103FFFFFFDF387FFFFFFFC3000FFFE00C20FFFFFFCE7EFFFFFFFFC30007FFE80240FFFFFFE07F9FFFFFFF070017FFF818187FFFFFF7775FFFFFFE0B901FFFFC14F87FFFFFEF7FD7FFFFFE09643FFFFC2DE03FFFFFCE3FFBFFFFFC09003FF,
		ram_block1a_8.mem_init3 = 2048'h00003FFF7FFD9F7FF9175DFEFFFC000001083FFF7FFBC2BFFF0FF7FEFFFC0F2003343FFF7FFAFF7FF9E6DFFEFFFC07E800083FFF7FFFDF7FFEFFDFFEFFFC03D107C83FFF7FFF7F7FFDDF7FFEFFFE002182901FFF7FFF1CE7FFDFFFFEFFFE07E380001FFF7FE73A7FFFF8FBFEFFFC1F8180443FFF7FE1FFBFFF7ADFFEFFFC178181D63FFF7FFFBCFFFD5FFFFEFFFC41C183841FFF7FFAFB7FFCCF7FFEFFF842C7E3860FFF7FFBFDBFFFEF3FFEFFFC338781E00FFF37FFD7FFFFFFFFFEFFF80EE1C0010FFFFFFFEFFFFFFFFFE1FFF81EC7C0020FFFFFFFFFFFFFFFFFEFFFF1C303C01C07FFFFFFFFFD9FFFFFEFFFF00103D05C8FFFFFFFFFF7FFFFFFEFFFF0398B,
		ram_block1a_8.operation_mode = "rom",
		ram_block1a_8.port_a_address_clear = "none",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 8191,
		ram_block1a_8.port_a_logical_ram_depth = 16384,
		ram_block1a_8.port_a_logical_ram_width = 16,
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "../doc/CrazyBird.hex",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'hFFFFFF7F17FF80FFFFFFFE093F7FFFFFFFFFFFBEF7FFF1EFF3E5FFA2FCFFFFFFFFFFFF9FF9FF87FFF363FF77F9FFFFFFFFFFFFCFFFFF3FFFF101FF97F3FFFFFFFFFFFFF3FFFF834FE5DBFFDFCFFFFFFFFFFFFFF9FFFFA29FE668FFFF9FFFFFFFFFFFFFFE7FFE2F3FF918FFFE7FFFFFFFFFFFFFFFDFFE3ABFF9F3FFF9FFFFFFFFFFFFFFFFD7FFFABFF8B6FFEBFFFFFFFFFFFFFFFFF5FF9EFFFBA3FFAFFFFFFFFFFFFFFFFFFD7FFE7FFFFFFEBFFFFFFFFFFFFFFFFFFFAFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFC0FFFFFF13FFFFFFFFFFFFFFFFFFFFFFFC03FFC03FFFFFFFFFFFFFFFFFFFFFFFFFF1FF8FFFFFFFFFFFFFF,
		ram_block1a_9.mem_init1 = 2048'hFF9E527EFFFFFFFDB79FFFFFFC85B9FFFFDE21FF7FFFFFF5AFFFFFFFF406FBFFFFEE93FFBFFFF3F05FCFFFFDF7B8F7FFFFE710FFFFFFF3CBD3FFFFFBFE09E7FFFFF7A37FF7FFFC43F20FFFF7FEA5EFFFFFFB8BFFFBFFFFFBCF1FFFFFFF43DFFFFFF9D7FFFEFFFFFFCFFFFFBFFFD79FFFFFFCFFFFBF7FFFF9FFFFFEFBFFEF3FFFFFFEFFFF7FDFFFF9BFFFFDFEFFFF7FFFFFFFFFFFDFF7FFFEFFFFF7FDFFFEFFFFFFFFBFFFDFFDFFFFBFFF9FFE7FFDFFFFFFFFDFFF9FFF3FFFFFFEFEFFBFFBFFFFFFFFEFFD93BFE3FFFFE7FEFEFFF7FFFFFFFFF7FEB03FFF1FF87FFBFCDFEFFFFFFFFFFBFEEFFFFFFFFFFFFEFB3FDFFFFFFFFFFFFF5FFF3FFFFFFFFDE6BFBFFFFF,
		ram_block1a_9.mem_init2 = 2048'hEFDCFBFFF7FFFFBEBBFFFFEFFFEFE4F7EFFFFBFFF7FFFCFC9E7FFFEFFFFFFC77EFFFFFFFF7FFE7F9DFCFFFEFFFDFFFE7F7FFFDFFF7FF3FFBFFF8FFEFFFFFFFEFFFFFFFFFF7E3FFFFCFFFC7EFFFBFFFFFF3FFFEFFF8FFFC7BEF3FFF1FFFFFFFCFFBFFFFFFFFFFFC63F02FFFFFFF7FFFDFFFFFFF7FFFFFF3EBD3FFFFFFFFFFFFDFF9FFFFBFFFFFFBF35FCFFFFFFEFFFF9FFFFFFFFFFFFFF9FDA7FFFFFFFDCFFFFFFCFFFFDFFFFFFFFDB79FFFFFFFDFFF3FFEFF67EFFFFFFDEFF73FFFFFFBFFFF7FFE7F33FFFFFFFEAFE47FFFFFF727FE7FFFFEA97FFFFFFF5EE6FFFFFFEFC5FFFFFF3D0EFBFFFFFE4FE07FFFFFFFCDFCFFFFFA08FDFFFFFDEBE73FFFFFFFB7BFFF,
		ram_block1a_9.mem_init3 = 2048'hBFFFFFFF7FFE607FFD19EFFEFFFDE7CDBE07FFFF7FFFC0BFD7F577FEFFFDEBEDBF03FFFF7FFBFF7FDBE4DFFEFFFDF7FDB9F3FFFF7FFAFD3FFA2DFFFEFFFDFC3DBA0FFFFF7FFF00FFFFDF7FFEFFFDFFFDBC8FDFFF7FFE1CFFFFDF7FFEFFFDF81FBFFFDFFF7FC0FC77FF9AFBFEFFFFFF9DBF83DFFF7FC1FF7FFDFECFFEFFFFE4FDBEC5DFFF7FFFBCFFFDF7FFFEFFFFFDBDBD79FFFF7FFCC37FFE6F7FFEFFFBFF599DF9EFFF7FFFFC7FFFFFBFFEFFFBF7F9DFFFEFFF4FFFD7FFFFFFFFFEFFFFEE7BDFFCFFFFF7FFFFFFFFFFFFE1FFFFF4FFDFFBFFFFF7FFFFFE7FFFFFEFFFF7FEFBDFEFF7FFF7FFFFF9BFFFFFEFFFFF817BEF9C77FFF7FFFFE7EFFFFFEFFFFFB877,
		ram_block1a_9.operation_mode = "rom",
		ram_block1a_9.port_a_address_clear = "none",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 8191,
		ram_block1a_9.port_a_logical_ram_depth = 16384,
		ram_block1a_9.port_a_logical_ram_width = 16,
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "../doc/CrazyBird.hex",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'hFFFFFEFFEFFFFFFFFFEFFFF6FFFFFFFFFFFFFF7F7BFFCF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFDFF9BFFFFFFFFFFFFFFFFFFFFF7BFFEFFFFEFFFFFFFFFFFFFFFFFFFFF7FBFFBE7FFFFFFFFFFFFFFFFFFFFFFFFDF7FFBF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFE7FFFFFFFFFFFFFFFFFFFFBFFFC77FFFFFFFFFFFFFFFFFFFFFFFFFEFFFDF5FFF79FFF7FFFFFFFFFFFFFFFFFBFFFF7FFDFFFFDFFFFFFFFFFFFFFFFFFEFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFF,
		ram_block1a_10.mem_init1 = 2048'hFFFDEFFF0000020E786000007F7B7FFFFFFFDF7F8000040BD0200000FBFDFFFFFFFF7FBFC0000C0FF0300003FECFFFFFFFFFFFFFE0000C3C3C100007FDF7FFFFFFFFFCFFF80007FC1FF0000FFF5BFFFFFFFFF7FFFC00000430E0001FFFBFFFFFFFFFEFFFFF0000043000007FFFEFFFFFFFFFFFFF7F800006200001FDFFFFFFFFFFFFFFFFBFE00006600003FDFFFFFFFFFFFF7FFFBFF8000340000FFEFFFFFFFFFFFFFFFFBFFE0001C0007FFFFFFFFFFFFFFFFFFFFFFFC0000001FFFF7FFFFFFFFFFFFFFBFC7FFC00001FFDFF3FFFFFFFFFFFFFFDCFFFFFE007FFFDFFBFFFFFFFFFFFFFFF1FFFFFFFFFFFFDFDDFFFFFFFFFFFFDFFBFFFFFFFFFFFFEFDDFFFFFFF,
		ram_block1a_10.mem_init2 = 2048'hFF3FFC000FFFFFC1C7FFFFF0001FFBFFFFFFFC000FFFFF0361FFFFF0001FFFFFFFFFFC000FFFF806203FFFF0003FFFFFFFFFFE000FFFC0042007FFF0003FFFFFF7FFFE000FFC000430003FF0007FFFEFFFFFFF000700038410C000E0007FFFFFFFFFFF00000007FC1FF0000000FFFFFFFBFFFF8000000C1C3C10000000FFFFFFFFFFFFC00000040FF030000001FFFFFFFDFFFFC00000060BD820000003FFFFBFFFFFEFE00000020E7860000003EFFFFFFFFFBFF00000031818C0000007EFFFFFFFFFFFF0000001F81F8000000FFFFFFFFF7F7EF8000000E99B0000001F7EFEFFFFFEF17C000001B81F8000001F7FFFFFFFBDF7FE0000031C18C000003F6FFDFF,
		ram_block1a_10.mem_init3 = 2048'hFFFFC000FFFFFFFFFEEFB3FF0003FFFFFFFFC000FFFC3F7FEFFB8FFF0003F7DFFCFFC000FFFDFFBFE7FF3FFF0003F81FFFFFC000FFFDE3FFFDDE3FFF0003FFFFFDF7C000FFFCFFFFFE3FBFFF0003FFFFFF7FE000FFFFE3FFFE3FBFFF0003FFFDFFFFE000FFFFFF8FFE6707FF0003E07FFFFFE000FFFE00FFFEE73FFF0003FB7FFF3BE000FFFF7FFFFEEF3FFF0003FE7FFEFFE000FFFF3C9FFFFFBFFF0007FFBFFEDFF000FFFC03FFFFFFFFFF0007CFFFFE1FF000FFFFEFFFFFFFFFFF0007F1FFFFFFF0000FFFFFFFFFFFFFFE0007FB3BFFFDF0000FFFFFFFFFFFFFF0000FFDFFFFF3F8000FFFFFFE7FFFFFF0000FFEFFFFE3F8000FFFFFF81FFFFFF0000FC7FF,
		ram_block1a_10.operation_mode = "rom",
		ram_block1a_10.port_a_address_clear = "none",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 8191,
		ram_block1a_10.port_a_logical_ram_depth = 16384,
		ram_block1a_10.port_a_logical_ram_width = 16,
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "../doc/CrazyBird.hex",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h7FFFFEFE3FFFBADFFFD7FCE7FF7FFFFF7FFFFF7E21FFCA5FFFD2FFB47D7FFFFF7FFFFF8F75FF031FE52DFEB3F3FFFFFF7FFFFFEFFFFEE27FE524FF4BF3FFFFFF7FFFFFF3FFFF7BAFFA21FFDFA7FFFFFF7FFFFFF6FFFEC05FE300FFDF8FFFFFFF7FFFFFFEFFFE2DFFF7A6FFFEFFFFFFFF7FFFFFFE6FFE93FFF670FFFEFFFFFFFF7FFFFFFFDBFF0C5FF9E2FFC7FFFFFFFF7FFFFFFFE9FF8EDFFAE1FF47FFFFFFFF7FFFFFFFFEBFFEFFFBFFFD3FFFFFFFFF7FFFFFFFFE87FFFFFFFFFA7FFFFFFFFF7FFFFFFFFFD7FFFFFFFFBBFFFFFFFFFF7FFFFFFFFFF319FFFFEADFFFFFFFFFFF7FFFFFFFFFFF252FF214FFFFFFFFFFFF7FFFFFFFFFFFF153CD7FFFFFFFFFFFFF,
		ram_block1a_11.mem_init1 = 2048'h7F9FB53C000004023000000039297DFF7F8F16BE0000020D88000001F0817BFF7FEFC47F6000000AE8000002E5DBF3FF7FFE9F7FF000082074300007FFC4EFFF7FF30E3FE800099819900013FF8CEFFF7FFFBEFFF600040010000027FE9DBFFF7FFB93FFFA0000000000003FFFB35FFF7FF9EFFEBDC00000100001FAFFC77FFF7FFF7FFE5FC00004200006F8FFFEFFFF7FFE3FFF3FF40000200007F87FFD7FFF7FFFFFFF8FF9000080004FFDFFFFFFFF7FFFFFFFA8FEE0000000BEFE3FFFFFFF7FFFCFF6191FA8000013FEFFFFE3FFFF7FFFF7F2F5DFFA74384FF8FE7FD7FFFF7FFFF7FEE7FFFF9C1FFFFDF09FFFFFFF7FFFFEFEBFFF3DFFFFEFFC75AF3FFFFF,
		ram_block1a_11.mem_init2 = 2048'h4E8AF00007FFFEC386FFFFD0001FEAEF577FF0000FFFF002019FFFD0003FFAEF7FFFFE000FFE7400007BFFF0001FFFFF77FFFA000BCE80060009E7F0003FFFE76FFFFE000B3400001000B630007FFFDF73FFFD0007C000CC212001A0007FFFCF77FFFE80000002F40B30000000FFFFFF73FFFE8000000C205A00000001FFFFFF7DFFFF0000000C013830000000FFFFFF7CFFEFE000000606B020000002FFFF7F7CFFC78000000002484000000187FFFF7FFF4FD0000002943C4000000797FEFF7DFE51E000000070138000000758FEFF7F3E0D78000000091780000006A9FCFF7EF840F8000000091A8000002E32FCFF7F5D42FA00000010280000005E8898FF,
		ram_block1a_11.mem_init3 = 2048'h3F8FC0003FF19DFFD44C45FD0000DB9B7D6780003FF8513F8DFE8BFD0000D7D93C6FC0003FF4123FF621AFFC0000FEDAFA9180003FF9003FF8021FFC0001F1BBB9A7E0003FFD557FFE2FBFFC0003FF39BEBFA0003FF3635FFF2203FC0001E9D83C0F8000BFC33FC7FEF513FC0001E248BE03E0007FF530AFFC491FFC0003EC1AFE31E0003FFA2FFFF876BFFC0003E51E9BF6E0003FF8313FFFF73FFC0007E09F1AEBE00007FA069FFFFF7FFC000780797EBBE00047FFCFFFFFFFFFE20007D1BB3F1CE0000FFFDFFF7FFFFFFF000BE2B70FF4E0000FFFFFFBFFFFFFC00007F3B70FCBE8000FFFFFF60FFFFFC0000768375F8170000FFFFFD027FFFFD0001FAB73,
		ram_block1a_11.operation_mode = "rom",
		ram_block1a_11.port_a_address_clear = "none",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 8191,
		ram_block1a_11.port_a_logical_ram_depth = 16384,
		ram_block1a_11.port_a_logical_ram_width = 16,
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "../doc/CrazyBird.hex",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'hFFFFFF7F4BFF1EAFFFEFFEE69E7FFFFFFFFFFFFEA5FFC5AFFBF7FF1AFDFFFFFFFFFFFF5E79FF6F1FFE1DFF07F8FFFFFFFFFFFFD7FFFF0B5FFBB5FFC3EBFFFFFFFFFFFFEBFFFF735FFBA7FF9FD7FFFFFFFFFFFFFDFFFF979FE0E1FFFF3FFFFFFFFFFFFFFCBFFF62FFFBE3FFFDBFFFFFFFFFFFFFFFFFFE901FFD9CFFFDFFFFFFFFFFFFFFFF9FFFAC7FF80EFFE5FFFFFFFFFFFFFFFFEEFF9E3FFB47FFF7FFFFFFFFFFFFFFFFF9FFFEFFFBFFFF9FFFFFFFFFFFFFFFFFFF57FFFFFFFFE8FFFFFFFFFFFFFFFFFFFFD8FFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFBB7FFFFF4DFFFFFFFFFFFFFFFFFFFFFFF803FF999FFFFFFFFFFFFFFFFFFFFFFFFFE40077FFFFFFFFFFFFF,
		ram_block1a_12.mem_init1 = 2048'hFFD96B7F00000307384000007C453BFFFFDDBB7F80000408C8300000F5E2FBFFFFEE207F8000000E80000002F6D2FBFFFFE7147FF000001008000005F489E7FFFFEFF9FFE000059806200007FAADF7FFFFFFD1FFF80003043060002FFF07DFFFFFFBFFFFFD0000002000001FFFC79FFFFFFFFFFF7E800004000000FFFFEFFFFFFFFCFFFFFFC00004600005F8FFFF3FFFFFFF3FFF7FF00002A0000BFDFFFDFFFFFFFFDFFF3FF9000280005FFE7FFBFFFFFFFFAFFF7FFF400000017CFFBFF7FFFFFFFFC7F7AEFFC4000023FAFFDFF7FFFFFFFFF3FEC0FFFC880F7FF8F85FEFFFFFFFFFF5FCCFFFFFFFFFFFFBFE2F9FFFFFFFFFFAFF0FFF9FFFFFFFFFC6DF1FFFFF,
		ram_block1a_12.mem_init2 = 2048'hFFDC78000FFFFF4281FFFFF0001FD7FFFFFFF80007FFFD01C2FFFFF0001FFEF7FFFFFC0007FF84026037FFD0001FFFEFF7FFFC0007F1800410011FD0001FFFF7F7FFFE000318000020007230003FFFFFF7FFFE000D000380012002F0003FFFDFF7FFFE0000000F080780000000FFFFCFFDFFFF000000080A0010000000FFFFBFFBFFFF80000000049030000000FFFFDFF9FFFF80000006027000000003DFFF9FFFFFFFE00000020F1060000007FFFFFFFEFF3FE0000003800C0000000787FF7FFEFFEBE0000001B1030000000787FF7FFF7F6B7400000021810000000FE47EFFFFBD35FC000000C1830000000E44FFFFFF79013E0000018008C000007F377CFF,
		ram_block1a_12.mem_init3 = 2048'hBFFFC000FFFF9EFFEF8397FE0001EFEEFF5F8000FFFCE93FCBF907FE0003E9ECFF378000FFFDE53FF5E71FFE0001F02FB86FC000FFF8D57FF13D1FFE0003FC1D3E8FE000FFF88D7FFE3EFFFE0001FFFCFB5FE000FFFDC1B7FE3F1FFE0001FCFF3FFFC0007FF8DE17FE0507FE0001C42F3F43C000FFF7207FFCC207FE0001ECFD1EF5E000FFFD173FFEEFBFFE0003FBF93EBFC000FFF84E0FFFDFBFFE0007DE399D4DF000FFFB807FFFDFFFFE0007EBBBBD9FF0006FFFA3FFFFFFFFFC0007C17F9EBAE00007FFE7FFFFFFFFFE0007F8B9DFF6F80007FFFFFC3FFFFFE0000FF87BDFF9F80007FFFFFE1FFFFFE000074EFBFFC0F00007FFFFE83FFFFFF0001FC2BB,
		ram_block1a_12.operation_mode = "rom",
		ram_block1a_12.port_a_address_clear = "none",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 8191,
		ram_block1a_12.port_a_logical_ram_depth = 16384,
		ram_block1a_12.port_a_logical_ram_width = 16,
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "../doc/CrazyBird.hex",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'hFFFFFF7F1FFF35DFFFE7FFF4BE7FFFFFFFFFFEBF7DFFA2DFFBEFFE067F7FFFFFFFFFFFBF7FFFD7BFFBAAFF31FDFFFFFFFFFFFFD7FFFF373FF663FFCFEBFFFFFFFFFFFFEBFFFE6E9FE2B7FF9FD7FFFFFFFFFFFFFCFFFF742FE097FFFF3FFFFFFFFFFFFFFCFFFFDFBFFCF4FFFFBFFFFFFFFFFFFFFF5FFE853FFBCBFFFAFFFFFFFFFFFFFFFFD7FF965FF9B0FFF7FFFFFFFFFFFFFFFFFDFFBE7FFD7FFFBFFFFFFFFFFFFFFFFFFDBFFEFFF9FFFDBFFFFFFFFFFFFFFFFFFF8FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFE0FFFFFFFF07FFFFFFFFFFFFFFFFFFFFFCDFFFFFF23FFFFFFFFFFFFFFFFFFFFFFF929FFD51FFFFFFFFFFFFFFFFFFFFFFFFFD1FFDBFFFFFFFFFFFFF,
		ram_block1a_13.mem_init1 = 2048'hFF9C7CFE0000060E28200000BE5AB9FFFFCC1E3F00000608B020000175A7F3FFFFEFD13FC0000007E0000003FA8CF3FFFFF7A13FE0000C3E3C100003F875FFFFFFFBD4FFF0000D2412D00007FF3BDFFFFFFFC0FFF80003883120000FFFE9DFFFFFFBE7FFFD0000002000007FFF979FFFFFFDFFFFBF800002200001FFFFFFBFFFFFFE7FFFBFA00004600001FEFFFE7FFFFFFE7FFFBFE80000400017FE7FFF7FFFFFFFFFFF9FFC000180007FFE7FFFFFFFFFFFFFFFFFFF800000037CFE7FFDFFFFFFFFEFFBABFFFC000003F9FF3FF3FFFFFFFFE7FF633FFE5005BFFFFEBFE7FFFFFFFFFFFE1FFFFFFFFFFFFFFD4FCFFFFFFFFFFFFFAFFFBFFFFFFFFE49EFBFFFFF,
		ram_block1a_13.mem_init2 = 2048'hCFDF7C0007FFFF818BFFFFF0001FFC73FFFFF80007FFFD8261FFFFF0000FFEF7FFFFF80007FFE400407FFFF0003FFFEFFFFFFE0007FE60020001FFF0001FFFF7FFFFFC0004CA0000200059D0003FFFFFFFFFFF000980048820000180003FFFDFF3FFFF0000000F7807300000007FFFEFFFFFFF000000001630100000007FFFFFF9FFFF800000080BB020000000FFFF9FFDFFFF80000002008830000003CFFFBFFFFFCFC0000007060860000001FFFFFFFCFF4FE00000031C1080000003FFFF3FFFFFB7F8000001B0910000000FA7FFFFFE7E5470000000E1170000000F1DFE7FFFFE18BC000000E0908000003FDCFFFFFFFB17FC0000011C1C4000001E4B3DFF,
		ram_block1a_13.mem_init3 = 2048'hBFFF80007FFFFF3FFAE9B1FF0001F7DEFF07C0007FF82A3FEE7303FF0001FFBCFA7FC0007FFDFB7FE5C22FFF0003E18EF9FBC0007FF8C17FF5DC1FFF0003FA7E7A27C0007FFECFBFFC3FBFFF0001FFFF3FD7E0007FFD7ED7FE1F3FFF0003EEEDBFFFE0007FDC4687FC2503FF0001E31DBFA3C0007FC800DFFCE427FF0003FA7DBE19E0007FFE3BDFFE671FFF0007FA7DDC5FE0007FF9089FFEFF7FFF0003FF3BBD9FF0007FFC001FFFFFBFFF0003FBFDFC2FF00077FFC7FFFFFFFFFF0003E2FFDF7CE00007FFDFFFFFFFFFF1000FF77BDFFCF00007FFFFFFFFFFFFE0000FF8BBEFF5F00007FFFFFE7FFFFFE00007F277CF03F80007FFFFE00FFFFFF0000F01F7,
		ram_block1a_13.operation_mode = "rom",
		ram_block1a_13.port_a_address_clear = "none",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 8191,
		ram_block1a_13.port_a_logical_ram_depth = 16384,
		ram_block1a_13.port_a_logical_ram_width = 16,
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "../doc/CrazyBird.hex",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'hFFFFFCFFCFFFC6FFFFEFFF503FBFFFFFFFFFFF3E7BFFC99FFBE5FF72FCFFFFFFFFFFFFFFF9FFBFBFFFF9FF03FFFFFFFFFFFFFFCFFFFFF7BFF2A9FFBFF3FFFFFFFFFFFFF3FFFF23BFFBC3FFEFCFFFFFFFFFFFFFFFFFFF8B5FF2E4FFFFFFFFFFFFFFFFFFFFFFFE0F3FF9A2FFFF7FFFFFFFFFFFFFFF1FFFCF3FFFF3FFF8FFFFFFFFFFFFFFFFC7FFDA3FFA38FFEFFFFFFFFFFFFFFFFFF9FFFF7FF9BBFF9FFFFFFFFFFFFFFFFFFCFFFFFFFDFFFF3FFFFFFFFFFFFFFFFFFF6FFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFEDFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFD4FFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFDE7FFE6BFFFFFFFFFFFFFFFFFFFFFFFFFE60037FFFFFFFFFFFFF,
		ram_block1a_14.mem_init1 = 2048'hFF9E0F7E0000000A502000007D4139FFFFFE07FF0000000300000000FA59FFFFFFDE67FF80000804B0200001F946FFFFFFF754FFC0000C1838000007FED7EFFFFFF7B87FF800015C08D00007FD43EFFFFFF3B7FFF800000010C0001FFF23EFFFFFFBC7FFFE0000043000007FFFE79FFFFFFEFFFF3F80000000000079FFEF7FFFFFFFFFFFBFE00000200001FCFFFFFFFFFFFFFFFF9FF80001000007FCFFFEFFFFFFFF3FFFDFFC000040001FFFFFFCFFFFFFFF9FFFFFFF40000001FFFF3FF9FFFFFFFFDFFDBC7FE8000017FCFE3FFBFFFFFFFFEFF9C83FFF60037FF9FF3FF7FFFFFFFFF3FE0FFFFFFFFFFFFDFCDFEFFFFFFFFFF9FF1FFF3FFFFFFFFCFC5FDFFFFF,
		ram_block1a_14.mem_init2 = 2048'hFF00F80007FFFFA043FFFFE0001FEAFFEFFFF80007FFFF01017FFFE0001FFC7FF7FFFC0007FFF004002FFFE0003FFFFFEFFFFE0007FF40002004FFE0003FFFFFF7FFFE0007EC0004300037E0007FFFEFFBFFFF000600030000C00060007FFFFFFFFFFF000000031C1C10000000FFFFFFFBFFFF0000000C183400000000FFFFDFF9FFFFC000000004E000000000FFFF9FFFFFFFC00000000B0000000001EFFFFFFEFFFFC00000000A7060000003CFFF7FFFFFAFF0000000180080000003EFFFFFFF7F7BF000000058170000000FA7FEFFFFFE32F8000000E99A0000001F44FFFFFFBEA07800000108168000001F3DFDFFFFB83B7C00000218004000003F07BFFF,
		ram_block1a_14.mem_init3 = 2048'h3FFFC000FFFD9FFFF80313FF0003FFFF7E77C000FFF8177FEF0B0FFF0003F3DD7CF7C000FFF8FFBFE3FF1FFF0003F81F7BFFC000FFF8E1FFFCDC3FFF0003FC3FF833C000FFFC4F7FFC1F3FFF0001FFFFFE3FC000FFFF81EFFE3F3FFF0001F0FFFFFFE000FFC43B07FE2207FF0003E07FFFBBC000FFDE00BFFC630FFF0003E27FFE39C000FFFF7CFFFCC73FFF0003FE3FFC7DE000FFFD0C1FFDCFBFFF0007FF7F9CD9E000FFF8023FFFEF7FFF0003CFF9BE1FF0008FFFEFFFFFFFFFFF0007F17DFFFEF00007FFEFFFFFFFFFFE0007F33FFFF9F00007FFFFFE7FFFFFF0000FFEFFFFE3F80007FFFFF87FFFFFF0000FFCFFCFA7700007FFFFF80FFFFFE0000FC7F3,
		ram_block1a_14.operation_mode = "rom",
		ram_block1a_14.port_a_address_clear = "none",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 8191,
		ram_block1a_14.port_a_logical_ram_depth = 16384,
		ram_block1a_14.port_a_logical_ram_width = 16,
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "../doc/CrazyBird.hex",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'hFFFFFEFF27FF99FFFFEFFE067F7FFFFFFFFFFF7F73FFC78FF7EFFF23FEFFFFFFFFFFFF9FFFFF87BFF365FF9BF9FFFFFFFFFFFFEFFFFF37BFF853FF87F7FFFFFFFFFFFFF7FFFF170FF1C3FFDFEFFFFFFFFFFFFFF9FFFFC23FFB63FFFF9FFFFFFFFFFFFFFE7FFFDF7FFB41FFFE7FFFFFFFFFFFFFFFBFFF027FF9F7FFFDFFFFFFFFFFFFFFFFEFFFDF1FFD71FFF3FFFFFFFFFFFFFFFFF3FFDF7FFDE7FFCFFFFFFFFFFFFFFFFFFE7FFF7FFDFFFE7FFFFFFFFFFFFFFFFFFF9FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFE1FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFF,
		ram_block1a_15.mem_init1 = 2048'hFFFDC2FF0000020C304000007E337FFFFFDFC17F80000409D0200000F804FBFFFFEF1BBFC000040B50100001F689F7FFFFEFBBFFE000000C10100003FD01F7FFFFF7E0FFF00006E01720000FFE11EFFFFFFBC3FFFC0000040000001FFF97DFFFFFFDEFFFFE0000040000003FFFCFFFFFFFFDFFFF7F000004200000FDFFFFBFFFFFFEFFFF3FC00002000003FDFFFF7FFFFFFF7FFFBFF0000240000FFEFFFEFFFFFFFFBFFFBFFE000180003FFE7FFDFFFFFFFFDFFF9FFF80000000FFFF7FFBFFFFFFFFEFFBD03FF000000FFDFF3FF7FFFFFFFFF7FC87FFFF8000FFFDFC9FEFFFFFFFFFFBFF1FFFFFFFFFFFFCF91FDFFFFFFFFFFDFF9FFFFFFFFFFFFEE49FBFFFFF,
		ram_block1a_15.mem_init2 = 2048'hEF3FF8000FFFFFC187FFFFE0000FF1F7EFFFFC000FFFFE0240FFFFE0001FFFF7EFFFFC000FFFF802201FFFE0001FFFF7F7FFFC000FFF80042003FFE0003FFFEFF7FFFE000FF0000400000FE0003FFFEFF7FFFE000000000410000000007FFFEFFBFFFF00000004E013E00000007FFFDFFBFFFF800000000C1810000000FFFFDFFFFFFF800000040B5010000001FFFFFFFDFFFFC000000409D020000001FFFFBFFDFFEFE00000020C3000000003EFFFBFFEFFB7E0000001081840000007EFFF7FFEFF37F0000000A80C800000077FFF7FFF7F28F800000048830000000F7EFEFFFF7C417C000000B80D0000001F4FFEFFFFBCC4FE00000108188000003F27FDFF,
		ram_block1a_15.mem_init3 = 2048'hFFFFC0007FFE607FFC0DA3FE0001E7CDBF8FC0007FFC003FC7F187FE0001E7CFBC03C0007FF9FF3FC3E41FFE0001F01DBDF3C0007FFDE33FF80E3FFE0001FFFDBDC7C0007FFC30FFFE1F3FFE0003FFFDBC0FC0007FFE00FFFE1FBFFE0003FF1DBFFFC0007FE3FC0FFE4203FE0003E01DBFC7E0007FE0007FFEE61FFE0003F17DBF03E0007FFF3CFFFCEF3FFE0003FC7DBEF9E0007FFE301FFE6F3FFE0003FF9DFEDFE0007FFC01FFFFFFBFFE0007C7FFDE1FE0007FFFC7FFFFFFFFFE0007E0FBDFFDF0000FFFFFFFFFFFFFE00007F83BDFF9F0000FFFFFFFFFFFFFE00007FDFBDFF3F0000FFFFFFC3FFFFFE0000F807BFFC0F8000FFFFFF01FFFFFE0000F807F,
		ram_block1a_15.operation_mode = "rom",
		ram_block1a_15.port_a_address_clear = "none",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 8191,
		ram_block1a_15.port_a_logical_ram_depth = 16384,
		ram_block1a_15.port_a_logical_ram_width = 16,
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "../doc/CrazyBird.hex",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'h757CF07CBFC19097F92EFBFC0E1759E2779CC8FCBFBC172BFEA6B9FC0F07C7EE461350FCBFF8023BFFB2C5FC0FFD9FF7658601FCBFE2F757FFD737FC0FF582352D2183FCBFF4FFBFFFA777FC0EF3AD5B4D2193FCBFEBBF2FFFBF37FE04F3A593E98D31FC7FFEBFEFFFFFBFFE0047BDF3B30FA1FC77FFFFFFFFFFFFFE020783DEB2ED81FC37FFFFFFFFFFFFEE0605A47EBE1181FC3FFFFFFFFFFFFFCE0703E2F43EE7C1FEE7D93FFFFFFFFFDE0609FFEEFFA7A1FEEBE74FEFFFFFBFCE0709CF69227BA1F6EFE0927FF86FFFCC0739E27E758501E667ED83EFF1673FDC07E0FE6FF3E701E6E7F0059FF2C73FDD07E05D8FFF8701E6E3E1B96FF88F3DDC01E0474D,
		ram_block1a_16.mem_init1 = 2048'h7FDF18744C8759BFF84B8F7EEF6B79FF7F37A9D812CF59FFFF076FB277B57BFF7E7FC2C43FFFFFFFFFFFFFFC73F708FF7F5883B83FFFFFFFFFFFFFFC3DDFFBFF7DB15B993FFFFFFFFFFFFFFE14D93ABF7CE58F51BFFFFFFFFFFFFFFF13FE7FFF7D87C7713FF75DB7FC3FDFFF1F74665F7D892E013FC8623FEDF3DFFE1EF911DF7DDADF893FBA6ACFDA7F9FFE0E7A27DF7BF81F0D3FE42827200843FE0F7F876FF5BF1D193FFB07FF60AB1FFE0FFAAFCFE553BE193FF744AFC94E9BFE0F9DDAEF7903F2393FF96D57D83E8FFE0E8DFA7F6BF4F83CBFFE569FC3FBFFFC0FFF9D6F7FD8F07CBFFF423FC45FDFFC0ED7FCFF5F43F83CBFF00077DB3FAFFC0E771FFE,
		ram_block1a_16.mem_init2 = 2048'h7FFFFA3A3C53F79C7DC5FC79095FFFFF7FFFF2D81FBB99003D20E1C46FBFFFFF7FFFEDF59DBFA001FE13B1DA488FFFFF7FFFEBB90BFF8001FFC5A4C31F6BFFFF7FFF85BD8FE404FFFFFEA515A431FFFF7FFF4F6DAFD60FFFFFFCFDFC175AFFFF7FFE4E346ED81FFFFBFCFE7E52FE7FFF7FFE68B8AF801FFFFFFCFE7FB3D6FFFF7FFD60692E87FFFFFFFCFFAF5DA07FFF7FF8E5F61B87FFFFFFFEFF2FEEEF7FFF7FF4F90D078FFFFBCFFFFF97FD57AFFF7FFDF8AF0F9FFCFBC7FEFFECF5E7FFFF7FE21DC7C7F87C3061FEFFFF7BB387FF7FFE8DCE07E07C17D8FEFFFE4AA207FF7F8A48DA0FC0006FD87CFFFF2F38F9FF7FBA207E400007AFFA02FFE28F587DFF,
		ram_block1a_16.mem_init3 = 2048'h0000000000001EEF82B00000000000007FFFFFFFFFFF969874F1FFFFFFFFFFFF7FFFFFFFFFFFD1A0016E5FFFFFFFFFFF7FFFFFFFFFCF200705EE8FFFFFFFFFFF7FFFFFFFFF784820B2CBF4FFFFFFFFFF7FFFFFFFF84FA77106E71A1FFFFFFFFF7FFFFFFFEB34508309ECCE3FFFFFFFFF7FFFFFFFD7434FF757C07FCBFFFFFFFF7FFFFFFED3B85FC3538A6E3D7FFFFFFF7FFFFFFEC6AA120D5FABCE3E7FFFFFFF7FFFFFF7C099B3FA03D5FE5DBFFFFFFF7FFFFFF7F7423468A7D6BE5B07FFFFFF7FFFFFEFF8622F99FB0FFDF89FFFFFFF7FFFFF5F12BA07DFF9BBFC1EFCFFFFFF7FFFFEFF7E90FFFFF3D7B1644E7FFFFF7FFFFCB37DB5BE021C3F3C801E3FFFFF,
		ram_block1a_16.operation_mode = "rom",
		ram_block1a_16.port_a_address_clear = "none",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 8192,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 16383,
		ram_block1a_16.port_a_logical_ram_depth = 16384,
		ram_block1a_16.port_a_logical_ram_width = 16,
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "../doc/CrazyBird.hex",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'hC0BE0FFF7FF7EF07EC72FFFDFFE0300BC05E07FF7FD1ABCFF064EFFDFFF0000BE1621FFF7FFFDE3FFF371BFDFFF4000382C80FFF7FF37B9FFF973BFDFFF80047C18C2FFF7FFA7F8FFFFF3BFDFFFC0F27E2E60FFF7FFF7F1FFFEF3FFDFFFC3161208E0FFF3FE67FFFFFFF7FFDFFFA0163465C1FFF3FFFFFFFFFFFFFFDFFF810A506EA1FFF3FFFFFFFFFFFFFFDFFF81E8345DA3FFF33FFFFFFFFFFFFDDFFFC1C3101981FFF37C4FFFFFFFFFFEDFFFC0061C3885FFF3FC73FFFFFFF3FCDFFFE0CF2C0185FF73BFFB56FFDBFFFCFFFFC0C6087847FE733F5FB6FFF1F3FCFFFFE129103F87FE7B3E3FFCFFDF73FCEFFFE039102787FE7B7FB39FFFDFF37CFFFFE00B3,
		ram_block1a_17.mem_init1 = 2048'hFF20890343806DFFFE278ECBC0F306FFFFCF640F64F0D3FFFF2FE2CDE05844FFFE0BF61F7FFFFFFFFFFFFFFFF011E67FFFAA040F7FFFFFFFFFFFFFFFFA38047FFC4F147E7FFFFFFFFFFFFFFDF72F55BFFC0B68BEFFFFFFFFFFFFFFFDF005B87FF81D283E7F9FDF3FFE7FFFFDFF0BE9FFFA22407E7FFE783FF9FFFFFDFF01CC1FFE3F617E7FEE98BFF34F5FFDFF07741FF827A3FE7FFCB3CFF1833FFDFFC1908FF820A2FE7FF2C51FFB025BFDFFA0B01FF0A707FE7FFE934FF63E97FDFFE12F0FF80C05FE7FFFFB97E60F8FFDFFF0099FF07E07FF7FFBE60FDF9FFFFDFFC15D8FE03B0FFF7FF8BB87F08F5FFDFFF83807C0D007FF7FF63B87FB9F6FFDFFE84C0B,
		ram_block1a_17.mem_init2 = 2048'hFFFFFB084118012B958009C420DFFFFFFFFFF00301C01EFFFFB01E88C45FFFFFFFFFE00C6300AFFFFE1C0F1E357FFFFFFFFFF0EB54037FFFFFC6E3E17C9BFFFFFFFFB3D24013FFFFFFFFD8F3E74DFFFFFFFFE0F0501FFFFFFFFFF201F505FFFFFFFE45BE01BFFFFFFFFFFC818CC37FFFFFFD0EF3027FFFFFFFFFFF40FB883FFFFFFC00BA01FFFFFFFFFFFFD0B1CBBFFFFFFE02D003FFFFFFFFFFFF301D96FFFFFFF80F900FFFFFFFFFFFFF9017C47FFFFFE402E03FFFFFFFFFFFFFE901D437FFFFE80330FFFFFFFC3FFFFFFD86F807FFFFD000A17FFFFFEA77FFFFFF817207FFFFE56007FFFFFF83D7FFFFFFA1A68FFFFFE5B007BFFFFA5FF5FFFFFBF04B85FF,
		ram_block1a_17.mem_init3 = 2048'h7FFFFFFFFFFFE6745F2FFFFFFFFFFFFFFFFFFFFFFFFF0B5013AEFFFFFFFFFFFFFFFFFFFFFFFF800000181FFFFFFFFFFFFFFFFFFFFFD800060801DFFFFFFFFFFFFFFFFFFFFEA004589800117FFFFFFFFFFFFFFFFFFA40284C9C04059FFFFFFFFFFFFFFFFFEF09895C80058127FFFFFFFFFFFFFFFF980E33B93010F035FFFFFFFFFFFFFFFFA00C978D2C7D8003FFFFFFFFFFFFFFFC81284EF0AC7F70033FFFFFFFFFFFFFF90E69FF733C3120236FFFFFFFFFFFFFF819B82EC704006060EFFFFFFFFFFFFFE802141856188A20C37FFFFFFFFFFFFFC043CD28200677A00507FFFFFFFFFFFE80410D80000C2BC212617FFFFFFFFFFE0B42BE0000000001B2A0FFFFFF,
		ram_block1a_17.operation_mode = "rom",
		ram_block1a_17.port_a_address_clear = "none",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 8192,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 16383,
		ram_block1a_17.port_a_logical_ram_depth = 16384,
		ram_block1a_17.port_a_logical_ram_width = 16,
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "../doc/CrazyBird.hex",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'hC1C207FF7FFBFF0FFDFEFFFFFFF8A00BF1541FFF7FE18DF7FB83EFFFFFF00007C0CE0FFF7FEFC73FFFB77FFFFFF80003E0A40FFF7FFDBBEFFFDFFFFFFFF8018382981FFF7FFAFF1FFFFFFBFFFFFC1B21E1EE3FFF7FFFFFBFFFEFFFFFFFF82641C2601FFF7FFF7FFFFFFFBFFFFFFC03A783CC3FFF7FFFFFFFFFFFFFFFFFFE188387101FFF77FFFFFFFFFFFFDFFFFC3B01C1601FFF77FFFFFFFFFFFFEFFFFC0041C2803FFF73E3FFFFFFFFFFCFFFFE033300703FFF7BC71FFFFFFFBFCFFFFE140103E03FF77BFF3EFFF8373FCFFFFC1001027C3FE773FBDBDFFF1FFFCFFFFC0E7004003FE7F3F177EFFDEFFFCFFFFC006004003FE7F3F75CDFFDEFFBCFFFFC0000,
		ram_block1a_18.mem_init1 = 2048'hFFC0660B3F80733FFEE07085F01A03FFFFC7000F070037FFFFB41E5FF00A33FFFF8E820F7FFFFFFFFFFFFFFFFC1431FFFE05F03F7FFFFFFFFFFFFFFFF81001FFFE01801F7FFFFFFFFFFFFFFFF604807FFF00B87FFFFFFFFFFFFFFFFFF20A48BFFE34007F7FFFBFD7FFFF9FFFFE81403FFA2431FF7FBF5D3FFDBFDFFFFF86565FF83000FF7FCE596FFA2FFFFFFFC02A1FF40000FF7FF4F86FF3C7FFFFFFC1481FFC2001FF7FFA961FEF9DDBFFFFE0803FF04C01FF7FFE9B8FF73717FFFFE0190FE0E183FF7FF7FFEFDE6D9FFFFFC0B007F8C503FF7FFBFBFFDD56DFFFFFE0601FE0A60FFF7FFABB0FDF9F7FFFFFE01307F0390FFF7FF7FB0FF9BF5BFFFFF8CA07,
		ram_block1a_18.mem_init2 = 2048'hFFFFF8004080009819000714801FFFFFFFFFF426A0800DFFFFE801E8461FFFFFFFFFE80300003FFFFE1A0088BC0FFFFFFFFFF0048003FFFFFFC70007A003FFFFFFFFA0D81003FFFFFFFFF8093901FFFFFFFF4080200FFFFFFFFFFA040AE2FFFFFFFF001800BFFFFFFFFFFE80E261FFFFFFFE811C01FFFFFFFFFFFF8090A17FFFFFFF04C405FFFFFFFFFFFFE0405CFFFFFFFC0FE407FFFFFFFFFFFF28068C3FFFFFF407902FFFFFFFFFFFFF98153A2FFFFFF006105FFFFFFFFFFFFFEE006C1FFFFFF80020BFFFFFF81FFFFFFF01481FFFFFC18041FFFFFFFE7FFFFFFF83108BFFFFF10002FFFFFFD7EBFFFFFF800983FFFFE0B005FFFFFCBFFAFFFFFDE09905FF,
		ram_block1a_18.mem_init3 = 2048'hFFFFFFFFFFFFFB783E9FFFFFFFFFFFFFFFFFFFFFFFFFABE00F95FFFFFFFFFFFFFFFFFFFFFFFA10000005BFFFFFFFFFFFFFFFFFFFFFFA000000006BFFFFFFFFFFFFFFFFFFFF900400000005FFFFFFFFFFFFFFFFFFFD0040361C0C02FFFFFFFFFFFFFFFFFFF20224319004409FFFFFFFFFFFFFFFFFE831E010200D001FFFFFFFFFFFFFFFFFE049E68024129007FFFFFFFFFFFFFFFC827FF421980900003FFFFFFFFFFFFFFC0C1E8086381820409FFFFFFFFFFFFFE40F028095200040A027FFFFFFFFFFFFF0000BC1203002A0C007FFFFFFFFFFFF800282D0000001C18405FFFFFFFFFFFF4001028000000180C802FFFFFFFFFFFC80401000000000024801BFFFFF,
		ram_block1a_18.operation_mode = "rom",
		ram_block1a_18.port_a_address_clear = "none",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 8192,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 16383,
		ram_block1a_18.port_a_logical_ram_depth = 16384,
		ram_block1a_18.port_a_logical_ram_width = 16,
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "../doc/CrazyBird.hex",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'hF00100003FFE73FFF3FF03FD00084007C0D800003FFE73FFFC7E13FD00000003C02210003FF039C7FFCFB3FD00000003E18800003FFE7DFFFFEFB3FD00040007E19000003FE77FFFFFCFB7FD00040707801C00003FE67FCFFFDFBFFD0000186781F020003FFFFFFFFFFFFFFD0000008183C820003FFFFFFFFFFFFFFD000008C1820800003FFFFFFFFFFFFFFD00021C01C188000037FFFFFFFFFFFFDD00020021C184000037FFFFFFFFFFFFDD00020123C00000003FF8FFFFFFFFFFDD00020C43C7FC00083FFFCFCFFFCFBFDD00001043C7F8001837FFE4CFF8E7BFDD000001E3C6000018B7FFB8DFFBF7BFDD00000003C0000018B7FFBFFFFBF7BFDD00001803,
		ram_block1a_19.mem_init1 = 2048'hFFC02A007F807F7FFCE000FF106203FFFF06100838000FFFFFC7FE3D080820FFFF8288103FFFFFFFFFFFFFFD0010A1FFFE0C2C003FFFFFFFFFFFFFFD0012407FFF0048003FFFFFFFFFFFFFFD0A0508FFFC000040BFFFFFFFFFFFFFFD0D0C283FFE1620803FCFFFEFFFFFFFFD0000C07FFC2C80003FC7BFC7FE7FBFFD0083C03FF82141003FF1E7F7FDF3BFFD0000BC1FFC0080003FFBC7F7FFFFBFFD0040103FF04082003FFDFBE7F7FFA7FD0000C00FF048C0003FF9FFF7EFF9EFFD0020060FF81104003FF89FFFEFF37FFD00007E1FE0F380003FF49F07EEEF3FFD00108207E06400003FF7C7FFEFFFBFFD00000907F00908003FFBC7FFE7FFB7FD00004C0F,
		ram_block1a_19.mem_init2 = 2048'hFFFFFE0040A000781E000000807FFFFFFFFFFC0281C0040000300089142FFFFFFFFFF8312000600001E300408C17FFFFFFFFD018800100000038402B220FFFFFFFFFE0EC40080000000010042007FFFFFFFFC00200200000000000022083FFFFFFFF06590000000000000000A261FFFFFFFE0933010000000000004085807FFFFFFC0698000000000000002000083FFFFFFA0CC808000000000000C0120C5FFFFFFC0600000000000000006404083FFFFFF002D000000000000000120A201FFFFFE001200000000000000001000007FFFFF000000000000E7000000081818FFFFFE0400000000017E8000000010483FFFF802000000000EFF6000000203903FF,
		ram_block1a_19.mem_init3 = 2048'hFFFFFFFFFFFFFC7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFCC000073FFFFFFFFFFFFFFFFFFFFFFFCE00000037FFFFFFFFFFFFFFFFFFFFFEC0000000027FFFFFFFFFFFFFFFFFFFF20030020000CFFFFFFFFFFFFFFFFFFFD800800900801BFFFFFFFFFFFFFFFFFF40062019000E06FFFFFFFFFFFFFFFFFD00320012801400BFFFFFFFFFFFFFFFF4042A21100300002FFFFFFFFFFFFFFFE005862B18C2B00017FFFFFFFFFFFFFFA050D91B08C1960605FFFFFFFFFFFFFF00F09C2B5206960000FFFFFFFFFFFFFD00080A580000300C20BFFFFFFFFFFFFA0808080000003C14001FFFFFFFFFFFF00014800000000020200FFFFFFFFFFFE04008400000000070820FFFFFF,
		ram_block1a_19.operation_mode = "rom",
		ram_block1a_19.port_a_address_clear = "none",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 8192,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 16383,
		ram_block1a_19.port_a_logical_ram_depth = 16384,
		ram_block1a_19.port_a_logical_ram_width = 16,
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "../doc/CrazyBird.hex",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'hE0000FFFFFFFFFFFFFFFFFFEFFF00007E0200FFFFFFFFFFFFFFFFFFEFFF80007E01C0FFFFFFFFFFFFFFFFFFEFFF80007C0701FFFFFFFFFFFFFFFFFFEFFF80003C0601FFFFFFFFFFFFFFFFFFEFFF800C3C0001FFFFFFFFFFFFFFFFFFEFFFC0003C0001FFFFFFFFFFFFFFFFFFEFFFC0043C0301FFFFFFFFFFFFFFFFFFEFFFC0703C0043FFFFFFFFFFFFFFFFFFEFFFC000382043FFFFFFFFFFFFFFFFFFEFFFC000380783FFFFFFFFFFFFFFFFFFEFFFC00C180003FFFF7FFFFFFFFFFFFFEFFFC038180003FFFF7FFFFFFFFFFFFFEFFFE0F8180003FFFFFFFFFFFFFFFFFFEFFFE000180003FFF7FFFFFFFFFFFFFFEFFFE000180003FFF7FFFFFFFFFFFFFFEFFFE0001,
		ram_block1a_20.mem_init1 = 2048'hFF801007807F80FFFF1FFF00E00401FFFF800E07FFFFFFFFFFF801FEF00401FFFF05040FFFFFFFFFFFFFFFFEF80840FFFF00C01FFFFFFFFFFFFFFFFEFC0180FFFE00B03FFFFFFFFFFFFFFFFEFC02007FFE00103F7FFFFFFFFFFFFFFEFE00107FFC08107FFFFFFFFFFFFFFFFEFF00303FFC1300FFFFFFFFFFFFFFFFFEFF00203FFC0080FFFFFFFFFFFFFFFFFEFF80403FF80041FFFFFFFFFFFFFFFFFEFF80E01FF80041FFFFFFFFFFFFFFFFFEFFC1001FF83003FFFFFFFFFFFFFFFFFEFFC0001FF00E03FFFFFFFFFFFFFFFFFEFFE0010FF00807FFFFFFFFFFFFFFFFFEFFE0010FF01807FFFFFFFFFFFFFFFFFEFFF0060FE00607FFFFFFFFFFFFFFFFFEFFF03007,
		ram_block1a_20.mem_init2 = 2048'hFFFFFC0780400007E0000088403FFFFFFFFFF801400003FFFFC00010881FFFFFFFFFF000C0001FFFFFFC0031120FFFFFFFFFE0006000FFFFFFFF80101007FFFFFFFFC0002007FFFFFFFFE0021083FFFFFFFF807C001FFFFFFFFFFC001101FFFFFFFF8026007FFFFFFFFFFF001100FFFFFFFF060000FFFFFFFFFFFF806240FFFFFFFE090003FFFFFFFFFFFFC00F807FFFFFFC000007FFFFFFFFFFFFF009003FFFFFF800601FFFFFFFFFFFFFF80A041FFFFFF801203FFFFFFFFFFFFFFC04180FFFFFF000C07FFFFFFFFFFFFFFE00300FFFFFE00000FFFFFFF18FFFFFFF006007FFFFC08001FFFFFFEFF7FFFFFFC0C307FFFFC04003FFFFFF1FF9FFFFFFC00603FF,
		ram_block1a_20.mem_init3 = 2048'hFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFC000271C0003FFFFFFFFFFFFFFFFFFFE0007212000007FFFFFFFFFFFFFFFFFF80001202008001FFFFFFFFFFFFFFFFFE00001209008A007FFFFFFFFFFFFFFFF8031012098092001FFFFFFFFFFFFFFFF0001810000102000FFFFFFFFFFFFFFFC02006001000200003FFFFFFFFFFFFFF800043102181200401FFFFFFFFFFFFFE0010412000070400007FFFFFFFFFFFFC0010400000000008203FFFFFFFFFFFF80828400000000018401FFFFFFFFFFFF008048000000000084407FFFFF,
		ram_block1a_20.operation_mode = "rom",
		ram_block1a_20.port_a_address_clear = "none",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 8192,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 16383,
		ram_block1a_20.port_a_logical_ram_depth = 16384,
		ram_block1a_20.port_a_logical_ram_width = 16,
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "../doc/CrazyBird.hex",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'hD5874C1E7FEDBDCBC82D6FFF83FA7192C871D83E7FD1369BF305CDFF83F3C396981D883E7FDA1EFBF8DD37FF81993F9FCB00983E7FF10577FF3EA7FF81C4F6AECFDC08FE7FDAFF8FFF7773FE80C4034E520A50FE7FD8FF9FFFEFD3FE80C42286A02E70FE7FFEBF9FFFDF3FFE80D82547E5A238FE7FFFFFFFFFFFFFFE80F834755DDD687E77FFFFFFFFFFFFEE807A3F33504720FE73E7FFFFFFFFFFCE8070388593BBC0FEBBD61FFFFFFFFFCE8072DEE3D852F0FEBBF8EFCFFB0F7FFE8062D4B1F6CEF0FE3BC0A63FF93FFFFE8042CFB2B1FFB8FE3BF43C3FF647BFFE8001D0D003E628FE3BE2A8FFF237BFFE8001F6B2C5E200EA3FFCE2FFF43CB3DE800197B0,
		ram_block1a_21.mem_init1 = 2048'h7F1F5F7742BE45BFFC85D3D7740F0EFFFF940A0A999CCBFFFF6D62AA7E0255FFFF21EC4CFFFFFFFFFFFFFFF8FBCDAB7FFE929F8E7FFFFFFFFFFFFFFDE98E0DFFFD429F4A7FFFFFFFFFFFFFFDE9B03DBFFCF4975A7FDFFFC7FFFFFFFEFCCF45FFF98A4C3C3FBF9C67FEBFFFFEFE016EFFFB2350B03FDF1CDFFE3F2FFEAF03D8FFF1DDF8603FA77817FAA99FFA8FF970FFF199CBC23FC6E197E9A0EFFE87BBBF4EFC4278823FFEE447C06E4DFE87BF694EFF43F0823FFABCA7F12CEFFE87ADB796E8F36D827FFBB7FBC058FFFF83FD5496F1A4A7007FE2014B91D45FFF83F46D06D01557007FEDB057FFE617FF83F50496CEF75A0C7FE3C59BCFFE73FF83E015B2,
		ram_block1a_21.mem_init2 = 2048'h7FFFFCE0FA3BF517F25EE384A1DFFFFF7FFFE443FA47337E0040C585802FFFFF7FFFC132183CDFFFBE1EFCD52897FFFF7FFF8072583E31E0FF1BAE229E7BFFFF7FFFCCDD57CBFC703FF957F2F601FFFF7FFF38D915DFFE701FFF9673F6F1FFFF7FFE35161F3E47E012F6EC320DFA7FFF7FFCE7817BEC00701C007F991BC2BFFF7FFD5D08F9E00031FC003CDCDC17FFFF7FFFC463CBC00033FC001E5627097FFF7FFFC9B02600005FFE0007FC0A432FFF7FE3E1C6A7000007FC0003C702FE9FFF7FFCE75F1E0000482C0001C624AC17FF7FCFBECB600003EE0400009FC6B57FFF7F8F3E0480000FFFD604000C4B5B71FF7FAFEE6D7F87FCAFF07FFFF97394EBFF,
		ram_block1a_21.mem_init3 = 2048'h000000003FE013FB4AC4F00000000000FFFFFFFFFFFE4F3F12747FFFFFFFFFFF7FFFFFFFFFF9EF7B9DFABFFFFFFFFFFF7FFFFFFFFF87DCF14F8E07FFFFFFFFFF7FFFFFFFFF3FFF3E0FCECFFFFFFFFFFF7FFFFFFFFEC37E92CDDDBF1FFFFFFFFF7FFFFFFFFA6550B3CFDD588FFFFFFFFF7FFFFFFFCCE23538F3A3C7EDFFFFFFFF7FFFFFFEF21306EF497ED7FEBFFFFFFF7FFFFFFA63C5417DED1CC3A48FFFFFFF7FFFFFF0C01CCBD3113DD21057FFFFFF7FFFFFFED9A30175581632C667FFFFFF7FFFFFCE56D105DD0E6E96AB83FFFFFF7FFFFFDE8BBD8108E663DDA4E3FFFFFF7FFFFE5AD0B3408FF31D79F8807FFFFF7FFFFECCDF79631F811EE339F83FFFFF,
		ram_block1a_21.operation_mode = "rom",
		ram_block1a_21.port_a_address_clear = "none",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 8192,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 16383,
		ram_block1a_21.port_a_logical_ram_depth = 16384,
		ram_block1a_21.port_a_logical_ram_width = 16,
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "../doc/CrazyBird.hex",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'h5FBCFFFFBFF19517F7B7EFFFFFFFFFE76EE9EFFFBFF2BB3FFD86FFFFFFFF3FE77F8EEFFFBFF3F6B7FF96C7FFFFF3FFE31CAFEFFFBFE7BF8FFF9F33FFFFFFF9B33957EFFFBFF83FFFFFD7F7FEFFFBFC175DD187FFBFC27F6FFFAF37FEFFFBCE999ECFA7FFBFE73FEFFFFFBFFEFFFDFD7ADF5BEFFFBFFFFFFFFFFFFFFEFFFDDCBAF3C5AFFFBFFFFFFFFFFFFFDEFFFDF9FCFA73EFFFBFFFFFFFFFFFFFEEFFFFC71A7EC70FFF3FD3FFFFFFFFFFEEFFFFE34EFFEF7FFF3FE22FFFFDFFBFCEFFFFFB7D3A3B3FFFBFFE734FFA1F7FCEFFFDF3DCB84B3FFFBFFF8F8FF64F3FCEFFFDFB9FB7FFAFFFBFE9C23FFDD73FCEFFFDFE9E37FF8FEBBBF33E0FF8C777CEFFFDFFCE,
		ram_block1a_22.mem_init1 = 2048'h7F7FDCF72B3E2EFFFD8DC96C7F80F2FF7F7FF7FB21E3C7FFFFB1E19E77EBB9FF7E7DF7E73FFFFFFFFFFFFFFCFF9D9CFF7FEF8BEFBFFFFFFFFFFFFFFCE9C07E7F7FF9A7EFBFFFFFFFFFFFFFFCEFC7CE7F7DEBDFDFBFFFFFFFFFFFFFFEFEF38E7F7FD76FBFBF9FDDB7FE3FBFFEFE7F3F7F7DAAEFBFBFDD82EFFE73DFFEFFFACD1F7BBFFF7FBFB31417FC47DFFEFFFB551F73DE8CFFBFFF2897E44753FEFFBE27AF77FCBEFFBFF62EB7F704CBFEFFDE5FAF6F307AFFBFF2433FF67FFFFEFFDED3EF7753F5FFBFF26B4FFFC8FFFFFFEFAB7F7E9B7BFFBFF0CE87CCC35FFFFFEEEE7F7FD2E3FFBFEA6B4FF31F7FFFFFEECBE767E0EBFFBFF1BFB7D2BF8BFFFFF79BCB,
		ram_block1a_22.mem_init2 = 2048'h7FFFFFF17CDFFBCDDC3FFEB7C63FFFFF7FFFF7F99CBFD97E005FFF47F7EFFFFF7FFFE7DD7EFE5FFFBE1F7FB5B9FFFFFF7FFFCE076FFB3FFFFF1BDFE454CBFFFF7FFFFFC90FE7FFFFFFF96FFDF03FFFFF7FFF3FE7EDAFFFFFFFFF9FF9F19FFFFF7FFEFAFFFE7FFFFFFFFFEFFF2D1C7FFF7FFC7960FFFFFFFFFFFFFFFE8DF4BFFF7FF979BBF1FFFFFFFFFFFCDF7CEC5FFF7FF9F7FBE7FFFFFFFFFFFE7FD4E4DFFF7FF7FE89E7FFFFFFFFFFFFFFEBCFEFFF7FF7FCEF27FFFFFFFFFFFFC4F8B6C7FF7FF4FC9E9FFFFFFC2FFFFFC67E97FFFF7FDFFF2C7FFFFFF7E7FFFFFF3A97E3FF7FBFDFFAFFFFFFD7F3FFFFFC1037E5FF7F9F2FF17F87FE4FF2FFFFFC4CB873FF,
		ram_block1a_22.mem_init3 = 2048'h0000000000001B94EF10000000000000FFFFFFFFFFFF2D9F1243FFFFFFFFFFFF7FFFFFFFFFF6EFFB9FF22FFFFFFFFFFF7FFFFFFFFFCFFFFCDBFF4DFFFFFFFFFF7FFFFFFFFFFFF5DE7FFFCB7FFFFFFFFF7FFFFFFFFFFF9E1D1BEDFFBFFFFFFFFF7FFFFFFFE3F8AEFCBFE99FD7FFFFFFFF7FFFFFFF8FEC484C3BDFAFEDFFFFFFFF7FFFFFFEFFFCFF3D7FBFBFFCFFFFFFFF7FFFFFFF7C877B1FFBD2FFDFBFFFFFFF7FFFFFF9FBE966B927D87FEFEFFFFFFF7FFFFFE7F648AECC2B41EF5FD7FFFFFF7FFFFF9FE26F766F27608FF7F5FFFFFF7FFFFF3FF26326FFFFEF7C74FAFFFFFF7FFFFE7E38733FFFFFFEFEE7FE7FFFFF7FFFFF70F933FFE07FFFF1235EFFFFFF,
		ram_block1a_22.operation_mode = "rom",
		ram_block1a_22.port_a_address_clear = "none",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 8192,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 16383,
		ram_block1a_22.port_a_logical_ram_depth = 16384,
		ram_block1a_22.port_a_logical_ram_width = 16,
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "../doc/CrazyBird.hex",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'hEF3DF8007FF3EA7FFA3B13FC000FFFFFDE0FE0007FF053DBF27921FC000FFFFBFFE3E0007FEC08CBFF6339FC0007FFFB9C73E0007FF43BC7FFA7FFFC0003FEF9BD07F0007FE37FBFFFAFB3FD0007E09DBFC3D8007FF63F1FFFEFBFFD0007FE9F5CCFD8007FE67FFFFFFF3FFD0003FEBB7AABF0007FFFFFFFFFFFFFFD0001EF7D7FD9D0007FFFFFFFFFFFFFFD0003F1FD7E47F00077FFFFFFFFFFFFDD0001FFED7C8FF00077D57FFFFFFFFFDD0003FF9DFFFF800077C39FEFFFFF7FDD0001FFBEB9FF800077FF1CFFFBEFFFDD0001E6FE7D8B800077F5F2DFF8DFBFDD0001F95F7BFF900077EF7C8FF1FFBFDD0001FE9F7BFFB01477E71FFFFFFFF9DD0001F7DF,
		ram_block1a_23.mem_init1 = 2048'hFF3FABFC33C1E67FFE5638D58FA9FEFFFFB9FBF47E003FFFFFC1E07D87F18CFFFFFE39E87FFFFFFFFFFFFFFF07EACEFFFE7653F07FFFFFFFFFFFFFFF17E67E7FFEF67FB07FFFFFFFFFFFFFFF11F2EF7FFEFEEFA07FFFFFFFFFFFFFFD01F5BF3FF9C96FC07FA77F07FC7F9FFD01FFCFDFFBE5EFC07FE2BF87FFFBDFFD00FAF9DFFBFF3E807FCEC7FFFFBFBFFD003DBFFFFBFFCF007FF1D57FF7BFBBFD007EEFFFFBFF7D007FF0F98FEB18A3FD001F3FDFFF93BF007FFCFFEFC61703FD003EEDFFE7EF7A007FF4DB97E6E39FFC001FFCF7F704F8007FF3EF0FDF36BFFC000E0EEFFF09F4007FF0D33FEEFF3FFC001FFDF7FFE4FC007FF36247F93F3FFC000781F3,
		ram_block1a_23.mem_init2 = 2048'hFFFFFBF9FFBFFE96357FF33FE7DFFFFFFFFFF7DC5EFFE681FF9FFEEF71EFFFFFFFFFE7EEFFFF400041E0FF4FFBFFFFFFFFFFCFEF9FFCC00000E45FD6F8FBFFFFFFFFBEB95FF4000000068FE6CEFDFFFFFFFF7F9BDDD00000000067FDC5DDFFFFFFFF7BE1FFC000000000107E5C9EFFFFFFFCFEC5FC0000000000003F705FBFFFFFFC7173FE0000000000030FCBBB7FFFFFFFFED7F80000000000018FEF77BFFFFFF3F529C800000000000007E09BCFFFFFE7F89FB800000000000039FCEEF7FFFFE4FF1FE0000003D0000038FDF7F7FFFFDFFF6F80000000180000007D057BFFFFFF7FFF0000003FE4000003BFB47FFFFFBFEFFA807801DFF90000039F5AFFFF,
		ram_block1a_23.mem_init3 = 2048'h7FFFFFFFFFFFE40FF1EFFFFFFFFFFFFF7FFFFFFFFFFF599F1327FFFFFFFFFFFFFFFFFFFFFFFA0FFB9FF51FFFFFFFFFFFFFFFFFFFFFFDFFF9D7FF0BFFFFFFFFFFFFFFFFFFFE6FFCAFEFFFC27FFFFFFFFFFFFFFFFFFCFFDCFB4BF9FF7FFFFFFFFFFFFFFFFFF5FFB7DF7FF5BFAFFFFFFFFFFFFFFFFFB7DC9CFE43E39FF1FFFFFFFFFFFFFFFF9F8D7AEF57C4FFF87FFFFFFFFFFFFFFF7FDBB95E7BD58FFFBFFFFFFFFFFFFFF5FEFE7F4AA3EFBF9FCFFFFFFFFFFFFFE3EFF6B8EC17BCBF1FD7FFFFFFFFFFFFDFFD70EACF3FC55F3EFFFFFFFFFFFFFF3EFDFBEFFFFFFEFD3BFEFFFFFFFFFFFF3FFCA17FFFFFFFFDF59CFFFFFFFFFFFEF7BF73FFFFFFFFFB7BFF7FFFFF,
		ram_block1a_23.operation_mode = "rom",
		ram_block1a_23.port_a_address_clear = "none",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 8192,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 16383,
		ram_block1a_23.port_a_logical_ram_depth = 16384,
		ram_block1a_23.port_a_logical_ram_width = 16,
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "../doc/CrazyBird.hex",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'hF0810FFF7FFBFF87ED72FFFEFFF0A00FC0A40FFF7FFDAFEFFFCFFFFEFFF80003E02E1FFF7FFFDCFFFFB7DFFEFFF80003C1680FFF7FF9BDEFFFF77FFEFFFC008380501FFF7FEEFF8FFFFF77FEFFF80BC1E0161FFF7FF6FF3FFFFF7FFEFFFC352781203FFF7FFEFFFFFFFFBFFEFFFC0161C2381FFF7FFFFFFFFFFFFFFEFFFC1741C6261FFF7FFFFFFFFFFFFFFEFFFE3401C2CC3FFF7FFFFFFFFFFFFFFEFFFE0041C1FC3FFF7FCCFFFFFFFFFFFEFFFC02C140003FFF7FC3BFFFFFFFFFFEFFFC16C104043FFF7FFF375FFFBF7FFEFFFC0D81000C3FFF7FFDFB7FFE3F3FFEFFFC026000003FFF7FFFFEFFFFFF3FFEFFFC016006003FFF7FFBD8DFFDF777FEFFFC1800,
		ram_block1a_24.mem_init1 = 2048'hFF8010073C001DFFFF67F832E00003FFFF011E077FFFFFFFFFFE1FFEF80010FFFE0D0C1F7FFFFFFFFFFFFFFEFC08407FFE00EC3F7FFFFFFFFFFFFFFEFC02407FFC01F83F7FFFFFFFFFFFFFFEFC03003FFC00983F7FFFFFFFFFFFFFFEFF00103FFC0A80FF7FEFDFBFFE7FBFFEFF01607FFE2BA0FF7FF69AFFFBFFFFFEFF02A47FF830C1FF7FDFF57FF73F5FFEFF80E83FF40071FF7FFFADEFF5D37FFEFF80F00FF020C3FF7FFFF79FFB8D4BFEFFC1400FF83843FF7FFF934FFF3677FEFFC0091FE81E07FF7FF6DFE7FEB9FFFEFFE0B707E0BA03FF7FF5F6FFFD56FFFEFFF05307F05C07FF7FFFBB77F4AFDFFEFFF01607C00E07FF7FF23B87FB9FCFFEFFF0B407,
		ram_block1a_24.mem_init2 = 2048'hFFFFFC01C06000E7F30005DC583FFFFFFFFFF82140C00BFFFFC80181D01FFFFFFFFFF80080001FFFFFFD00313207FFFFFFFFF0006002FFFFFFFF80381107FFFFFFFFC0AEB00FFFFFFFFFE8061083FFFFFFFF00F6223FFFFFFFFFFE063101FFFFFFFE007700FFFFFFFFFFFE0032007FFFFFFE062A00FFFFFFFFFFFFC07540FFFFFFFC8D0407FFFFFFFFFFFFC049987FFFFFFA04C407FFFFFFFFFFFFF819045FFFFFF004260FFFFFFFFFFFFFF80A060FFFFFF000A03FFFFFFFFFFFFFFC0D2D1FFFFFE300C0FFFFFFF81FFFFFFE013017FFFFC18051FFFFFFFFFFFFFFFF038803FFFFE08003FFFFFFFFF7FFFFFF808307FFFFE0E003FFFFFF7FFFFFFFFFC0BE05FF,
		ram_block1a_24.mem_init3 = 2048'hFFFFFFFFFFFFFAFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFDB60EC42FFFFFFFFFFFFFFFFFFFFFFF85004600A5FFFFFFFFFFFFFFFFFFFFFC800002000A3FFFFFFFFFFFFFFFFFFFFC00721300037FFFFFFFFFFFFFFFFFFF8804A318C0E011FFFFFFFFFFFFFFFFFE0024330200E2007FFFFFFFFFFFFFFFFC00201311C08E003FFFFFFFFFFFFFFFF003927B01C09B001FFFFFFFFFFFFFFFF020993800C332001BFFFFFFFFFFFFFFA0B08E003E40060001FFFFFFFFFFFFFE0090D3286E879004017FFFFFFFFFFFFE00184B600C071400003FFFFFFFFFFFFA003868000000182C607FFFFFFFFFFFE0081CC000000018146007FFFFFFFFFFE00C0CC000000000180407FFFFF,
		ram_block1a_24.operation_mode = "rom",
		ram_block1a_24.port_a_address_clear = "none",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 8192,
		ram_block1a_24.port_a_first_bit_number = 8,
		ram_block1a_24.port_a_last_address = 16383,
		ram_block1a_24.port_a_logical_ram_depth = 16384,
		ram_block1a_24.port_a_logical_ram_width = 16,
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "../doc/CrazyBird.hex",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'hCE7EFFFF7FFFFF0FFDFEFFFEFFF71FF3DF23FFFF7FE18DF7FBABEFFEFFFFFFFBFFCFEFFF7FEFC5FFFFB77FFEFFFFFFFBDE67EFFF7FFFF9FFFFFFFFFEFFFBFF7BDE4FFFFF7FEAFF1FFFFFF3FEFFFBF3FB9FE5FFFF7FF6FFBFFFEFFFFEFFFFF399BE1FDFFF7FFF7FFFFFFFFFFEFFFFFE5DFE3FDFFF7FFFFFFFFFFFFFFEFFFFE73DFBF7DFFF7FFFFFFFFFFFFFFEFFFDD3FDFE37FFFF7FFFFFFFFFFFFFFEFFFDFF9DFEFBFFFF7FE3FFFFFFFFFFFEFFFDFCDDFFFFFFFF7FC39FFFFFFFBFFEFFFDE6BDB803FFFF7FFFBEDFFA37FFFEFFFDECBDB80BFFFF7FFBDBFFFE1FBFFEFFFDFC6DB9FFFFFF7FFD76EFFDEFBFFEFFFDFFFDB9FFFFFF7FF77DFFFDE7FBFEFFFDE7FD,
		ram_block1a_25.mem_init1 = 2048'hFFBFD5FF400003FFFF87F80EEF99FFFFFF78EFF77FFFFFFFFFFFFFFEF7F3CEFFFF7577EF7FFFFFFFFFFFFFFEFBEF5EFFFEF3D3DF7FFFFFFFFFFFFFFEFFEC3F7FFEFEB7FF7FFFFFFFFFFFFFFEFDFAF77FFDFF77BF7FFFFFFFFFFFFFFEFEF3D7BFFDE9CF7F7FEFBFD7FFFFDFFEFFFE6FFFF9E35FFF7FB7BFFFFFBFDFFEFF7E3B9FFBEEBEFF7FEF55EFFE6FFFFEFFFF4BFFFBFF7FFF7FF7EE6FF7D7FFFEFFBFEFDFF79F7DFF7FFEB69FEF9FCBFEFFFF3FEFFFB73FFF7FFE9B8FF73FF7FEFFDFF0FFF7EEFBFF7FFEDFFFDEEBEFFEFFFF31EFEF8C7BFF7FF1FBFFDFDFDFFEFFEF3DF7FF9BFFFF7FFABB8FDFBF7FFEFFFFE6F7EFF6F7FF7FF3FB0FF9BF7BFEFFFF33F7,
		ram_block1a_25.mem_init2 = 2048'hFFFFF9F9FF5FFF07F0FFFAEB7F9FFFFFFFFFF3DDFEBFF3FFFFC7FEE6A3CFFFFFFFFFE7CE9FFF9FFFFFFCFFBF53E7FFFFFFFFCFE77FFCFFFFFFFFBFD4DDF3FFFFFFFF9F9BAFF7FFFFFFFFE7FBDFF9FFFFFFFFBF75DFDFFFFFFFFFFDF9DF7CFFFFFFFF79A6FF7FFFFFFFFFFEFF5C9EFFFFFFFEF6CCFEFFFFFFFFFFFFBF687FFFFFFFFDFB67FBFFFFFFFFFFFFDFB9EFFFFFFFF9F7F3F7FFFFFFFFFFFFF7EDF79FFFFFFBFDBFEFFFFFFFFFFFFFFBFBF5DFFFFFF7FC6FFFFFFFFFFFFFFFFDF7ABFFFFFFEFFEDF7FFFFFF81FFFFFFEFEFFE7FFFFEE7FBEFFFFFFF7EFFFFFFF7D1E77FFFFFEBFFDFFFFFFEFFFFFFFFFBEBB7FFFFF9F7FFFFFFFFF3FFDFFFFFFDF5AF9FF,
		ram_block1a_25.mem_init3 = 2048'hFFFFFFFFFFFFFCFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF98FFFF81FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFC3FFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF5FF8FFDFFFFAFFFFFFFFFFFFFFFFFFFC7FBEEF43FBFE3FFFFFFFFFFFFFFFFFF3FD9DEE6FFB1FCFFFFFFFFFFFFFFFFFCFFCDFEE57FEBFF3FFFFFFFFFFFFFFFF3FB77B6E7BCF6FFCFFFFFFFFFFFFFFFDFDAF8D4E7BD5FFFEFFFFFFFFFFFFFFF9F2FA6E4D53E4BF9F9FFFFFFFFFFFFFF7F9F67CCEFF949FFFFFFFFFFFFFFFFFCFFF7FDA7FFFFCFF3DF3FFFFFFFFFFFF9F7DFDFFFFFFFDBEBBFBFFFFFFFFFFFF7FFCB7FFFFFFFE7DBDFEFFFFFFFFFFFCFBBF6BFFFFFFFFF8F3DF3FFFFF,
		ram_block1a_25.operation_mode = "rom",
		ram_block1a_25.port_a_address_clear = "none",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 8192,
		ram_block1a_25.port_a_first_bit_number = 9,
		ram_block1a_25.port_a_last_address = 16383,
		ram_block1a_25.port_a_logical_ram_depth = 16384,
		ram_block1a_25.port_a_logical_ram_width = 16,
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "../doc/CrazyBird.hex",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'hFFFFF000FFFE73FFF3FF03FF000FFFFFFFDFF000FFFE73FFFC7613FF0007FFFFDFF1F000FFF03B07FFCFB3FF0007FFFFFF9FF000FFFE7FFFFFCFB3FF0007FFFFFFBFE000FFF77FFFFFCFBFFF0007FC3FFFFBE000FFEF7FCFFFDFBFFF0003CFFFFFFFE000FFFFFFFFFFFFFFFF0003FFBFBDC7E000FFFFFFFFFFFFFFFF0003F8FFBDFBE000FFFFFFFFFFFFFFFF0003EFFFBDFBC000FFFFFFFFFFFFFFFF0003FFFFBF07C000FFFFFFFFFFFFFFFF0003FF3FBFFFC000FFFC7FFFFFFFFFFF0003F97FFFFFC000FFFFCFEFFDCFBFFF0003F37FFFF7C000FFFFE4CFF9E7FFFF0003FF9FFFFFC000FFF3B9DFFBF7FFFF0003FFFFFFFFC000FFFFBFFFFBFFBFFF0003FFFF,
		ram_block1a_26.mem_init1 = 2048'hFFFFEFF8FFFFFFFFFFF807FF1FFFFDFFFFFFF1F8FFFFFFFFFFFFFFFF0FFFFFFFFFFAFBF0FFFFFFFFFFFFFFFF07F7BFFFFFFF3FE0FFFFFFFFFFFFFFFF03FFFFFFFFFF4FC0FFFFFFFFFFFFFFFF03FDFFFFFFFFEFC0FFFFFFFFFFFFFFFF01FFEFFFFFF7FF80FFDFFFEFFFFFFFFF00FF9FBFFFDCFF00FFCF7D07FC7FBFFF00FDDFFFFFDF7F00FFF0EBF7F9F3BFFF007FB7DFFFFFBE00FFF8D3F7FBEFBFFF007F1FFFFFFFBE00FFF9DB67F7FFB7FF003EFFFFF7CFFC00FFF9FFF7EFF98FFF003FFFEFFFF1FC00FFF9BFFFEF771FFF001FCEFFFF77FC00FFFE9F07EEEF3FFF001FFEFFEFE7F800FFF7C7FFEFDFBFFF000FF9FFFFF9F800FFFFC7FFE7FFB7FF000FCFFF,
		ram_block1a_26.mem_init2 = 2048'hFFFFFFFE3FBFFFF80FFFFF77BFFFFFFFFFFFFFFEBF7FFC00003FFF7F7FFFFFFFFFFFFFFF7FFFE0000003FFCEEDFFFFFFFFFFFFFF9FFF000000007FEFEFFFFFFFFFFFFF77DFF8000000001FFDEF7FFFFFFFFFFF8BFFE00000000003FFEEFFFFFFFFFFFFD9FF800000000001FFEFFFFFFFFFFFF9FFFF0000000000007F9FBF7FFFFFFFF6FFFC0000000000003FF677BFFFFFFFFB3FF80000000000000FF6FBFFFFFFFFFBDFF000000000000007F5FBFFFFFFFFFFDFC000000000000003FBD7EFFFFFFFFF3F80000007E0000001FFCFFFFFFFFFFFFF0000000FF0000000FEFFFFFFFFDF7FFE0000001FF80000007F7CFBFFFFFF9FFC000000FFFE0000003FE5FFFF,
		ram_block1a_26.mem_init3 = 2048'hFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFD8E3FFFDFFFFFFFFFFFFFFFFFFFFFFF1DEFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEDFDFF7FFFFFFFFFFFFFFFFFFFFFFFFFEDFEFF75FFFFFFFFFFFFFFFFFFFFFCEDCDFE7F6DFFFFFFFFFFFFFFFFFFEFFF67EFFF7EEDFFF7FFFFFFFFFFFFFFFFDF79FFEFFFFDFFFFFFFFFFFFFFFFFFFF6FBCF79C7EFFFBFEFFFFFFFFFFFFFFFFEFB6DFFFF8FBFFFFFFFFFFFFFFFFFFFFE7B7FFFFFFE7F7DFDFFFFFFFFFFFFFF7F7BFFFFFFFFFE7BFFFFFFFFFFFFFFFF7FB7FFFFFFFFFF7FBFFFFFFF,
		ram_block1a_26.operation_mode = "rom",
		ram_block1a_26.port_a_address_clear = "none",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 8192,
		ram_block1a_26.port_a_first_bit_number = 10,
		ram_block1a_26.port_a_last_address = 16383,
		ram_block1a_26.port_a_logical_ram_depth = 16384,
		ram_block1a_26.port_a_logical_ram_width = 16,
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "../doc/CrazyBird.hex",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h6DC1E000FFF776EFEA6907FC000F8FFB5CA3E000FFFC605FFA9701FC0003FFF34ED0E0007FD0130FFE4B81FC0003FFF54FA1C000FFF4154FFF8E7FFC0007FDB13F97D0003FC03FCFFF8FB3FC0001CFF15E23E0003FFD3F6FFF8FC7FC0003851E9ED3E000BFE73FEFFFFFBFFC0003C158DFC7C0003FFFFFFFFFFFFFFC0001D57CB9FBA0003FFFFFFFFFFFFFFC0003EAF87CEDC000BFFFFFFFFFFFFFFC0001FF681F4BA000BF9EBFFFFFFFFFFC0001FF181E27C000BF9A1FDFF9AF7FFC0001ED1AD6BB8000BFE1881FF047BFFC0002C2BBD193C0003FF5E01FF98BFFFD0000EBE97507C0003FE95D1FFA4FBFFD0002FF1A7CFF80003FFE706FF194B3FD0002EFCA,
		ram_block1a_27.mem_init1 = 2048'h7F9F94FC42609FFFFD690A8D0F78F8FF7F75C8E838E01FFFFFC1FEFD0791BEFF7FF805E07FFFFFFFFFFFFFFC03CB3C7F7E616BC07FFFFFFFFFFFFFFC03F69EFF7E722FA03FFFFFFFFFFFFFFC01EF8EFF7FF78FC03FDFFFEFFFFFFFFE00EC0F7F7CC80F803FD73E1FFD3FDFFC00F10F1F7B942F00BFCC4507FC3B3FFC00FECD3F71989E003FF24677F30DBFFC0038EBBF77FE5E003FE9523FE62B57FC003F8BAF7F0FDC003FF01927C3575BFC003CFFDF7B78DC003FF00277FECF0BFC003F1ED777DA38003FF8234FEDF61FFC001E6E4F66497C00BFE272E3B4993FFC000EC2775F0EF000FFF44017CB0C17FC000F09EB5F7AF800BFE104DFF818BBFC0007F7EF,
		ram_block1a_27.mem_init2 = 2048'h7FFFF8FCFF97FE77497FFCF75F1FFFFF7FFFE5E81DFFEE00004BFC2635BFFFFF7FFFDBAE2E7FE0000000FEA7CFDFFFFF7FFFD7BF5FFB000000001FA3A2E7FFFF7FFFAFC07FEC0000000017DC97B7FFFF7FFF5EDF8F900000000003F1EC98FFFF7FFE3713FF8000000000017E4A4F7FFF7FFD6A38FF000000000000FEE7963FFF7FF9E681FE0000000000002FE6B79FFF7FFDEB6BE00000000000001FE3F75FFF7FFFF777D000000000000003F7819FFF7FF7F9CF8000000000000000EDADFFFF7FF7FC6F8000000000000001FD77FFFF7FDE7F1F8000000C700000007FECF7FF7FFFFFFF00000017E80000007C42FDFF7FFEDFFE0000014FF00000030E89FDFF,
		ram_block1a_27.mem_init3 = 2048'h0000000000001709A9C80000000000007FFFFFFFFFFE5C000AD9FFFFFFFFFFFF7FFFFFFFFFFB03FFFFE27FFFFFFFFFFF7FFFFFFFFF927FFEE3FBD1FFFFFFFFFF7FFFFFFFFFE1F1D6F5FFF8FFFFFFFFFF7FFFFFFFFF3F84058DEBBFBFFFFFFFFF7FFFFFFFE4F9047D27E67F17FFFFFFFF7FFFFFFF8FAA0A3CC7E2CFCDFFFFFFFF7FFFFFFEBF082A0CB7F68FF37FFFFFFF7FFFFFF83B7B7D058BA78F9CDFFFFFFF7FFFFFF0F9F5BC7237F29F7FBFFFFFFF7FFFFFE5E674A461277E9F1FB7FFFFFF7FFFFFEFF4B38EE9E7287E1AF5FFFFFF7FFFFF3E7C79ACFFFFC87D38F7FFFFFF7FFFFEB9BA503FFFFFFDFFB3FF7FFFFF7FFFFE76BE67FFFFEFFFF1759E7FFFFF,
		ram_block1a_27.operation_mode = "rom",
		ram_block1a_27.port_a_address_clear = "none",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 8192,
		ram_block1a_27.port_a_first_bit_number = 11,
		ram_block1a_27.port_a_last_address = 16383,
		ram_block1a_27.port_a_logical_ram_depth = 16384,
		ram_block1a_27.port_a_logical_ram_width = 16,
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "../doc/CrazyBird.hex",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'hCEFCF0007FF8981FEA3A03FE000FDFF7DE6BF0007FEC338FFF2221FE000FFFF3FF53E000FFF0348FFF0211FE0003FFFFDF83E0007FE87DAFFF87F7FE0007FFB9DCDBE000FFE27F6FFF87F7FE0003FF1BBFDBC000FFC23FCFFFCFB7FE0003D8193E1FE0007FFEBFFFFFFFBFFE0001FF3D3E8FC000FFFFFFFFFFFFFFFE0001F0797813E000FFFFFFFFFFFFFFFE0001F9FD7F9BC0007FFFFFFFFFFFFFFE0003FFDF3F8BC0007FF0FFFFFFFFFFFE0003FF9FBFCF80007FE22FFFFFFF7FFE0001E6BE398F80007FFECDEFFEFFBFFE0001F63DFE27C000FFF9902FF0D7BFFE0001F38EFAFFC000FFE1A8FFF9FFBFFE0003FFFEF9FFC000FFF739BFFEEFFBFE0003FFFE,
		ram_block1a_28.mem_init1 = 2048'hFF7F8DFC2B7FAE7FFE65E7120FFEFFFFFFBEEBF8FFFFFFFFFFFFFFFE0FF9EDFFFF7071F0FFFFFFFFFFFFFFFE03FEBE7FFE7A0FE0FFFFFFFFFFFFFFFE01DFBFFFFDF697A0FFFFFFFFFFFFFFFE03F5673FFCFFE7C0FFFFFFFFFFFFFFFC00F7FFBFFDEAFF00FF871D27FD3F9FFE017E979FFDFF7E807F8BFD0FFE379FFE007E35FFFFFD7E00FF84031FF5273FFE007B93FFFFDFBD00FFF1C2DFE38BBBFE007F0FFFFBBF3C00FFF8800FE38A07FE001EDFFFEF537A00FFF8FBF7E7958BFE001EFBFFE7227C00FFF9DF8FCE020FFE002F80E7EF24F8007FF0B707DE0E3FFE001F7C77FFA5F0007FE09387ECEF1FFE000FC0F7CF91F0007FF6E67FD75F9BFE0007C5F3,
		ram_block1a_28.mem_init2 = 2048'hFFFFFBF8FE1FFEF3D13FFA335FFFFFFFFFFFFFF81E7FEE00003FFE3F77EFFFFFFFFFEFCD5EFFA00000077FCD66E7FFFFFFFFFED6AFFC00000000FFD64B73FFFFFFFF9E179FF8000000000FF4CF3FFFFFFFFF7F09FFF00000000007F9C71DFFFFFFFFFB90FF000000000000FE547CFFFFFFFF75D5FD0000000000003F86367FFFFFFCF9BFFE0000000000000F62EF3FFFFFF9F43BF00000000000001FE361DFFFFFF3FEAFD000000000000003F6BBCFFFFFF3FC4FC000000000000003F783CFFFFFF7FD2FC0000003C00000017897EFFFFFDE7FBF00000008000000003E9DFFFFFFAE1FFE0000000FF40000005E5075FFFF9F5FF80000017FF80000001F3779FF,
		ram_block1a_28.mem_init3 = 2048'h7FFFFFFFFFFFE467CE47FFFFFFFFFFFFFFFFFFFFFFFFCC7FF5F2FFFFFFFFFFFFFFFFFFFFFFF5BFFFFFFE0FFFFFFFFFFFFFFFFFFFFFF1FFFDF7FF87FFFFFFFFFFFFFFFFFFFFFFFBF843FFF0FFFFFFFFFFFFFFFFFFF9FFBB8D7FFBFC9FFFFFFFFFFFFFFFFFE7FEF19FDFF3BFF7FFFFFFFFFFFFFFFFFFEE3C6F8FE74FF7FFFFFFFFFFFFFFFE5F9E1CFFF3AECFFE7FFFFFFFFFFFFFFEFCB83C5FE7E59FFFFFFFFFFFFFFFFFFDF5E34EB9E3DCDFBF3FFFFFFFFFFFFFE3E6F6CE84C7B5BF1FC7FFFFFFFFFFFF97FD7BC9FFCF0E9FBCEBFFFFFFFFFFFF9E7D3027FFFFEF3E7EF9FFFFFFFFFFFFFF7EA9FFFFFFFE7A35FDFFFFFFFFFFFF7ABFCBFFFFFFFFF4731EBFFFFF,
		ram_block1a_28.operation_mode = "rom",
		ram_block1a_28.port_a_address_clear = "none",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 8192,
		ram_block1a_28.port_a_first_bit_number = 12,
		ram_block1a_28.port_a_last_address = 16383,
		ram_block1a_28.port_a_logical_ram_depth = 16384,
		ram_block1a_28.port_a_logical_ram_width = 16,
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "../doc/CrazyBird.hex",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'hDE7DF8007FF7E38FE1BF03FF000F9FFBEE0DE0007FE021E3F42513FF000FFFFFDFB3E0007FE03003FF8F93FF0007FFFBBD83E0007FF23FD7FF8FB3FF0003FEFFDDBFE0007FE67F4FFFCFBFFF0007E09BBFC7C0007FEF7F5FFFFFBFFF0007DF9DDCDFC0007FE7FFFFFFFF7FFF0003FCBBB82FE0007FFFFFFFFFFFFFFF0001EC3DBFEFE0007FFFFFFFFFFFFFFF0003F1FDB9CFE0007FFFFFFFFFFFFFFF0001FFEDFD87C0007FCA7FFFFFFFFFFF0003FE0D7FFFC0007FFC7FEFFFFFBFFF0003E83D787FC0007FFF5FDFF8C7BFFF0001E0DEFBC380007FF3C25FF9AFBFFF0001F94EFBFF80007FE1F99FF3E7BFFF0003FFFEFDFF80007FEFBBFFF9E7FDFF0003F7DE,
		ram_block1a_29.mem_init1 = 2048'hFF3FEBF0338065FFFF361EB71FD7FCFFFF3FF3F87FFFFFFFFFFFFFFF07EF9CFFFFF839F07FFFFFFFFFFFFFFF03F3AF7FFFF633E07FFFFFFFFFFFFFFF07F47E7FFDFF6FC07FFFFFFFFFFFFFFF01F5F7BFFEFECF807FFFFFFFFFFFFFFF01F1A77FFBC1FF807FAFBFEFFEFFDFFF00FF5FFFFFF0EF007F8F3D87FC3BFFFF00FEC9FFFFFF3E007FF26B67F1633FFF003D1DFFFFFFFE007FF8C0E7FBCBBBFF003F27FFF3BF7C007FF1B367F77C17FF001FBFCFFFCBBC007FF99BDFCE798FFF003EE5FFF7C178007FF19BEFC7378FFF001FFCEFF7E0FC007FFC830FEEC73FFF000E9EEFFF25F0007FF78707CD8F9FFF001FFDF7DFFCF8007FFEC7F7E7DF93FF0007C5FB,
		ram_block1a_29.mem_init2 = 2048'hFFFFFBF77FBFFFA4347FF777BFFFFFFFFFFFFFDC5EBFF000003FFFD76DFFFFFFFFFFFFFEBFFF20000000FF46EDEFFFFFFFFFFF6F1FFE000000005FC5DDF7FFFFFFFFBE23DFF4000000000FE0CF7FFFFFFFFFBF8BFFC00000000007FDC4DEFFFFFFFF7BF1FFC000000000007F8EFEFFFFFFFDF8D9FE0000000000003F9C5F3FFFFFFCF2F7FC0000000000001FDE333FFFFFFFF6D7F00000000000000FE077BFFFFFFFF34FF000000000000003F4DBFFFFFFE7FBDFA000000000000001FBE7E7FFFFE7FE3F8000000000000001FD87E7FFFFFE7F3F0000000FE00000007C6E7BFFFFFE7FFE0000003FF80000007F747FFFFFFFBFF8000000FFFD0000001FDDFFFF,
		ram_block1a_29.mem_init3 = 2048'hFFFFFFFFFFFFFD600E9FFFFFFFFFFFFFFFFFFFFFFFFF26FFFEA4FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFF97FFFFFFFFFFFFFFFFFFFFFE1FFF9FFFF8FFFFFFFFFFFFFFFFFFFFEEFF889E3FFF07FFFFFFFFFFFFFFFFFFAFF91CA6BF7FF5FFFFFFFFFFFFFFFFFEDFFBEDE7FFF9FA7FFFFFFFFFFFFFFFF97DEBCDFC7F3DFE9FFFFFFFFFFFFFFFF9F8E7AEFE7C4EFF9FFFFFFFFFFFFFFFCFFE61D5E7FF4CFFFBFFFFFFFFFFFFFF1FCFE9F4A63FDBF9F8FFFFFFFFFFFFFF3F9F3D8ECEB8EBF1FCFFFFFFFFFFFFFFFFE70E2CFFFC71F3FFFFFFFFFFFFFFF3F7EF9EFFFFFFEFF39FCFFFFFFFFFFFFBE7F33FFFFFFFFFD399DFFFFFFFFFFFCF57FA3FFFFFFFFFB3FFF3FFFFF,
		ram_block1a_29.operation_mode = "rom",
		ram_block1a_29.port_a_address_clear = "none",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 8192,
		ram_block1a_29.port_a_first_bit_number = 13,
		ram_block1a_29.port_a_last_address = 16383,
		ram_block1a_29.port_a_logical_ram_depth = 16384,
		ram_block1a_29.port_a_logical_ram_width = 16,
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "../doc/CrazyBird.hex",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'hCE3EF000FFFA73F7F37303FF000F3FF3FF5BF000FFEE71F7FC1613FF0007FFFFFFC1E000FFF01207FFC7B3FF0007FFFFFF17F000FFFC3FEFFFC733FF0003FF7F9F17E000FFF77F3FFFCF37FF0007F4399FE9E000FFE67F0FFFDF3FFF0003EBD9FECFC000FFFEFFFFFFFFBFFF0003FE9FFDC3E000FFFFFFFFFFFFFFFF0003E8BFF9FBC000FFFFFFFFFFFFFFFF0001CBFFFCBBC000FFFFFFFFFFFFFFFF0001FFBFFF03C000FFD9FFFFFFFFFFFF0003FD3FFFFFC000FFC03FFFFFFFBFFF0003F93FFBFBC000FFFF076FFC877FFF0003F27F7DFBC000FFF9C4CFF8677FFF0003FD8F7FFFC000FFF1B8DFFBE77FFF0001FFFF7BFFC000FFFB9EDFFBEF37FF0001E7FF,
		ram_block1a_30.mem_init1 = 2048'hFFFFEFF8C3FFE3FFFFB8018F1FA9FFFFFFF8E1F0FFFFFFFFFFFFFFFF07F3EFFFFEF2F3F0FFFFFFFFFFFFFFFF07E79FFFFFFF33C0FFFFFFFFFFFFFFFF03EC3FFFFFFE07C0FFFFFFFFFFFFFFFF03F9F7FFFFFF67C0FFFFFFFFFFFFFFFF00FFEFFFFFF5EF00FFDF9FAFFE7F9FFF00FE8FFFFDC45F00FF861807F83FBFFF00F95BBFFBCF3E00FFD061E7F9A39FFF007F17DFF7FFBE00FFF890F7F1E73FFF007E0FEFFF9F3C00FFF99B07F38DA3FF003E3FFFF78FBC00FFF9F767EF3007FF003FF6EFE7E1F800FFF0BFF7CE710FFF001F48E7FF25F800FFF69A07EC663FFF000FBCFFEF87F800FFF7C30FC6DFBFFF000FE9FFFFE9F800FFF30387E3BFA3FF000F0FFF,
		ram_block1a_30.mem_init2 = 2048'hFFFFFBF83F9FFF380CFFFA63BFFFFFFFFFFFFFDEBF3FF4000017FE6E23FFFFFFFFFFFFFF7FFF80000002FFCEC9EFFFFFFFFFFFFF9FFD000000007FC6EFF7FFFFFFFFBF5BCFF00000000017F9EE7FFFFFFFFF7F01DFC00000000001F9CEFEFFFFFFFEFF98FF000000000001FF4F9F7FFFFFFEF9CDFF0000000000003F0CBFFFFFFFFFF07FF80000000000003FB067FFFFFFFDFB3BF000000000000007E6FBBFFFFFF7F99FE000000000000003E1F9EFFFFFFFFC1FC000000000000003F1D3FFFFFFFFFF1F00000007E0000000FECFFFFFFFDFFFFE0000000FE0000000FC1EFBFFFFDE7FFC0000000FF00000003F3CFBFFFFDF0FFC000000BFFC0000003F44FBFF,
		ram_block1a_30.mem_init3 = 2048'hFFFFFFFFFFFFF99FF1BFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFF3DFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFDDFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFBFFCD8C3FFFAFFFFFFFFFFFFFFFFFFFF7FF8DE53FBFEFFFFFFFFFFFFFFFFFFFFFDBCCFDFF3DFFFFFFFFFFFFFFFFFFFFFFFDECF67F75FFFFFFFFFFFFFFFFFFFFFC4D84F43F65FFFFFFFFFFFFFFFFFFD7DD6687FF7ECDFFE3FFFFFFFFFFFFFFDF0F79FFC5BEF9FFFBFFFFFFFFFFFFFEFF6F28D79C784FFBFF7FFFFFFFFFFFFFFFE7B49FFFF8CBFFFFFFFFFFFFFFFFFDF7C7B7FFFFFFE7F39FBFFFFFFFFFFFE7F7D337FFFFFFE7E79FE7FFFFFFFFFFDFF3FA3FFFFFFFFFE7BBFBFFFFF,
		ram_block1a_30.operation_mode = "rom",
		ram_block1a_30.port_a_address_clear = "none",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 8192,
		ram_block1a_30.port_a_first_bit_number = 14,
		ram_block1a_30.port_a_last_address = 16383,
		ram_block1a_30.port_a_logical_ram_depth = 16384,
		ram_block1a_30.port_a_logical_ram_width = 16,
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(rden_a),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "../doc/CrazyBird.hex",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'hFFFFF0007FFE730FF1FE03FE0007FFFFDF87F0007FF003FFF86203FE0007FFFBDFE1F0007FE00907FF8733FE0007FFFBDE0FE0007FFE79FFFFCFB3FE0007FFFBFE0FE0007FE27F9FFFCFB3FE0003F83FFFF3E0007FE67F8FFFCFBFFE0003C7BFBF3FE0007FFF7FFFFFFFFFFE0003FF3DBC07C0007FFFFFFFFFFFFFFE0003F07DBDF3C0007FFFFFFFFFFFFFFE0003E7FDBC73C0007FFFFFFFFFFFFFFE0003FFDDBE07C0007FE7FFFFFFFFFFFE0001FE1DBFFFC0007FC01FFFFFFFFFFE0001F07DBC07C0007FFF8ECFF90FBFFE0001E13DB807C0007FFFE0CFF807BFFE0001FE1DB9FFC0007FF330CFF9F7BFFE0001FFFDBFFFC0007FF73DFFF9F7BBFE0001FFFD,
		ram_block1a_31.mem_init1 = 2048'hFFBFC5F87C001FFFFFC0007E0F99FDFFFF79F1F07FFFFFFFFFFFFFFE0FF3DEFFFF787BE07FFFFFFFFFFFFFFE07E71EFFFEF31FE07FFFFFFFFFFFFFFE03EE7F7FFEFF4FC07FFFFFFFFFFFFFFE01F8FF7FFDFFEF807FFFFFFFFFFFFFFE01F3C7BFFDE3CF807FCFFFC7FFFFFFFE00FF0FBFFBC8FF007FC73D07FC7F9FFE007C9FDFFBDE7F007FE0C1F7F873BFFE007FA3DFFBFF3E007FF0C367F3C7BFFE003F1FDFF7FFBE007FF8D207E79F83FE003E7FEFF7877C007FF89B87E73987FE001FF9EFFFF0FC007FF89FFFEE631FFE001F86FFEF1678007FF09F07CECF1FFE001F7EF7EFC3F8007FF283FFEF9F3FFE000FF0F7EFF0F0007FF3C30FE1BF37FE000F83F7,
		ram_block1a_31.mem_init2 = 2048'hFFFFFDF83F3FFFC003FFFF773F9FFFFFFFFFF3FCBE7FF800000FFF6773CFFFFFFFFFE7CE1FFFC0000001FF8E61F7FFFFFFFFCFE71FFE000000003FECCDFBFFFFFFFFDF379FF8000000000FFDCF79FFFFFFFFBF83FFE00000000003FFEE7DFFFFFFFF79C1FF800000000000FF6C9EFFFFFFFEF0EEFE0000000000007F193F7FFFFFFDF667FC0000000000001FF077BFFFFFFBF337F80000000000000FF4F3DFFFFFFBF99FE000000000000007F1F3DFFFFFF7FCCFC000000000000001FB87EFFFFFEFFE1F8000000000000000FFCFF7FFFFEFFFFF00000007F00000007E9F77FFFFDF3FFE0000001FF80000003E387BFFFFBF9FFC0000007FFE0000001FE0FDFF,
		ram_block1a_31.mem_init3 = 2048'hFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFC3FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFE3FFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFE7FFFFFFFFFFFFFFFFFFFF1FFFD8E3FFFDFFFFFFFFFFFFFFFFFFFCFFF0DECFF7FF3FFFFFFFFFFFFFFFFFF3FFDEDE4FF73FCFFFFFFFFFFFFFFFFFCFFCDEDE4FF61FF3FFFFFFFFFFFFFFFF3F8E5CDE67C6DFFCFFFFFFFFFFFFFFFEFFA61ECE73C6DFFF7FFFFFFFFFFFFFFBF9F20E4EF7E4DF9FDFFFFFFFFFFFFFF7F0FB4E48C7ED9FBFEFFFFFFFFFFFFFCFFEFB6C7FFF8DBF3DF3FFFFFFFFFFFFBFFE7B7FFFFFFC3E7DFDFFFFFFFFFFFF7F7C7BFFFFFFFFFC7BFEFFFFFFFFFFFEFB7F37FFFFFFFFF9739F7FFFFF,
		ram_block1a_31.operation_mode = "rom",
		ram_block1a_31.port_a_address_clear = "none",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 8192,
		ram_block1a_31.port_a_first_bit_number = 15,
		ram_block1a_31.port_a_last_address = 16383,
		ram_block1a_31.port_a_logical_ram_depth = 16384,
		ram_block1a_31.port_a_logical_ram_width = 16,
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cycloneive_ram_block";
	assign
		address_a_sel = address_a[13],
		address_a_wire = address_a,
		q_a = wire_mux2_result,
		rden_decode_addr_sel_a = address_a_wire[13];
endmodule //pic_rom_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module pic_rom (
	address,
	clock,
	rden,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[13:0]  address;
	input	  clock;
	input	  rden;
	output	[15:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
	tri1	  rden;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [15:0] sub_wire0;
	wire [15:0] q = sub_wire0[15:0];

	pic_rom_altsyncram	pic_rom_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.rden_a (rden),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "../doc/CrazyBird.hex"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "16384"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "14"
// Retrieval info: PRIVATE: WidthData NUMERIC "16"
// Retrieval info: PRIVATE: rden NUMERIC "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "../doc/CrazyBird.hex"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "16384"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "14"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 14 0 INPUT NODEFVAL "address[13..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"
// Retrieval info: USED_PORT: rden 0 0 0 0 INPUT VCC "rden"
// Retrieval info: CONNECT: @address_a 0 0 14 0 address 0 0 14 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @rden_a 0 0 0 0 rden 0 0 0 0
// Retrieval info: CONNECT: q 0 0 16 0 @q_a 0 0 16 0
// Retrieval info: GEN_FILE: TYPE_NORMAL pic_rom.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL pic_rom.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL pic_rom.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL pic_rom.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL pic_rom_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL pic_rom_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL pic_rom_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
