<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\synlog\reg_4b_top_impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>clk_div|Qaux_derived_clock[19]</data>
<data>2.1 MHz</data>
<data>754.0 MHz</data>
<data>958.886</data>
</row>
<row>
<data>osc00|osc_int0_inferred_clock</data>
<data>2.1 MHz</data>
<data>183.3 MHz</data>
<data>475.313</data>
</row>
</report_table>
