{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 16:22:03 2009 " "Info: Processing started: Wed Mar 25 16:22:03 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off StepClock -c StepClock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off StepClock -c StepClock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 8 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register stepClockOut~reg0 stepClockOut~reg0 275.03 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 275.03 MHz between source register \"stepClockOut~reg0\" and destination register \"stepClockOut~reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.014 ns + Longest register register " "Info: + Longest register to register delay is 1.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepClockOut~reg0 1 REG LC_X1_Y1_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N9; Fanout = 2; REG Node = 'stepClockOut~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepClockOut~reg0 } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.478 ns) 1.014 ns stepClockOut~reg0 2 REG LC_X1_Y1_N9 2 " "Info: 2: + IC(0.536 ns) + CELL(0.478 ns) = 1.014 ns; Loc. = LC_X1_Y1_N9; Fanout = 2; REG Node = 'stepClockOut~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { stepClockOut~reg0 stepClockOut~reg0 } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 47.14 % ) " "Info: Total cell delay = 0.478 ns ( 47.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.536 ns ( 52.86 % ) " "Info: Total interconnect delay = 0.536 ns ( 52.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { stepClockOut~reg0 stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.014 ns" { stepClockOut~reg0 {} stepClockOut~reg0 {} } { 0.000ns 0.536ns } { 0.000ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.128 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.711 ns) 3.128 ns stepClockOut~reg0 2 REG LC_X1_Y1_N9 2 " "Info: 2: + IC(0.948 ns) + CELL(0.711 ns) = 3.128 ns; Loc. = LC_X1_Y1_N9; Fanout = 2; REG Node = 'stepClockOut~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.69 % ) " "Info: Total cell delay = 2.180 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 30.31 % ) " "Info: Total interconnect delay = 0.948 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.128 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.711 ns) 3.128 ns stepClockOut~reg0 2 REG LC_X1_Y1_N9 2 " "Info: 2: + IC(0.948 ns) + CELL(0.711 ns) = 3.128 ns; Loc. = LC_X1_Y1_N9; Fanout = 2; REG Node = 'stepClockOut~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.69 % ) " "Info: Total cell delay = 2.180 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 30.31 % ) " "Info: Total interconnect delay = 0.948 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { stepClockOut~reg0 stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.014 ns" { stepClockOut~reg0 {} stepClockOut~reg0 {} } { 0.000ns 0.536ns } { 0.000ns 0.478ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { stepClockOut~reg0 {} } {  } {  } "" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "stepClockOut~reg0 stepSwitch clk 4.111 ns register " "Info: tsu for register \"stepClockOut~reg0\" (data pin = \"stepSwitch\", clock pin = \"clk\") is 4.111 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.202 ns + Longest pin register " "Info: + Longest pin to register delay is 7.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns stepSwitch 1 PIN PIN_T5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T5; Fanout = 2; PIN Node = 'stepSwitch'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepSwitch } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.989 ns) + CELL(0.738 ns) 7.202 ns stepClockOut~reg0 2 REG LC_X1_Y1_N9 2 " "Info: 2: + IC(4.989 ns) + CELL(0.738 ns) = 7.202 ns; Loc. = LC_X1_Y1_N9; Fanout = 2; REG Node = 'stepClockOut~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { stepSwitch stepClockOut~reg0 } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 30.73 % ) " "Info: Total cell delay = 2.213 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.989 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.989 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.202 ns" { stepSwitch stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.202 ns" { stepSwitch {} stepSwitch~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 4.989ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.128 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.711 ns) 3.128 ns stepClockOut~reg0 2 REG LC_X1_Y1_N9 2 " "Info: 2: + IC(0.948 ns) + CELL(0.711 ns) = 3.128 ns; Loc. = LC_X1_Y1_N9; Fanout = 2; REG Node = 'stepClockOut~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.69 % ) " "Info: Total cell delay = 2.180 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 30.31 % ) " "Info: Total interconnect delay = 0.948 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.202 ns" { stepSwitch stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.202 ns" { stepSwitch {} stepSwitch~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 4.989ns } { 0.000ns 1.475ns 0.738ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk stepClockOut stepClockOut~reg0 6.781 ns register " "Info: tco from clock \"clk\" to destination pin \"stepClockOut\" through register \"stepClockOut~reg0\" is 6.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.128 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.711 ns) 3.128 ns stepClockOut~reg0 2 REG LC_X1_Y1_N9 2 " "Info: 2: + IC(0.948 ns) + CELL(0.711 ns) = 3.128 ns; Loc. = LC_X1_Y1_N9; Fanout = 2; REG Node = 'stepClockOut~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.69 % ) " "Info: Total cell delay = 2.180 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 30.31 % ) " "Info: Total interconnect delay = 0.948 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.429 ns + Longest register pin " "Info: + Longest register to pin delay is 3.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepClockOut~reg0 1 REG LC_X1_Y1_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N9; Fanout = 2; REG Node = 'stepClockOut~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepClockOut~reg0 } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(2.108 ns) 3.429 ns stepClockOut 2 PIN PIN_U3 0 " "Info: 2: + IC(1.321 ns) + CELL(2.108 ns) = 3.429 ns; Loc. = PIN_U3; Fanout = 0; PIN Node = 'stepClockOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.429 ns" { stepClockOut~reg0 stepClockOut } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 61.48 % ) " "Info: Total cell delay = 2.108 ns ( 61.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 38.52 % ) " "Info: Total interconnect delay = 1.321 ns ( 38.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.429 ns" { stepClockOut~reg0 stepClockOut } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.429 ns" { stepClockOut~reg0 {} stepClockOut {} } { 0.000ns 1.321ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk stepClockOut~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} stepClockOut~reg0 {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.429 ns" { stepClockOut~reg0 stepClockOut } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.429 ns" { stepClockOut~reg0 {} stepClockOut {} } { 0.000ns 1.321ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "state stepSwitch clk -3.451 ns register " "Info: th for register \"state\" (data pin = \"stepSwitch\", clock pin = \"clk\") is -3.451 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.128 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.711 ns) 3.128 ns state 2 REG LC_X1_Y1_N5 1 " "Info: 2: + IC(0.948 ns) + CELL(0.711 ns) = 3.128 ns; Loc. = LC_X1_Y1_N5; Fanout = 1; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clk state } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.69 % ) " "Info: Total cell delay = 2.180 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 30.31 % ) " "Info: Total interconnect delay = 0.948 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.594 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns stepSwitch 1 PIN PIN_T5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T5; Fanout = 2; PIN Node = 'stepSwitch'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepSwitch } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.004 ns) + CELL(0.115 ns) 6.594 ns state 2 REG LC_X1_Y1_N5 1 " "Info: 2: + IC(5.004 ns) + CELL(0.115 ns) = 6.594 ns; Loc. = LC_X1_Y1_N5; Fanout = 1; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { stepSwitch state } "NODE_NAME" } } { "StepClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigitalDesign/StepClock/StepClock.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 24.11 % ) " "Info: Total cell delay = 1.590 ns ( 24.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.004 ns ( 75.89 % ) " "Info: Total interconnect delay = 5.004 ns ( 75.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { stepSwitch state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { stepSwitch {} stepSwitch~out0 {} state {} } { 0.000ns 0.000ns 5.004ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { stepSwitch state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { stepSwitch {} stepSwitch~out0 {} state {} } { 0.000ns 0.000ns 5.004ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Peak virtual memory: 123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 16:22:05 2009 " "Info: Processing ended: Wed Mar 25 16:22:05 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
