<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LimeSuite-UML: lime::FPGA Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LimeSuite-UML
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Classes</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d5/d6c/namespacelime.html">lime</a></li><li class="navelem"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="../../df/d86/classlime_1_1FPGA-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">lime::FPGA Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for lime::FPGA:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d9c/classlime_1_1FPGA__inherit__graph.png" border="0" usemap="#lime_1_1FPGA_inherit__map" alt="Inheritance graph"/></div>
<map name="lime_1_1FPGA_inherit__map" id="lime_1_1FPGA_inherit__map">
<area shape="rect" id="node2" href="../../d5/ddc/classlime_1_1FPGA__Mini.html" title="{lime::FPGA_Mini\n||+ FPGA_Mini()\l+ ~FPGA_Mini()\l+ SetInterfaceFreq()\l+ SetInterfaceFreq()\l+ UploadWFM()\l&#45; ReadRawStreamData()\l}" alt="" coords="5,365,172,516"/>
<area shape="rect" id="node3" href="../../d9/d58/classlime_1_1FPGA__Q.html" title="{lime::FPGA_Q\n||+ FPGA_Q()\l+ ~FPGA_Q()\l+ SetInterfaceFreq()\l}" alt="" coords="197,387,335,494"/>
</map>
</div>
<div class="dynheader">
Collaboration diagram for lime::FPGA:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d3c/classlime_1_1FPGA__coll__graph.png" border="0" usemap="#lime_1_1FPGA_coll__map" alt="Collaboration graph"/></div>
<map name="lime_1_1FPGA_coll__map" id="lime_1_1FPGA_coll__map">
<area shape="rect" id="node2" href="../../d2/de5/classlime_1_1IConnection.html" title="{lime::IConnection\n|# callback_logData\l|+ IConnection()\l+ ~IConnection()\l+ GetHandle()\l+ IsOpen()\l+ GetDeviceInfo()\l+ TransactSPI()\l+ WriteLMS7002MSPI()\l+ ReadLMS7002MSPI()\l+ WriteI2C()\l+ ReadI2C()\land 28 more...\l}" alt="" coords="37,684,198,908"/>
<area shape="rect" id="node3" href="../../d6/d37/classlime_1_1ConnectionHandle.html" title="{lime::ConnectionHandle\n|+ index\l|+ ConnectionHandle()\l+ ConnectionHandle()\l+ serialize()\l+ ToString()\l}" alt="" coords="37,500,198,621"/>
<area shape="rect" id="node4" title="STL class. " alt="" coords="77,301,157,379"/>
<area shape="rect" id="node6" title="STL class. " alt="" coords="54,5,181,97"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6b7ea8599689900811091f5a5a25ac44"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a6b7ea8599689900811091f5a5a25ac44">FPGA</a> ()</td></tr>
<tr class="separator:a6b7ea8599689900811091f5a5a25ac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3ebf6b032b292b0746bfb58b741b16"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a4a3ebf6b032b292b0746bfb58b741b16">~FPGA</a> ()</td></tr>
<tr class="separator:a4a3ebf6b032b292b0746bfb58b741b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a291f8d4f877e92f83c305465b7daf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a68a291f8d4f877e92f83c305465b7daf">SetConnection</a> (<a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *conn)</td></tr>
<tr class="separator:a68a291f8d4f877e92f83c305465b7daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c06faccfb5265ccad9fdb387baa4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a201c06faccfb5265ccad9fdb387baa4d">GetConnection</a> () const </td></tr>
<tr class="separator:a201c06faccfb5265ccad9fdb387baa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04cb35a54c7eef0aacc9a1a019c4cfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ad04cb35a54c7eef0aacc9a1a019c4cfd">StartStreaming</a> ()</td></tr>
<tr class="separator:ad04cb35a54c7eef0aacc9a1a019c4cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecc385c80d18f662c4ad5575c932456"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456">StopStreaming</a> ()</td></tr>
<tr class="separator:acecc385c80d18f662c4ad5575c932456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692bdb4efdacfd7cefcaf58ebe9ec3ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a692bdb4efdacfd7cefcaf58ebe9ec3ba">ResetTimestamp</a> ()</td></tr>
<tr class="separator:a692bdb4efdacfd7cefcaf58ebe9ec3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5222f70ee503928de003a2810ddcc5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#aca5222f70ee503928de003a2810ddcc5">UploadWFM</a> (const <a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a> *const *<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>, uint8_t <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>, size_t <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>, <a class="el" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a> <a class="el" href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> epIndex)</td></tr>
<tr class="separator:aca5222f70ee503928de003a2810ddcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb47b68575d5e7d5e9fafe6574f3f47"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acdb47b68575d5e7d5e9fafe6574f3f47">SetInterfaceFreq</a> (double f_Tx_Hz, double f_Rx_Hz, double txPhase, double rxPhase, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> ch=0)</td></tr>
<tr class="memdesc:acdb47b68575d5e7d5e9fafe6574f3f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency.  <a href="#acdb47b68575d5e7d5e9fafe6574f3f47">More...</a><br /></td></tr>
<tr class="separator:acdb47b68575d5e7d5e9fafe6574f3f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f6a2577174abb7f137d525e963eeb8"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ad2f6a2577174abb7f137d525e963eeb8">SetInterfaceFreq</a> (double f_Tx_Hz, double f_Rx_Hz, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> ch=0)</td></tr>
<tr class="memdesc:ad2f6a2577174abb7f137d525e963eeb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency.  <a href="#ad2f6a2577174abb7f137d525e963eeb8">More...</a><br /></td></tr>
<tr class="separator:ad2f6a2577174abb7f137d525e963eeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364e9ef0225dfd09a180c622e2f01e37"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a364e9ef0225dfd09a180c622e2f01e37">DetectRefClk</a> (double fx3Clk=100e6)</td></tr>
<tr class="separator:a364e9ef0225dfd09a180c622e2f01e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acbaf6c2d519b04e7e2409c58c3f26555"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acbaf6c2d519b04e7e2409c58c3f26555">FPGAPacketPayload2Samples</a> (const uint8_t *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> bufLen, bool mimo, bool compressed, <a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> **<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>)</td></tr>
<tr class="memdesc:acbaf6c2d519b04e7e2409c58c3f26555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parses <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> packet payload into samples.  <a href="#acbaf6c2d519b04e7e2409c58c3f26555">More...</a><br /></td></tr>
<tr class="separator:acbaf6c2d519b04e7e2409c58c3f26555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa382cea798f7648047f13c18a4fc965"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#aaa382cea798f7648047f13c18a4fc965">Samples2FPGAPacketPayload</a> (const <a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> *const *<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> samplesCount, bool mimo, bool compressed, uint8_t *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>)</td></tr>
<tr class="separator:aaa382cea798f7648047f13c18a4fc965"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:af8856c51c4459b540d1884e6373f0d56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a> (uint8_t pllIndex, double inputFreq, <a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a> *outputs, uint8_t clockCount)</td></tr>
<tr class="memdesc:af8856c51c4459b540d1884e6373f0d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures board <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> clocks.  <a href="#af8856c51c4459b540d1884e6373f0d56">More...</a><br /></td></tr>
<tr class="separator:af8856c51c4459b540d1884e6373f0d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ff9b848c90ef45d6788d0f1537a973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973">SetDirectClocking</a> (<a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> clockIndex)</td></tr>
<tr class="separator:ab3ff9b848c90ef45d6788d0f1537a973"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a3f122b89459378fcf8e6808d2db6a5cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a></td></tr>
<tr class="separator:a3f122b89459378fcf8e6808d2db6a5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a673cc284c3b570e85ab0d5d5e16ca347"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a673cc284c3b570e85ab0d5d5e16ca347">ReadRawStreamData</a> (char *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, unsigned <a class="el" href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> epIndex, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a>)</td></tr>
<tr class="separator:a673cc284c3b570e85ab0d5d5e16ca347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129bcde3c599a5adeaa5a24a998201ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a129bcde3c599a5adeaa5a24a998201ef">SetPllClock</a> (<a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> clockIndex, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> nSteps, bool waitLock, uint16_t &amp;reg23val)</td></tr>
<tr class="separator:a129bcde3c599a5adeaa5a24a998201ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00017">17</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6b7ea8599689900811091f5a5a25ac44"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">lime::FPGA::FPGA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00021">21</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a3ebf6b032b292b0746bfb58b741b16"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual lime::FPGA::~FPGA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00022">22</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01204">chCount</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01204">format</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">sample_count</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">samples</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a364e9ef0225dfd09a180c622e2f01e37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double lime::FPGA::DetectRefClk </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>fx3Clk</em> = <code>100e6</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00805">805</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d0/de9/limesuite-dev_2src_2Logger_8h_source.html#l00110">lime::debug()</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, and <a class="el" href="../../d0/de9/limesuite-dev_2src_2Logger_8h_source.html#l00102">lime::info()</a>.</p>

<p>Referenced by <a class="el" href="../../d7/d36/LmsGeneric_8cpp_source.html#l00013">lime::LMS7_Generic::LMS7_Generic()</a>, and <a class="el" href="../../dd/d51/LimeSDR__mini_8cpp_source.html#l00016">lime::LMS7_LimeSDR_mini::LMS7_LimeSDR_mini()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_cgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_cgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_cgraph" id="db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_cgraph">
<area shape="rect" id="node2" href="../../d5/d6c/namespacelime.html#ab9de5f0d548dc93d20d3a0173e752fbd" title="Log a debug message with formatting. " alt="" coords="232,56,321,83"/>
<area shape="rect" id="node7" href="../../d5/d6c/namespacelime.html#af0395b1ab55d42fb76210f0cd9a44a6f" title="Log an information message with formatting. " alt="" coords="239,107,314,133"/>
<area shape="rect" id="node3" href="../../d5/d6c/namespacelime.html#a6e854173a1d66443d7c96d8eabef993b" title="lime::GetLastErrorMessage" alt="" coords="369,5,551,32"/>
<area shape="rect" id="node4" href="../../d5/d6c/namespacelime.html#abec841ac666fc9321a10e1881cff2da0" title="Log a message with formatting and specified logging level. " alt="" coords="425,107,495,133"/>
<area shape="rect" id="node5" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="399,56,521,83"/>
<area shape="rect" id="node6" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="599,56,668,83"/>
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_icgraph" id="db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_icgraph">
<area shape="rect" id="node2" href="../../d1/d53/classlime_1_1LMS7__Generic.html#adf7e526307f86367dd86105846a4c47c" title="lime::LMS7_Generic\l::LMS7_Generic" alt="" coords="257,5,397,47"/>
<area shape="rect" id="node3" href="../../d1/db7/classlime_1_1LMS7__LimeSDR__mini.html#a56797d90c65326750ee7fbe3c873cd1b" title="lime::LMS7_LimeSDR\l_mini::LMS7_LimeSDR_mini" alt="" coords="232,71,423,112"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acbaf6c2d519b04e7e2409c58c3f26555"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::FPGAPacketPayload2Samples </td>
          <td>(</td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>bufLen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>mimo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>compressed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> **&#160;</td>
          <td class="paramname"><em>samples</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Parses <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> packet payload into samples. </p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00427">427</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../da/d66/soapysdr_2build_2docs_2html_2jquery_8js_source.html#l00016">b</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00025">lime::complex16_t::i</a>, and <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00026">lime::complex16_t::q</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00818">lime::Streamer::ReceivePacketsLoop()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_acbaf6c2d519b04e7e2409c58c3f26555_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_acbaf6c2d519b04e7e2409c58c3f26555_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_acbaf6c2d519b04e7e2409c58c3f26555_icgraph" id="db/dcf/classlime_1_1FPGA_acbaf6c2d519b04e7e2409c58c3f26555_icgraph">
<area shape="rect" id="node2" href="../../d9/d5d/classlime_1_1Streamer.html#add8371b157e8f8f301829f48afeea50e" title="Function dedicated for receiving data samples from board. " alt="" coords="283,78,521,105"/>
<area shape="rect" id="node3" href="../../d9/d5d/classlime_1_1Streamer.html#a33a233f1c863b9710f3b685d5fb494f6" title="lime::Streamer::UpdateThreads" alt="" coords="569,78,773,105"/>
<area shape="rect" id="node4" href="../../d7/db1/classlime_1_1StreamChannel.html#aa966ef896b18459801d87f9e6990d98e" title="lime::StreamChannel\l::Start" alt="" coords="845,5,989,47"/>
<area shape="rect" id="node5" href="../../d7/db1/classlime_1_1StreamChannel.html#a05331d809d6ba661d28a9d8954715acc" title="lime::StreamChannel\l::Stop" alt="" coords="845,71,989,112"/>
<area shape="rect" id="node7" href="../../d9/d5d/classlime_1_1Streamer.html#aaa946b5fe7814a97160d6efd015295e7" title="lime::Streamer::SetupStream" alt="" coords="821,137,1012,163"/>
<area shape="rect" id="node6" href="../../d7/db1/classlime_1_1StreamChannel.html#a9cc4412f3c3e407fa95c02b1a3f2b4db" title="lime::StreamChannel\l::Close" alt="" coords="1060,71,1204,112"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a201c06faccfb5265ccad9fdb387baa4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> * lime::FPGA::GetConnection </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00039">39</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00156">lime::Streamer::Streamer()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_a201c06faccfb5265ccad9fdb387baa4d_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_a201c06faccfb5265ccad9fdb387baa4d_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_a201c06faccfb5265ccad9fdb387baa4d_icgraph" id="db/dcf/classlime_1_1FPGA_a201c06faccfb5265ccad9fdb387baa4d_icgraph">
<area shape="rect" id="node2" href="../../d9/d5d/classlime_1_1Streamer.html#a6110482f7c3d4380174e06afa315a1a1" title="lime::Streamer::Streamer" alt="" coords="239,5,407,32"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a673cc284c3b570e85ab0d5d5e16ca347"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::ReadRawStreamData </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>epIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>timeout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b">lime::FPGA_Mini</a>.</p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00791">791</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a692bdb4efdacfd7cefcaf58ebe9ec3ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::ResetTimestamp </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00066">66</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp_source.html#l00048">lime::ReportError()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00022">lime::SMPL_NR_CLR</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00259">lime::Streamer::GetChirpTimePeriod()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00276">lime::Streamer::GetChirpTimeStamp()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00237">lime::Streamer::GetHardwareTimestamp()</a>, and <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00558">lime::Streamer::UpdateThreads()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_cgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_cgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_cgraph" id="db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_cgraph">
<area shape="rect" id="node2" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="252,5,373,32"/>
<area shape="rect" id="node3" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="421,5,491,32"/>
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_icgraph" id="db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_icgraph">
<area shape="rect" id="node2" href="../../d9/d5d/classlime_1_1Streamer.html#a8c852d872171b58559eba5605fc3e742" title="lime::Streamer::GetChirp\lTimePeriod" alt="" coords="271,5,437,47"/>
<area shape="rect" id="node3" href="../../d9/d5d/classlime_1_1Streamer.html#a66c1d8839737b944a243f18d9f0b0057" title="lime::Streamer::GetChirp\lTimeStamp" alt="" coords="271,71,437,112"/>
<area shape="rect" id="node4" href="../../d9/d5d/classlime_1_1Streamer.html#a3b515dd1d151c18ddb8050e14eca1928" title="lime::Streamer::GetHardware\lTimestamp" alt="" coords="258,136,450,177"/>
<area shape="rect" id="node5" href="../../d9/d5d/classlime_1_1Streamer.html#a33a233f1c863b9710f3b685d5fb494f6" title="lime::Streamer::UpdateThreads" alt="" coords="252,202,456,229"/>
<area shape="rect" id="node6" href="../../d7/db1/classlime_1_1StreamChannel.html#aa966ef896b18459801d87f9e6990d98e" title="lime::StreamChannel\l::Start" alt="" coords="527,129,671,171"/>
<area shape="rect" id="node7" href="../../d7/db1/classlime_1_1StreamChannel.html#a05331d809d6ba661d28a9d8954715acc" title="lime::StreamChannel\l::Stop" alt="" coords="527,195,671,236"/>
<area shape="rect" id="node9" href="../../d9/d5d/classlime_1_1Streamer.html#aaa946b5fe7814a97160d6efd015295e7" title="lime::Streamer::SetupStream" alt="" coords="504,261,695,287"/>
<area shape="rect" id="node8" href="../../d7/db1/classlime_1_1StreamChannel.html#a9cc4412f3c3e407fa95c02b1a3f2b4db" title="lime::StreamChannel\l::Close" alt="" coords="743,195,887,236"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aaa382cea798f7648047f13c18a4fc965"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::Samples2FPGAPacketPayload </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> *const *&#160;</td>
          <td class="paramname"><em>samples</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>samplesCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>mimo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>compressed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00476">476</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../da/d66/soapysdr_2build_2docs_2html_2jquery_8js_source.html#l00016">b</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00025">lime::complex16_t::i</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00026">lime::complex16_t::q</a>, and <a class="el" href="../../d6/dd8/tx_8m_source.html#l00008">src</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00675">lime::Streamer::TransmitPacketsLoop()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_aaa382cea798f7648047f13c18a4fc965_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_aaa382cea798f7648047f13c18a4fc965_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_aaa382cea798f7648047f13c18a4fc965_icgraph" id="db/dcf/classlime_1_1FPGA_aaa382cea798f7648047f13c18a4fc965_icgraph">
<area shape="rect" id="node2" href="../../d9/d5d/classlime_1_1Streamer.html#a7609688279492ce5938fcee2e9a5cfb2" title="lime::Streamer::Transmit\lPacketsLoop" alt="" coords="287,71,453,112"/>
<area shape="rect" id="node3" href="../../d9/d5d/classlime_1_1Streamer.html#a33a233f1c863b9710f3b685d5fb494f6" title="lime::Streamer::UpdateThreads" alt="" coords="501,78,705,105"/>
<area shape="rect" id="node4" href="../../d7/db1/classlime_1_1StreamChannel.html#aa966ef896b18459801d87f9e6990d98e" title="lime::StreamChannel\l::Start" alt="" coords="777,5,921,47"/>
<area shape="rect" id="node5" href="../../d7/db1/classlime_1_1StreamChannel.html#a05331d809d6ba661d28a9d8954715acc" title="lime::StreamChannel\l::Stop" alt="" coords="777,71,921,112"/>
<area shape="rect" id="node7" href="../../d9/d5d/classlime_1_1Streamer.html#aaa946b5fe7814a97160d6efd015295e7" title="lime::Streamer::SetupStream" alt="" coords="753,137,944,163"/>
<area shape="rect" id="node6" href="../../d7/db1/classlime_1_1StreamChannel.html#a9cc4412f3c3e407fa95c02b1a3f2b4db" title="lime::StreamChannel\l::Close" alt="" coords="992,71,1136,112"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a68a291f8d4f877e92f83c305465b7daf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a> lime::FPGA::SetConnection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *&#160;</td>
          <td class="paramname"><em>conn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00034">34</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>Referenced by <a class="el" href="../../d7/d36/LmsGeneric_8cpp_source.html#l00013">lime::LMS7_Generic::LMS7_Generic()</a>, <a class="el" href="../../dd/d51/LimeSDR__mini_8cpp_source.html#l00016">lime::LMS7_LimeSDR_mini::LMS7_LimeSDR_mini()</a>, and <a class="el" href="../../df/d5c/qLimeSDR_8cpp_source.html#l00013">lime::LMS7_qLimeSDR::LMS7_qLimeSDR()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_a68a291f8d4f877e92f83c305465b7daf_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_a68a291f8d4f877e92f83c305465b7daf_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_a68a291f8d4f877e92f83c305465b7daf_icgraph" id="db/dcf/classlime_1_1FPGA_a68a291f8d4f877e92f83c305465b7daf_icgraph">
<area shape="rect" id="node2" href="../../d1/d53/classlime_1_1LMS7__Generic.html#adf7e526307f86367dd86105846a4c47c" title="lime::LMS7_Generic\l::LMS7_Generic" alt="" coords="263,5,403,47"/>
<area shape="rect" id="node3" href="../../d1/db7/classlime_1_1LMS7__LimeSDR__mini.html#a56797d90c65326750ee7fbe3c873cd1b" title="lime::LMS7_LimeSDR\l_mini::LMS7_LimeSDR_mini" alt="" coords="237,71,428,112"/>
<area shape="rect" id="node4" href="../../d2/d1f/classlime_1_1LMS7__qLimeSDR.html#a4a3da5f6cd89e67422d7f55718760ffb" title="lime::LMS7_qLimeSDR\l::LMS7_qLimeSDR" alt="" coords="253,136,412,177"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab3ff9b848c90ef45d6788d0f1537a973"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetDirectClocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>clockIndex</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00405">405</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp_source.html#l00048">lime::ReportError()</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_cgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_cgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_cgraph" id="db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_cgraph">
<area shape="rect" id="node2" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="257,5,379,32"/>
<area shape="rect" id="node3" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="427,5,496,32"/>
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_icgraph" id="db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_icgraph">
<area shape="rect" id="node2" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797" title="Configures FPGA PLLs to LimeLight interface frequency. " alt="" coords="257,31,484,57"/>
<area shape="rect" id="node3" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#accf287398ba048ad7dd74a9e2ce15ae6" title="Configures FPGA PLLs to LimeLight interface frequency. " alt="" coords="532,5,759,32"/>
<area shape="rect" id="node4" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aedd77aff9db5e1c37979e0bc8988a50b" title="lime::FPGA_Mini::~FPGA_Mini" alt="" coords="543,56,747,83"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acdb47b68575d5e7d5e9fafe6574f3f47"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetInterfaceFreq </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Tx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Rx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>txPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>rxPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>ch</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency. </p>

<p>Reimplemented in <a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">lime::FPGA_Mini</a>, and <a class="el" href="../../d9/d58/classlime_1_1FPGA__Q.html#a9c91f2ff024e4df1d48fbca0b9fc9b22">lime::FPGA_Q</a>.</p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00603">603</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">lime::FPGA::FPGA_PLL_clock::index</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">lime::FPGA::FPGA_PLL_clock::outFrequency</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00812">val</a>.</p>

<p>Referenced by <a class="el" href="../../d4/d65/lms7__device_8cpp_source.html#l01644">lime::LMS7_Device::LoadConfig()</a>, <a class="el" href="../../d4/d65/lms7__device_8cpp_source.html#l00638">lime::LMS7_Device::SetFPGAInterfaceFreq()</a>, <a class="el" href="../../dd/d51/LimeSDR__mini_8cpp_source.html#l00205">lime::LMS7_LimeSDR_mini::SetRate()</a>, <a class="el" href="../../df/d5c/qLimeSDR_8cpp_source.html#l00045">lime::LMS7_qLimeSDR::SetRate()</a>, and <a class="el" href="../../d4/d65/lms7__device_8cpp_source.html#l01594">lime::LMS7_Device::Synchronize()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_acdb47b68575d5e7d5e9fafe6574f3f47_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_acdb47b68575d5e7d5e9fafe6574f3f47_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_acdb47b68575d5e7d5e9fafe6574f3f47_icgraph" id="db/dcf/classlime_1_1FPGA_acdb47b68575d5e7d5e9fafe6574f3f47_icgraph">
<area shape="rect" id="node2" href="../../d3/d22/classlime_1_1LMS7__Device.html#a3a2f8937071b0dd95f72a22c9a3bfe9a" title="lime::LMS7_Device::\lLoadConfig" alt="" coords="955,764,1099,805"/>
<area shape="rect" id="node8" href="../../d3/d22/classlime_1_1LMS7__Device.html#a0be4aea6907937c04fa4632fe05e653b" title="lime::LMS7_Device::\lSetFPGAInterfaceFreq" alt="" coords="248,461,403,503"/>
<area shape="rect" id="node12" href="../../d1/db7/classlime_1_1LMS7__LimeSDR__mini.html#a420cbbeebb8e1ce1591c8b30a42523d7" title="lime::LMS7_LimeSDR\l_mini::SetRate" alt="" coords="677,285,829,327"/>
<area shape="rect" id="node23" href="../../d2/d1f/classlime_1_1LMS7__qLimeSDR.html#ab1d0e6f443659d5ed3d7286e29c0c1e9" title="lime::LMS7_qLimeSDR\l::SetRate" alt="" coords="674,753,833,795"/>
<area shape="rect" id="node31" href="../../d3/d22/classlime_1_1LMS7__Device.html#aa1cb84b31acb31de7b8999a04e9812aa" title="lime::LMS7_Device::\lSynchronize" alt="" coords="253,932,397,973"/>
<area shape="rect" id="node3" href="../../d9/d90/classSoapyLMS7.html#a3dbec2c9d1a83b5133c386c40a233535" title="SoapyLMS7::writeSetting" alt="" coords="1219,797,1390,823"/>
<area shape="rect" id="node4" href="../../df/de1/lms7__api_8cpp.html#a6ed2978c8a23248e27406725a293a3c3" title="LMS_LoadConfig" alt="" coords="1243,746,1366,773"/>
<area shape="rect" id="node7" href="../../d4/d8f/pll__sweep_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1279,695,1330,722"/>
<area shape="rect" id="node5" href="../../db/d92/LimeSuite_8cc.html#a81ec1d0ca6ee2dcd6041916a53abc49d" title="DEFUN_DLD" alt="" coords="1490,746,1593,773"/>
<area shape="rect" id="node6" href="../../d8/d3c/classlms7002__mainPanel.html#a6b98c7113ae45b9d23f5ccf747c56797" title="lms7002_mainPanel::\lOnOpenProject" alt="" coords="1468,979,1615,1020"/>
<area shape="rect" id="node9" href="../../d8/ddb/classlime_1_1LMS7__LimeSDR.html#aa643f7abd47c5aa15afd43dfb3852086" title="lime::LMS7_LimeSDR\l::SetRate" alt="" coords="677,351,829,392"/>
<area shape="rect" id="node10" href="../../d3/d22/classlime_1_1LMS7__Device.html#ae35aac7ff6a96e1673af4f749469ffd8" title="lime::LMS7_Device::\lSetRate" alt="" coords="451,492,595,533"/>
<area shape="rect" id="node24" href="../../d3/d22/classlime_1_1LMS7__Device.html#a6a129789df1b09a743b874c68b0c198a" title="lime::LMS7_Device::\lSetClockFreq" alt="" coords="451,209,595,251"/>
<area shape="rect" id="node11" href="../../d9/d90/classSoapyLMS7.html#a1de6698447d7c54236c358a250af48c6" title="SoapyLMS7::setSampleRate" alt="" coords="658,467,849,494"/>
<area shape="rect" id="node13" href="../../df/de1/lms7__api_8cpp.html#a545f1221449b14be75f3f7855af13dfa" title="LMS_SetSampleRate" alt="" coords="1231,446,1379,473"/>
<area shape="rect" id="node15" href="../../df/de1/lms7__api_8cpp.html#a6e8212534d71682a77b6c0a2c8d201bb" title="LMS_SetSampleRateDir" alt="" coords="671,585,836,611"/>
<area shape="rect" id="node16" href="../../d3/d22/classlime_1_1LMS7__Device.html#a32155c99e5f99c318ab41fc21b59f95c" title="lime::LMS7_Device::\lSetRate" alt="" coords="681,636,825,677"/>
<area shape="rect" id="node17" href="../../d3/d22/classlime_1_1LMS7__Device.html#aba236365361e938ff19f3b93302e38ce" title="lime::LMS7_Device::\lSetFrequency" alt="" coords="681,519,825,560"/>
<area shape="rect" id="node20" href="../../d3/d22/classlime_1_1LMS7__Device.html#a3f9708aee4fd2fbf553b19ace615309f" title="lime::LMS7_Device::Init" alt="" coords="945,670,1108,697"/>
<area shape="rect" id="node14" href="../../d4/d20/basicRX_8cpp.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1516,526,1567,553"/>
<area shape="rect" id="node18" href="../../d9/d90/classSoapyLMS7.html#af51f618b56d63b1db4a6897aa5f8f60a" title="SoapyLMS7::getFrequencyArgsInfo" alt="" coords="912,471,1141,498"/>
<area shape="rect" id="node19" href="../../df/de1/lms7__api_8cpp.html#a2c59e97985e0dfccf935c8bd78d5248d" title="LMS_SetLOFrequency" alt="" coords="949,526,1104,553"/>
<area shape="rect" id="node21" href="../../df/de1/lms7__api_8cpp.html#a804769c6df1bb5c86829f6211c0c56aa" title="LMS_Init" alt="" coords="1267,645,1342,671"/>
<area shape="rect" id="node22" href="../../d8/d3c/classlms7002__mainPanel.html#aff2ae64c885239df71be67c69f9a2c81" title="lms7002_mainPanel::\lOnLoadDefault" alt="" coords="1468,659,1615,700"/>
<area shape="rect" id="node25" href="../../d9/d90/classSoapyLMS7.html#aad0f89a59ee147487cf243ccb3ff94d5" title="SoapyLMS7::setMasterClockRate" alt="" coords="643,183,864,210"/>
<area shape="rect" id="node27" href="../../df/de1/lms7__api_8cpp.html#af73c9ae3c39c8e5843b2ee6fb4774ec2" title="LMS_SetClockFreq" alt="" coords="685,97,821,123"/>
<area shape="rect" id="node26" href="../../d9/d90/classSoapyLMS7.html#a1c9bb20e7fe357b53f4d44e7ca72ef25" title="SoapyLMS7::SoapyLMS7" alt="" coords="941,202,1113,229"/>
<area shape="rect" id="node28" href="../../d5/d03/classlms7002__pnlSX__view.html#ae222f6d1364758204863400857ba8f8c" title="lms7002_pnlSX_view\l::OnbtnCalculateClick" alt="" coords="951,5,1102,47"/>
<area shape="rect" id="node29" href="../../d5/d03/classlms7002__pnlSX__view.html#a477cc4f62b3fce497c8b95a78035d3b0" title="lms7002_pnlSX_view\l::OnbtnChangeRefClkClick" alt="" coords="936,71,1117,112"/>
<area shape="rect" id="node30" href="../../d5/d03/classlms7002__pnlSX__view.html#aafa62745a64da5bdbe5b8a8c2c711e31" title="lms7002_pnlSX_view\l::OnbtnTuneClick" alt="" coords="953,136,1100,177"/>
<area shape="rect" id="node32" href="../../df/de1/lms7__api_8cpp.html#a2ccb0cffc848f216211007df824b3c65" title="LMS_Synchronize" alt="" coords="459,1001,587,1027"/>
<area shape="rect" id="node33" href="../../db/d92/LimeSuite_8cc.html#a8264622f1c2c5bfc25727870d85ee938" title="DEFUN_DLD" alt="" coords="702,971,805,998"/>
<area shape="rect" id="node34" href="../../d5/d6a/classlms7002__pnlTBB__view.html#a0a3923122ca545d188709c9443130c72" title="lms7002_pnlTBB_view\l::OnbtnTuneFilter" alt="" coords="676,1023,831,1064"/>
<area shape="rect" id="node35" href="../../d9/d08/classlms7002__pnlRBB__view.html#a94ddb128eafecd0e6c8e11d6d6a2f5b9" title="lms7002_pnlRBB_view\l::OnbtnTuneFilter" alt="" coords="675,1088,832,1129"/>
<area shape="rect" id="node36" href="../../d5/d6a/classlms7002__pnlTBB__view.html#a3b29ddea657517b7330fe6168a1a32a1" title="lms7002_pnlTBB_view\l::OnbtnTuneTxGain" alt="" coords="676,1153,831,1195"/>
<area shape="rect" id="node37" href="../../d8/d3c/classlms7002__mainPanel.html#a44397c4b4ab5cfedcaf684f284955586" title="lms7002_mainPanel::\lOnDownloadAll" alt="" coords="1231,848,1378,889"/>
<area shape="rect" id="node38" href="../../d8/d3c/classlms7002__mainPanel.html#a3acbef587578b6d24d5e8a9b8f79cbd8" title="lms7002_mainPanel::\lOnUploadAll" alt="" coords="1231,913,1378,955"/>
<area shape="rect" id="node39" href="../../d5/d55/classlms7002__pnlR3__view.html#a1ef4dc35f280d8e3999104436d286365" title="lms7002_pnlR3_view\l::UpdateGUI" alt="" coords="680,1240,827,1281"/>
<area shape="rect" id="node40" href="../../d5/d55/classlms7002__pnlR3__view.html#a44dfc19844a4dccd37b119e782d74ab7" title="lms7002_pnlR3_view\l::OnCalibrateAnalogRSSI" alt="" coords="941,1436,1112,1477"/>
<area shape="rect" id="node42" href="../../d5/d55/classlms7002__pnlR3__view.html#a0b35a2caef9d41d4b718c8621c17380f" title="lms7002_pnlR3_view\l::OnDCCMPCFGRead" alt="" coords="949,1175,1105,1216"/>
<area shape="rect" id="node43" href="../../d5/d55/classlms7002__pnlR3__view.html#ace8e8ff3673a651c65b7543e70f07b15" title="lms7002_pnlR3_view\l::OnReadDC" alt="" coords="953,1305,1100,1347"/>
<area shape="rect" id="node44" href="../../d5/d55/classlms7002__pnlR3__view.html#a538ae670f5a9f2dbcedf330e0ddece19" title="lms7002_pnlR3_view\l::OnReadDCCMP" alt="" coords="953,1240,1100,1281"/>
<area shape="rect" id="node45" href="../../d5/d55/classlms7002__pnlR3__view.html#a0e59e56a0312e1112d92646af826394c" title="lms7002_pnlR3_view\l::OnReadRSSICMP" alt="" coords="953,1371,1100,1412"/>
<area shape="rect" id="node46" href="../../d8/d3c/classlms7002__mainPanel.html#abb8c5306cebfa58d153414b6c1b50db9" title="lms7002_mainPanel::\lUpdateVisiblePanel" alt="" coords="953,1109,1100,1151"/>
<area shape="rect" id="node41" href="../../d5/d55/classlms7002__pnlR3__view.html#a703fbd25b7293045f44bcb15c2ee3a54" title="lms7002_pnlR3_view\l::lms7002_pnlR3_view" alt="" coords="1227,1371,1382,1412"/>
<area shape="rect" id="node47" href="../../d8/d3c/classlms7002__mainPanel.html#a43c4592235060266a985096ea4f3ecfb" title="lms7002_mainPanel::\lOnEnableMIMOchecked" alt="" coords="1223,1109,1387,1151"/>
<area shape="rect" id="node48" href="../../d8/d3c/classlms7002__mainPanel.html#a4de4742979a2f25a74dc4543b34a2ce2" title="lms7002_mainPanel::\lOnLmsDeviceSelect" alt="" coords="1231,1175,1378,1216"/>
<area shape="rect" id="node49" href="../../d8/d3c/classlms7002__mainPanel.html#a6102ca7439ecabfba330dae9de95b419" title="lms7002_mainPanel::\lOnnotebook_modulesPageChanged" alt="" coords="1189,979,1420,1020"/>
<area shape="rect" id="node51" href="../../d8/d3c/classlms7002__mainPanel.html#aa95a38c6fd2f0a119c940e0fe3a45e1a" title="lms7002_mainPanel::\lOnSwitchToChannelA" alt="" coords="1229,1240,1380,1281"/>
<area shape="rect" id="node52" href="../../d8/d3c/classlms7002__mainPanel.html#a28dc31b61c070c31433142620232788c" title="lms7002_mainPanel::\lOnSwitchToChannelB" alt="" coords="1229,1305,1380,1347"/>
<area shape="rect" id="node53" href="../../d8/d3c/classlms7002__mainPanel.html#a262803ea9a5a7a2c0e400d8ea921d66c" title="lms7002_mainPanel::\lUpdateGUI" alt="" coords="1231,1044,1378,1085"/>
<area shape="rect" id="node50" href="../../d8/d3c/classlms7002__mainPanel.html#ab702fe2f9725c2e7aade97270472ac9e" title="lms7002_mainPanel::\lOnResetChip" alt="" coords="1468,913,1615,955"/>
<area shape="rect" id="node54" href="../../d8/d3c/classlms7002__mainPanel.html#a38ef18df694e067998a0bbad1813a031" title="lms7002_mainPanel::\lInitialize" alt="" coords="1468,1109,1615,1151"/>
<area shape="rect" id="node59" href="../../d8/d3c/classlms7002__mainPanel.html#a7a90f8fb05946924fa257e8323bfdf45" title="lms7002_mainPanel::\lOnNewProject" alt="" coords="1468,1044,1615,1085"/>
<area shape="rect" id="node55" href="../../d1/df3/classLMS7SuiteAppFrame.html#aeaeb613a8c9139f0e60b02f1f612ed5d" title="LMS7SuiteAppFrame::\lUpdateConnections" alt="" coords="1663,1109,1817,1151"/>
<area shape="rect" id="node56" href="../../d1/df3/classLMS7SuiteAppFrame.html#ad380f4e547c66fcfffdec0da53fe5b3e" title="Constructor. " alt="" coords="2093,1080,2248,1121"/>
<area shape="rect" id="node57" href="../../d1/df3/classLMS7SuiteAppFrame.html#a819f017d3e706c433d9b7f4f9bc1f9c3" title="LMS7SuiteAppFrame::\lOnControlBoardConnect" alt="" coords="1865,1139,2029,1180"/>
<area shape="rect" id="node58" href="../../d1/df3/classLMS7SuiteAppFrame.html#a08626f72855857180d80ab271f481d08" title="LMS7SuiteAppFrame::\lOnShowConnectionSettings" alt="" coords="2077,1145,2264,1187"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad2f6a2577174abb7f137d525e963eeb8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetInterfaceFreq </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Tx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Rx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>ch</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency. </p>

<p>Reimplemented in <a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#accf287398ba048ad7dd74a9e2ce15ae6">lime::FPGA_Mini</a>.</p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00644">644</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00043">lime::FPGA::FPGA_PLL_clock::findPhase</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">lime::FPGA::FPGA_PLL_clock::index</a>, <a class="el" href="../../da/d66/soapysdr_2build_2docs_2html_2jquery_8js_source.html#l00023">k</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">lime::FPGA::FPGA_PLL_clock::outFrequency</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00812">val</a>.</p>

</div>
</div>
<a class="anchor" id="a129bcde3c599a5adeaa5a24a998201ef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetPllClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>clockIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>nSteps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>waitLock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t &amp;&#160;</td>
          <td class="paramname"><em>reg23val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00091">91</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00029">lime::PHCFG_MODE</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00028">lime::PHCFG_UPDN</a>, <a class="el" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp_source.html#l00048">lime::ReportError()</a>, <a class="el" href="../../d4/d8f/pll__sweep_8cpp_source.html#l00016">t1</a>, and <a class="el" href="../../d4/d8f/pll__sweep_8cpp_source.html#l00017">t2</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_a129bcde3c599a5adeaa5a24a998201ef_cgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_a129bcde3c599a5adeaa5a24a998201ef_cgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_a129bcde3c599a5adeaa5a24a998201ef_cgraph" id="db/dcf/classlime_1_1FPGA_a129bcde3c599a5adeaa5a24a998201ef_cgraph">
<area shape="rect" id="node2" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="220,5,341,32"/>
<area shape="rect" id="node3" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="389,5,459,32"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af8856c51c4459b540d1884e6373f0d56"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetPllFrequency </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>pllIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>inputFreq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a> *&#160;</td>
          <td class="paramname"><em>clocks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>clockCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures board <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> clocks. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">serPort</td><td>communications port </td></tr>
    <tr><td class="paramname">pllIndex</td><td>index of <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> pll </td></tr>
    <tr><td class="paramname">clocks</td><td>list of clocks to configure </td></tr>
    <tr><td class="paramname">clocksCount</td><td>number of clocks to configure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0-success, other-failure </dd></dl>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">144</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00738">coef</a>, <a class="el" href="../../d0/de9/limesuite-dev_2src_2Logger_8h_source.html#l00110">lime::debug()</a>, <a class="el" href="../../d4/d20/basicRX_8cpp_source.html#l00018">error()</a>, <a class="el" href="../../d0/de9/limesuite-dev_2src_2Logger_8h_source.html#l00086">lime::error()</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00043">lime::FPGA::FPGA_PLL_clock::findPhase</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00647">freq</a>, <a class="el" href="../../d8/df2/LMSBoards_8h_source.html#l00064">lime::GetDeviceName()</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">lime::FPGA::FPGA_PLL_clock::index</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00340">index</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int()</a>, <a class="el" href="../../d8/df2/LMSBoards_8h_source.html#l00028">lime::LMS_DEV_LIMESDR_QPCIE</a>, <a class="el" href="../../d8/df2/LMSBoards_8h_source.html#l00012">lime::LMS_DEV_UNKNOWN</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">lime::FPGA::FPGA_PLL_clock::outFrequency</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00029">lime::PHCFG_MODE</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00028">lime::PHCFG_UPDN</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00044">lime::FPGA::FPGA_PLL_clock::rd_actualFrequency</a>, <a class="el" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp_source.html#l00048">lime::ReportError()</a>, <a class="el" href="../../d4/d8f/pll__sweep_8cpp_source.html#l00016">t1</a>, and <a class="el" href="../../d4/d8f/pll__sweep_8cpp_source.html#l00017">t2</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>, and <a class="el" href="../../d6/d3c/FPGA__Q_8cpp_source.html#l00016">lime::FPGA_Q::SetInterfaceFreq()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_cgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_cgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_cgraph" id="db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_cgraph">
<area shape="rect" id="node2" href="../../d5/d6c/namespacelime.html#ab9de5f0d548dc93d20d3a0173e752fbd" title="Log a debug message with formatting. " alt="" coords="279,284,368,311"/>
<area shape="rect" id="node5" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="477,208,598,235"/>
<area shape="rect" id="node7" href="../../d4/d20/basicRX_8cpp.html#ad1a5ba420409525ff5ab1be86ac5e526" title="error" alt="" coords="299,411,347,437"/>
<area shape="rect" id="node9" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649" title="Log an error message with formatting. " alt="" coords="676,360,756,387"/>
<area shape="rect" id="node27" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21" title="int" alt="" coords="967,765,1005,792"/>
<area shape="rect" id="node31" href="../../d5/d6c/namespacelime.html#a3a1fa645a1d28f577ef2be92471421c2" title="lime::GetDeviceName" alt="" coords="248,867,399,893"/>
<area shape="rect" id="node3" href="../../d5/d6c/namespacelime.html#a6e854173a1d66443d7c96d8eabef993b" title="lime::GetLastErrorMessage" alt="" coords="447,309,628,336"/>
<area shape="rect" id="node4" href="../../d5/d6c/namespacelime.html#abec841ac666fc9321a10e1881cff2da0" title="Log a message with formatting and specified logging level. " alt="" coords="814,5,885,32"/>
<area shape="rect" id="node6" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="681,208,751,235"/>
<area shape="rect" id="node8" href="../../df/de1/lms7__api_8cpp.html#ae044945e05694db11b7427f16a58fa17" title="LMS_Close" alt="" coords="492,411,583,437"/>
<area shape="rect" id="node10" href="../../d4/d67/lms_8c.html#a0e01e477b1f10e0a63e54de2dd2f8240" title="lms" alt="" coords="695,411,737,437"/>
<area shape="rect" id="node11" href="../../d4/d67/lms_8c.html#a433227191fe883dcb8aa15d291bb29a1" title="Case1F" alt="" coords="815,157,883,184"/>
<area shape="rect" id="node12" href="../../d4/d67/lms_8c.html#ace0cd8bf61cb9b86b98f0cef03b5a9d9" title="Case2F" alt="" coords="815,208,883,235"/>
<area shape="rect" id="node13" href="../../d4/d67/lms_8c.html#a5f53b53ccc591e3643c4af2aee2e7f32" title="Case3F" alt="" coords="815,259,883,285"/>
<area shape="rect" id="node14" href="../../d4/d67/lms_8c.html#a5086763d5b258349bc13d6be7e7d0665" title="Case4F" alt="" coords="815,309,883,336"/>
<area shape="rect" id="node15" href="../../db/de5/recipes_8c.html#aee25e218394217a134e805ea09fb0fe9" title="free_ivector" alt="" coords="804,360,895,387"/>
<area shape="rect" id="node16" href="../../db/de5/recipes_8c.html#a3e0d121b098c19c0bdc2429e5b9f1625" title="free_matrix" alt="" coords="806,411,893,437"/>
<area shape="rect" id="node17" href="../../db/de5/recipes_8c.html#a8214a52d888e820222c0382648329c0c" title="free_vector" alt="" coords="943,208,1029,235"/>
<area shape="rect" id="node18" href="../../d4/d67/lms_8c.html#ad1d6c875ff429888b51dd1155f0311ad" title="ivector" alt="" coords="819,512,880,539"/>
<area shape="rect" id="node19" href="../../db/de5/recipes_8c.html#a66ff65ad0355ec1f4a7722bcdafc8cd3" title="lubksb" alt="" coords="819,563,879,589"/>
<area shape="rect" id="node20" href="../../db/de5/recipes_8c.html#a623fec796d9d53e5e4a4d30226547da7" title="ludcmp" alt="" coords="817,461,881,488"/>
<area shape="rect" id="node23" href="../../d4/d67/lms_8c.html#a37bcb1539d76b53344102435e2ab9c91" title="matrix" alt="" coords="820,664,879,691"/>
<area shape="rect" id="node24" href="../../da/d66/soapysdr_2build_2docs_2html_2jquery_8js.html#a2335e57f79b6acfb6de59c235dc8a83e" title="p" alt="" coords="830,715,869,741"/>
<area shape="rect" id="node25" href="../../d8/d91/rounding_8c.html#aa8d7512cdf5bfbf811cef6a8a091c679" title="round2csd" alt="" coords="808,613,891,640"/>
<area shape="rect" id="node29" href="../../d8/d91/rounding_8c.html#aca2670cc0fbf948a6b9cb670047c9d5b" title="round2int" alt="" coords="812,765,887,792"/>
<area shape="rect" id="node30" href="../../d4/d67/lms_8c.html#ac81ca32708341eb34b25d515d00bc748" title="vector" alt="" coords="820,107,879,133"/>
<area shape="rect" id="node21" href="../../db/de5/recipes_8c.html#a208e98f19b2f252315399d02c0594a46" title="nrerror" alt="" coords="1077,461,1136,488"/>
<area shape="rect" id="node22" href="../../db/de5/recipes_8c.html#a5e6092211a5f7e2d6ae9282379d3c604" title="vector" alt="" coords="957,487,1015,513"/>
<area shape="rect" id="node26" href="../../d8/d91/rounding_8c.html#a2cff6b77e73872659c44b0c99f6bd97f" title="csd2int" alt="" coords="954,588,1018,615"/>
<area shape="rect" id="node28" href="../../d8/d91/rounding_8c.html#ab3a64ec72c5600bc114621e93309c8c3" title="int2csd" alt="" coords="954,639,1018,665"/>
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_icgraph" id="db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_icgraph">
<area shape="rect" id="node2" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797" title="Configures FPGA PLLs to LimeLight interface frequency. " alt="" coords="248,56,475,83"/>
<area shape="rect" id="node5" href="../../d9/d58/classlime_1_1FPGA__Q.html#a9c91f2ff024e4df1d48fbca0b9fc9b22" title="Configures FPGA PLLs to LimeLight interface frequency. " alt="" coords="255,107,467,133"/>
<area shape="rect" id="node3" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#accf287398ba048ad7dd74a9e2ce15ae6" title="Configures FPGA PLLs to LimeLight interface frequency. " alt="" coords="523,5,749,32"/>
<area shape="rect" id="node4" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aedd77aff9db5e1c37979e0bc8988a50b" title="lime::FPGA_Mini::~FPGA_Mini" alt="" coords="534,56,738,83"/>
<area shape="rect" id="node6" href="../../d9/d58/classlime_1_1FPGA__Q.html#ae8522e8519fdda27557ccad7d5d73b8b" title="lime::FPGA_Q::~FPGA_Q" alt="" coords="548,107,724,133"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad04cb35a54c7eef0aacc9a1a019c4cfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::StartStreaming </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00044">44</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00017">lime::RX_EN</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00319">lime::Streamer::AlignRxTSP()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00386">lime::Streamer::GetPhaseOffset()</a>, <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">lime::FPGA_Mini::ReadRawStreamData()</a>, and <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00558">lime::Streamer::UpdateThreads()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_ad04cb35a54c7eef0aacc9a1a019c4cfd_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_ad04cb35a54c7eef0aacc9a1a019c4cfd_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_ad04cb35a54c7eef0aacc9a1a019c4cfd_icgraph" id="db/dcf/classlime_1_1FPGA_ad04cb35a54c7eef0aacc9a1a019c4cfd_icgraph">
<area shape="rect" id="node2" href="../../d9/d5d/classlime_1_1Streamer.html#af72084cb1bf47cd49edb8395eea1f04b" title="lime::Streamer::AlignRxTSP" alt="" coords="484,205,671,231"/>
<area shape="rect" id="node4" href="../../d9/d5d/classlime_1_1Streamer.html#a33a233f1c863b9710f3b685d5fb494f6" title="lime::Streamer::UpdateThreads" alt="" coords="956,78,1160,105"/>
<area shape="rect" id="node9" href="../../d9/d5d/classlime_1_1Streamer.html#ace46b832a3e2e6ea6ae23c6672bca45f" title="lime::Streamer::GetPhase\lOffset" alt="" coords="245,135,419,176"/>
<area shape="rect" id="node11" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b" title="lime::FPGA_Mini::ReadRaw\lStreamData" alt="" coords="239,252,425,293"/>
<area shape="rect" id="node3" href="../../d9/d5d/classlime_1_1Streamer.html#a05cbd39a0d43b90b7fc2543ec246e9bb" title="lime::Streamer::AlignRxRF" alt="" coords="729,129,908,155"/>
<area shape="rect" id="node5" href="../../d7/db1/classlime_1_1StreamChannel.html#aa966ef896b18459801d87f9e6990d98e" title="lime::StreamChannel\l::Start" alt="" coords="1231,5,1375,47"/>
<area shape="rect" id="node6" href="../../d7/db1/classlime_1_1StreamChannel.html#a05331d809d6ba661d28a9d8954715acc" title="lime::StreamChannel\l::Stop" alt="" coords="1231,71,1375,112"/>
<area shape="rect" id="node8" href="../../d9/d5d/classlime_1_1Streamer.html#aaa946b5fe7814a97160d6efd015295e7" title="lime::Streamer::SetupStream" alt="" coords="1208,137,1399,163"/>
<area shape="rect" id="node7" href="../../d7/db1/classlime_1_1StreamChannel.html#a9cc4412f3c3e407fa95c02b1a3f2b4db" title="lime::StreamChannel\l::Close" alt="" coords="1447,71,1591,112"/>
<area shape="rect" id="node10" href="../../d9/d5d/classlime_1_1Streamer.html#a44a390ff3b22aabf1c112ba0f13a9e7f" title="lime::Streamer::AlignQuadrature" alt="" coords="473,103,681,130"/>
<area shape="rect" id="node12" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aedd77aff9db5e1c37979e0bc8988a50b" title="lime::FPGA_Mini::~FPGA_Mini" alt="" coords="475,259,679,286"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acecc385c80d18f662c4ad5575c932456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::StopStreaming </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00055">55</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>, and <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00018">lime::TX_EN</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00496">lime::Streamer::AlignQuadrature()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00423">lime::Streamer::AlignRxRF()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00319">lime::Streamer::AlignRxTSP()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00259">lime::Streamer::GetChirpTimePeriod()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00276">lime::Streamer::GetChirpTimeStamp()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00237">lime::Streamer::GetHardwareTimestamp()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00386">lime::Streamer::GetPhaseOffset()</a>, <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">lime::FPGA_Mini::ReadRawStreamData()</a>, and <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00558">lime::Streamer::UpdateThreads()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_acecc385c80d18f662c4ad5575c932456_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_acecc385c80d18f662c4ad5575c932456_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_acecc385c80d18f662c4ad5575c932456_icgraph" id="db/dcf/classlime_1_1FPGA_acecc385c80d18f662c4ad5575c932456_icgraph">
<area shape="rect" id="node2" href="../../d9/d5d/classlime_1_1Streamer.html#a44a390ff3b22aabf1c112ba0f13a9e7f" title="lime::Streamer::AlignQuadrature" alt="" coords="477,83,685,110"/>
<area shape="rect" id="node3" href="../../d9/d5d/classlime_1_1Streamer.html#a05cbd39a0d43b90b7fc2543ec246e9bb" title="lime::Streamer::AlignRxRF" alt="" coords="733,134,912,161"/>
<area shape="rect" id="node4" href="../../d9/d5d/classlime_1_1Streamer.html#a33a233f1c863b9710f3b685d5fb494f6" title="lime::Streamer::UpdateThreads" alt="" coords="960,78,1164,105"/>
<area shape="rect" id="node9" href="../../d9/d5d/classlime_1_1Streamer.html#af72084cb1bf47cd49edb8395eea1f04b" title="lime::Streamer::AlignRxTSP" alt="" coords="488,338,675,365"/>
<area shape="rect" id="node10" href="../../d9/d5d/classlime_1_1Streamer.html#a8c852d872171b58559eba5605fc3e742" title="lime::Streamer::GetChirp\lTimePeriod" alt="" coords="250,240,417,281"/>
<area shape="rect" id="node11" href="../../d9/d5d/classlime_1_1Streamer.html#a66c1d8839737b944a243f18d9f0b0057" title="lime::Streamer::GetChirp\lTimeStamp" alt="" coords="250,305,417,347"/>
<area shape="rect" id="node12" href="../../d9/d5d/classlime_1_1Streamer.html#a3b515dd1d151c18ddb8050e14eca1928" title="lime::Streamer::GetHardware\lTimestamp" alt="" coords="237,371,429,412"/>
<area shape="rect" id="node13" href="../../d9/d5d/classlime_1_1Streamer.html#ace46b832a3e2e6ea6ae23c6672bca45f" title="lime::Streamer::GetPhase\lOffset" alt="" coords="247,123,420,164"/>
<area shape="rect" id="node14" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b" title="lime::FPGA_Mini::ReadRaw\lStreamData" alt="" coords="240,488,427,529"/>
<area shape="rect" id="node5" href="../../d7/db1/classlime_1_1StreamChannel.html#aa966ef896b18459801d87f9e6990d98e" title="lime::StreamChannel\l::Start" alt="" coords="1235,5,1379,47"/>
<area shape="rect" id="node6" href="../../d7/db1/classlime_1_1StreamChannel.html#a05331d809d6ba661d28a9d8954715acc" title="lime::StreamChannel\l::Stop" alt="" coords="1235,71,1379,112"/>
<area shape="rect" id="node8" href="../../d9/d5d/classlime_1_1Streamer.html#aaa946b5fe7814a97160d6efd015295e7" title="lime::Streamer::SetupStream" alt="" coords="1212,137,1403,163"/>
<area shape="rect" id="node7" href="../../d7/db1/classlime_1_1StreamChannel.html#a9cc4412f3c3e407fa95c02b1a3f2b4db" title="lime::StreamChannel\l::Close" alt="" coords="1451,71,1595,112"/>
<area shape="rect" id="node15" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aedd77aff9db5e1c37979e0bc8988a50b" title="lime::FPGA_Mini::~FPGA_Mini" alt="" coords="479,495,683,522"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aca5222f70ee503928de003a2810ddcc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::UploadWFM </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a> *const *&#160;</td>
          <td class="paramname"><em>samples</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>chCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>sample_count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a>&#160;</td>
          <td class="paramname"><em>format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>epIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#ac8037a854bd8b1e011d2bffa35f9c5dd">lime::FPGA_Mini</a>.</p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00510">510</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01204">chCount</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00016">lime::FPGA_DataPacket::counter</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00017">lime::FPGA_DataPacket::data</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00025">lime::complex16_t::i</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00026">lime::complex16_t::q</a>, <a class="el" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp_source.html#l00048">lime::ReportError()</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00015">lime::FPGA_DataPacket::reserved</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">sample_count</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00032">lime::samples12InPkt</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00034">lime::samples16InPkt</a>, <a class="el" href="../../d6/dd8/tx_8m_source.html#l00008">src</a>, and <a class="el" href="../../d0/de9/limesuite-dev_2src_2Logger_8h_source.html#l00094">lime::warning()</a>.</p>

<p>Referenced by <a class="el" href="../../d4/d65/lms7__device_8cpp_source.html#l01759">lime::LMS7_Device::UploadWFM()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_cgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_cgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_cgraph" id="db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_cgraph">
<area shape="rect" id="node2" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="224,5,345,32"/>
<area shape="rect" id="node4" href="../../d5/d6c/namespacelime.html#a377f6c27785115833f62864ba9f37553" title="Log a warning message with formatting. " alt="" coords="235,56,334,83"/>
<area shape="rect" id="node3" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="394,5,463,32"/>
<area shape="rect" id="node5" href="../../d5/d6c/namespacelime.html#abec841ac666fc9321a10e1881cff2da0" title="Log a message with formatting and specified logging level. " alt="" coords="393,56,464,83"/>
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_icgraph.png" border="0" usemap="#db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_icgraph" alt=""/></div>
<map name="db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_icgraph" id="db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_icgraph">
<area shape="rect" id="node2" href="../../d3/d22/classlime_1_1LMS7__Device.html#aa5bdd1efef653084531a0aecb557c83b" title="lime::LMS7_Device::\lUploadWFM" alt="" coords="224,27,368,69"/>
<area shape="rect" id="node3" href="../../df/de1/lms7__api_8cpp.html#a39a8acd245a2fe634b228c8fdfc3dbb0" title="LMS_UploadWFM" alt="" coords="416,35,545,61"/>
<area shape="rect" id="node4" href="../../db/d92/LimeSuite_8cc.html#ab4d4f98a87a4940ae5b5b0b36335ac6e" title="DEFUN_DLD" alt="" coords="615,5,717,32"/>
<area shape="rect" id="node5" href="../../d7/db5/classFPGAcontrols__wxgui.html#a38956cbf989877796b156f8e5cfec9ab" title="FPGAcontrols_wxgui\l::UploadFile" alt="" coords="593,57,739,98"/>
</map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a3f122b89459378fcf8e6808d2db6a5cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a>* lime::FPGA::connection</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00056">56</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">lime::FPGA_Mini::ReadRawStreamData()</a>, and <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00057">lime::FPGA_Mini::SetInterfaceFreq()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/<a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a></li>
<li>/home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/<a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 23 2018 14:09:23 for LimeSuite-UML by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
