# mips32-pipelined-processor
Verilog implementation of a 5 stage pipelined MIPS-32 processor with an example testbench of calculating a factorial.
