-- Test BenchVHDL for IBM SMS ALD group EChannelStatus
-- Title: EChannelStatus
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/16/2020 1:57:57 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChannelStatus_tb is
end EChannelStatus_tb;

architecture behavioral of EChannelStatus_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component EChannelStatus
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MC_1301_READY_E_CH: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F: in STD_LOGIC;
		MC_1405_READY_E_CH: in STD_LOGIC;
		MC_BUFFER_READY: in STD_LOGIC;
		MS_E_CH_SELECT_ANY_BUFFER: in STD_LOGIC;
		PS_E_CH_READY_BUS_STAR_SIF: in STD_LOGIC;
		PS_E_CH_READY_BUS_STAR_1412_19: in STD_LOGIC;
		MC_TAPE_READY: in STD_LOGIC;
		MS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_T: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A: in STD_LOGIC;
		MS_E_CH_RESET: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B: in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF: in STD_LOGIC;
		MC_BUFFER_READY_JRJ: in STD_LOGIC;
		PS_LOGIC_GATE_C_1: in STD_LOGIC;
		MC_SELECT_AND_REWIND_STAR_E_CH: in STD_LOGIC;
		MC_1301_BUSY_E_CH: in STD_LOGIC;
		PS_E_CH_BUSY_BUS_STAR_1412_19: in STD_LOGIC;
		MC_1405_BUSY_E_CH: in STD_LOGIC;
		MC_BUFFER_BUSY: in STD_LOGIC;
		MC_BUFFER_BUSY_JRJ: in STD_LOGIC;
		MC_TAPE_BUSY: in STD_LOGIC;
		MS_CONSOLE_HOME_POSITION: in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T: in STD_LOGIC;
		PS_PERCENT_OR_COML_AT: in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		MS_1401_MODE: in STD_LOGIC;
		MC_1301_ERROR_E_CH: in STD_LOGIC;
		MC_1405_ERROR_E_CH: in STD_LOGIC;
		MC_BUFFER_ERROR: in STD_LOGIC;
		MC_BUFFER_ERROR_JRJ: in STD_LOGIC;
		PS_E_CH_CHECK_BUS_STAR_SIF: in STD_LOGIC;
		PS_E_CH_CHECK_BUS_STAR_1412_19: in STD_LOGIC;
		MC_TAPE_ERROR: in STD_LOGIC;
		MC_1301_E_CH_CONDITION: in STD_LOGIC;
		MC_1405_CONDITION_E_CH: in STD_LOGIC;
		MC_BUFFER_CONDITION: in STD_LOGIC;
		MC_BUFFER_CONDITION_JRJ: in STD_LOGIC;
		MC_SEL_OR_TAPE_IND_ON_CH_1: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		MC_RBC_ERROR_1405_E_CH: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F_A: in STD_LOGIC;
		PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT: in STD_LOGIC;
		PS_E_CYCLE: in STD_LOGIC;
		PS_E_CH_IN_PROCESS: in STD_LOGIC;
		PS_CONS_DATA_CHECK: in STD_LOGIC;
		MS_1401_I_O_CHECK_RESET: in STD_LOGIC;
		PS_ERROR_SAMPLE: in STD_LOGIC;
		PS_I_O_CHECK: in STD_LOGIC;
		PS_FILE_OP: in STD_LOGIC;
		MS_E_CH_2_CHAR_ONLY_OP_CODES: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT: in STD_LOGIC;
		MS_FILE_OP: in STD_LOGIC;
		PS_E_CH_COND_LATCH_STAR_SIF: in STD_LOGIC;
		PS_1401_CARD_PR_ERR_SAMPLE: in STD_LOGIC;
		MS_1401_READ_TRIGGER: in STD_LOGIC;
		MS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (11 downTo 0);
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_E_CH_NOT_READY: out STD_LOGIC;
		PS_E_CH_READY_BUS: out STD_LOGIC;
		MS_E_CH_READY_BUS: out STD_LOGIC;
		MS_E_CH_NOT_READY: out STD_LOGIC;
		PS_E_CH_BUSY_BUS: out STD_LOGIC;
		PS_E_CH_BUSY: out STD_LOGIC;
		MS_E_CH_BUSY_BUS: out STD_LOGIC;
		MS_E_CH_BUSY: out STD_LOGIC;
		PS_E_CH_CONDITION_BUS: out STD_LOGIC;
		PS_E_CH_TAPE_ERROR: out STD_LOGIC;
		MS_E_CH_TAPE_INDICATOR: out STD_LOGIC;
		PS_E_CH_CHECK_BUS: out STD_LOGIC;
		MS_E_CH_CHECK_BUS: out STD_LOGIC;
		PS_E_CH_TAPE_INDICATOR: out STD_LOGIC;
		PS_E_CH_CHECK: out STD_LOGIC;
		PS_E_CH_CONDITION: out STD_LOGIC;
		MS_E_CH_CHECK: out STD_LOGIC;
		MS_E_CH_FILE_SET_CHECK_AT_A: out STD_LOGIC;
		MS_E_CH_CONDITION: out STD_LOGIC;
		LAMP_15A1A16: out STD_LOGIC;
		LAMP_15A1C16: out STD_LOGIC;
		LAMP_15A1E16: out STD_LOGIC;
		LAMP_15A1F16: out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MC_1301_READY_E_CH: STD_LOGIC := '1';
	signal MS_E_CH_SELECT_UNIT_F: STD_LOGIC := '1';
	signal MC_1405_READY_E_CH: STD_LOGIC := '1';
	signal MC_BUFFER_READY: STD_LOGIC := '1';
	signal MS_E_CH_SELECT_ANY_BUFFER: STD_LOGIC := '1';
	signal PS_E_CH_READY_BUS_STAR_SIF: STD_LOGIC := '0';
	signal PS_E_CH_READY_BUS_STAR_1412_19: STD_LOGIC := '0';
	signal MC_TAPE_READY: STD_LOGIC := '1';
	signal MS_E_CH_SELECT_TAPE_DATA: STD_LOGIC := '1';
	signal MS_E_CH_SELECT_UNIT_T: STD_LOGIC := '1';
	signal PS_E_CH_STATUS_SAMPLE_A: STD_LOGIC := '0';
	signal MS_E_CH_RESET: STD_LOGIC := '1';
	signal PS_E_CH_STATUS_SAMPLE_B: STD_LOGIC := '0';
	signal PS_E_CH_2ND_ADDR_TRF: STD_LOGIC := '0';
	signal MC_BUFFER_READY_JRJ: STD_LOGIC := '1';
	signal PS_LOGIC_GATE_C_1: STD_LOGIC := '0';
	signal MC_SELECT_AND_REWIND_STAR_E_CH: STD_LOGIC := '1';
	signal MC_1301_BUSY_E_CH: STD_LOGIC := '1';
	signal PS_E_CH_BUSY_BUS_STAR_1412_19: STD_LOGIC := '0';
	signal MC_1405_BUSY_E_CH: STD_LOGIC := '1';
	signal MC_BUFFER_BUSY: STD_LOGIC := '1';
	signal MC_BUFFER_BUSY_JRJ: STD_LOGIC := '1';
	signal MC_TAPE_BUSY: STD_LOGIC := '1';
	signal MS_CONSOLE_HOME_POSITION: STD_LOGIC := '1';
	signal PS_W_OR_X_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_E_CH_SELECT_UNIT_T: STD_LOGIC := '0';
	signal PS_PERCENT_OR_COML_AT: STD_LOGIC := '0';
	signal PS_E_CH_SELECT_TAPE_DATA: STD_LOGIC := '0';
	signal MS_1401_MODE: STD_LOGIC := '1';
	signal MC_1301_ERROR_E_CH: STD_LOGIC := '1';
	signal MC_1405_ERROR_E_CH: STD_LOGIC := '1';
	signal MC_BUFFER_ERROR: STD_LOGIC := '1';
	signal MC_BUFFER_ERROR_JRJ: STD_LOGIC := '1';
	signal PS_E_CH_CHECK_BUS_STAR_SIF: STD_LOGIC := '0';
	signal PS_E_CH_CHECK_BUS_STAR_1412_19: STD_LOGIC := '0';
	signal MC_TAPE_ERROR: STD_LOGIC := '1';
	signal MC_1301_E_CH_CONDITION: STD_LOGIC := '1';
	signal MC_1405_CONDITION_E_CH: STD_LOGIC := '1';
	signal MC_BUFFER_CONDITION: STD_LOGIC := '1';
	signal MC_BUFFER_CONDITION_JRJ: STD_LOGIC := '1';
	signal MC_SEL_OR_TAPE_IND_ON_CH_1: STD_LOGIC := '1';
	signal PS_1401_MODE: STD_LOGIC := '0';
	signal MC_RBC_ERROR_1405_E_CH: STD_LOGIC := '1';
	signal MS_E_CH_SELECT_UNIT_F_A: STD_LOGIC := '1';
	signal PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC: STD_LOGIC := '0';
	signal PS_E_CH_SELECT_UNIT_T_DOT_INPUT: STD_LOGIC := '0';
	signal PS_E_CYCLE: STD_LOGIC := '0';
	signal PS_E_CH_IN_PROCESS: STD_LOGIC := '0';
	signal PS_CONS_DATA_CHECK: STD_LOGIC := '0';
	signal MS_1401_I_O_CHECK_RESET: STD_LOGIC := '1';
	signal PS_ERROR_SAMPLE: STD_LOGIC := '0';
	signal PS_I_O_CHECK: STD_LOGIC := '0';
	signal PS_FILE_OP: STD_LOGIC := '0';
	signal MS_E_CH_2_CHAR_ONLY_OP_CODES: STD_LOGIC := '1';
	signal MS_E_CH_SELECT_UNIT_T_DOT_INPUT: STD_LOGIC := '1';
	signal MS_FILE_OP: STD_LOGIC := '1';
	signal PS_E_CH_COND_LATCH_STAR_SIF: STD_LOGIC := '0';
	signal PS_1401_CARD_PR_ERR_SAMPLE: STD_LOGIC := '0';
	signal MS_1401_READ_TRIGGER: STD_LOGIC := '1';
	signal MS_I_RING_HDL_BUS: STD_LOGIC_VECTOR (11 downTo 0) := "111111111111";
	signal PS_I_RING_HDL_BUS: STD_LOGIC_VECTOR (12 downTo 0) := "0000000000000";

	-- Outputs

	signal PS_E_CH_NOT_READY: STD_LOGIC;
	signal PS_E_CH_READY_BUS: STD_LOGIC;
	signal MS_E_CH_READY_BUS: STD_LOGIC;
	signal MS_E_CH_NOT_READY: STD_LOGIC;
	signal PS_E_CH_BUSY_BUS: STD_LOGIC;
	signal PS_E_CH_BUSY: STD_LOGIC;
	signal MS_E_CH_BUSY_BUS: STD_LOGIC;
	signal MS_E_CH_BUSY: STD_LOGIC;
	signal PS_E_CH_CONDITION_BUS: STD_LOGIC;
	signal PS_E_CH_TAPE_ERROR: STD_LOGIC;
	signal MS_E_CH_TAPE_INDICATOR: STD_LOGIC;
	signal PS_E_CH_CHECK_BUS: STD_LOGIC;
	signal MS_E_CH_CHECK_BUS: STD_LOGIC;
	signal PS_E_CH_TAPE_INDICATOR: STD_LOGIC;
	signal PS_E_CH_CHECK: STD_LOGIC;
	signal PS_E_CH_CONDITION: STD_LOGIC;
	signal MS_E_CH_CHECK: STD_LOGIC;
	signal MS_E_CH_FILE_SET_CHECK_AT_A: STD_LOGIC;
	signal MS_E_CH_CONDITION: STD_LOGIC;
	signal LAMP_15A1A16: STD_LOGIC;
	signal LAMP_15A1C16: STD_LOGIC;
	signal LAMP_15A1E16: STD_LOGIC;
	signal LAMP_15A1F16: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: EChannelStatus port map(
		FPGA_CLK => FPGA_CLK,
		MC_1301_READY_E_CH => MC_1301_READY_E_CH,
		MS_E_CH_SELECT_UNIT_F => MS_E_CH_SELECT_UNIT_F,
		MC_1405_READY_E_CH => MC_1405_READY_E_CH,
		MC_BUFFER_READY => MC_BUFFER_READY,
		MS_E_CH_SELECT_ANY_BUFFER => MS_E_CH_SELECT_ANY_BUFFER,
		PS_E_CH_READY_BUS_STAR_SIF => PS_E_CH_READY_BUS_STAR_SIF,
		PS_E_CH_READY_BUS_STAR_1412_19 => PS_E_CH_READY_BUS_STAR_1412_19,
		MC_TAPE_READY => MC_TAPE_READY,
		MS_E_CH_SELECT_TAPE_DATA => MS_E_CH_SELECT_TAPE_DATA,
		MS_E_CH_SELECT_UNIT_T => MS_E_CH_SELECT_UNIT_T,
		PS_E_CH_STATUS_SAMPLE_A => PS_E_CH_STATUS_SAMPLE_A,
		MS_E_CH_RESET => MS_E_CH_RESET,
		PS_E_CH_STATUS_SAMPLE_B => PS_E_CH_STATUS_SAMPLE_B,
		PS_E_CH_2ND_ADDR_TRF => PS_E_CH_2ND_ADDR_TRF,
		MC_BUFFER_READY_JRJ => MC_BUFFER_READY_JRJ,
		PS_LOGIC_GATE_C_1 => PS_LOGIC_GATE_C_1,
		MC_SELECT_AND_REWIND_STAR_E_CH => MC_SELECT_AND_REWIND_STAR_E_CH,
		MC_1301_BUSY_E_CH => MC_1301_BUSY_E_CH,
		PS_E_CH_BUSY_BUS_STAR_1412_19 => PS_E_CH_BUSY_BUS_STAR_1412_19,
		MC_1405_BUSY_E_CH => MC_1405_BUSY_E_CH,
		MC_BUFFER_BUSY => MC_BUFFER_BUSY,
		MC_BUFFER_BUSY_JRJ => MC_BUFFER_BUSY_JRJ,
		MC_TAPE_BUSY => MC_TAPE_BUSY,
		MS_CONSOLE_HOME_POSITION => MS_CONSOLE_HOME_POSITION,
		PS_W_OR_X_SYMBOL_OP_MODIFIER => PS_W_OR_X_SYMBOL_OP_MODIFIER,
		PS_E_CH_SELECT_UNIT_T => PS_E_CH_SELECT_UNIT_T,
		PS_PERCENT_OR_COML_AT => PS_PERCENT_OR_COML_AT,
		PS_E_CH_SELECT_TAPE_DATA => PS_E_CH_SELECT_TAPE_DATA,
		MS_1401_MODE => MS_1401_MODE,
		MC_1301_ERROR_E_CH => MC_1301_ERROR_E_CH,
		MC_1405_ERROR_E_CH => MC_1405_ERROR_E_CH,
		MC_BUFFER_ERROR => MC_BUFFER_ERROR,
		MC_BUFFER_ERROR_JRJ => MC_BUFFER_ERROR_JRJ,
		PS_E_CH_CHECK_BUS_STAR_SIF => PS_E_CH_CHECK_BUS_STAR_SIF,
		PS_E_CH_CHECK_BUS_STAR_1412_19 => PS_E_CH_CHECK_BUS_STAR_1412_19,
		MC_TAPE_ERROR => MC_TAPE_ERROR,
		MC_1301_E_CH_CONDITION => MC_1301_E_CH_CONDITION,
		MC_1405_CONDITION_E_CH => MC_1405_CONDITION_E_CH,
		MC_BUFFER_CONDITION => MC_BUFFER_CONDITION,
		MC_BUFFER_CONDITION_JRJ => MC_BUFFER_CONDITION_JRJ,
		MC_SEL_OR_TAPE_IND_ON_CH_1 => MC_SEL_OR_TAPE_IND_ON_CH_1,
		PS_1401_MODE => PS_1401_MODE,
		MC_RBC_ERROR_1405_E_CH => MC_RBC_ERROR_1405_E_CH,
		MS_E_CH_SELECT_UNIT_F_A => MS_E_CH_SELECT_UNIT_F_A,
		PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC => PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC,
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT => PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
		PS_E_CYCLE => PS_E_CYCLE,
		PS_E_CH_IN_PROCESS => PS_E_CH_IN_PROCESS,
		PS_CONS_DATA_CHECK => PS_CONS_DATA_CHECK,
		MS_1401_I_O_CHECK_RESET => MS_1401_I_O_CHECK_RESET,
		PS_ERROR_SAMPLE => PS_ERROR_SAMPLE,
		PS_I_O_CHECK => PS_I_O_CHECK,
		PS_FILE_OP => PS_FILE_OP,
		MS_E_CH_2_CHAR_ONLY_OP_CODES => MS_E_CH_2_CHAR_ONLY_OP_CODES,
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT => MS_E_CH_SELECT_UNIT_T_DOT_INPUT,
		MS_FILE_OP => MS_FILE_OP,
		PS_E_CH_COND_LATCH_STAR_SIF => PS_E_CH_COND_LATCH_STAR_SIF,
		PS_1401_CARD_PR_ERR_SAMPLE => PS_1401_CARD_PR_ERR_SAMPLE,
		MS_1401_READ_TRIGGER => MS_1401_READ_TRIGGER,
		MS_I_RING_HDL_BUS => MS_I_RING_HDL_BUS,
		PS_I_RING_HDL_BUS => PS_I_RING_HDL_BUS,
		PS_E_CH_NOT_READY => PS_E_CH_NOT_READY,
		PS_E_CH_READY_BUS => PS_E_CH_READY_BUS,
		MS_E_CH_READY_BUS => MS_E_CH_READY_BUS,
		MS_E_CH_NOT_READY => MS_E_CH_NOT_READY,
		PS_E_CH_BUSY_BUS => PS_E_CH_BUSY_BUS,
		PS_E_CH_BUSY => PS_E_CH_BUSY,
		MS_E_CH_BUSY_BUS => MS_E_CH_BUSY_BUS,
		MS_E_CH_BUSY => MS_E_CH_BUSY,
		PS_E_CH_CONDITION_BUS => PS_E_CH_CONDITION_BUS,
		PS_E_CH_TAPE_ERROR => PS_E_CH_TAPE_ERROR,
		MS_E_CH_TAPE_INDICATOR => MS_E_CH_TAPE_INDICATOR,
		PS_E_CH_CHECK_BUS => PS_E_CH_CHECK_BUS,
		MS_E_CH_CHECK_BUS => MS_E_CH_CHECK_BUS,
		PS_E_CH_TAPE_INDICATOR => PS_E_CH_TAPE_INDICATOR,
		PS_E_CH_CHECK => PS_E_CH_CHECK,
		PS_E_CH_CONDITION => PS_E_CH_CONDITION,
		MS_E_CH_CHECK => MS_E_CH_CHECK,
		MS_E_CH_FILE_SET_CHECK_AT_A => MS_E_CH_FILE_SET_CHECK_AT_A,
		MS_E_CH_CONDITION => MS_E_CH_CONDITION,
		LAMP_15A1A16 => LAMP_15A1A16,
		LAMP_15A1C16 => LAMP_15A1C16,
		LAMP_15A1E16 => LAMP_15A1E16,
		LAMP_15A1F16 => LAMP_15A1F16);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS

END;
