{"vcs1":{"timestamp_begin":1750490159.503806291, "rt":1.05, "ut":0.48, "st":0.09}}
{"vcselab":{"timestamp_begin":1750490160.643939419, "rt":0.91, "ut":0.23, "st":0.07}}
{"link":{"timestamp_begin":1750490161.623214510, "rt":0.19, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750490159.093975279}
{"VCS_COMP_START_TIME": 1750490159.093975279}
{"VCS_COMP_END_TIME": 1750490164.612284585}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2579561}}
{"stitch_vcselab": {"peak_mem": 2579635}}
