-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_ifmap_vec_write is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ifmap_CF_M_real_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ifmap_CF_M_real_ce0 : OUT STD_LOGIC;
    ifmap_CF_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ifmap_CF_M_real_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ifmap_CF_M_real_ce1 : OUT STD_LOGIC;
    ifmap_CF_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ifmap_CF_M_imag_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ifmap_CF_M_imag_ce0 : OUT STD_LOGIC;
    ifmap_CF_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ifmap_CF_M_imag_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ifmap_CF_M_imag_ce1 : OUT STD_LOGIC;
    ifmap_CF_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of fwd_fft_ifmap_vec_write is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal wr_ptr : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln1057_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_315 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln416_fu_140_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln416_reg_329 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln416_1_fu_174_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln416_1_reg_334 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln419_fu_186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln419_reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln416_4_fu_196_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln416_4_reg_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln424_fu_219_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln424_reg_354 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln1057_1_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln419_reg_364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln1_reg_369 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_8_cast_fu_282_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_cast_reg_380 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln416_reg_385 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_idle : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_ready : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce0 : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce1 : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce0 : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce1 : STD_LOGIC;
    signal grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sext_ln419_1_fu_272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln416_4_fu_294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal y_fu_84 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln416_5_fu_213_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal zext_ln1057_fu_120_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln416_fu_134_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln_fu_144_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln416_1_fu_154_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln416_2_fu_162_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln416_1_fu_166_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln416_fu_158_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln416_2_fu_180_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln416_3_fu_170_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln419_2_fu_190_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_227_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_237_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_237_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln419_fu_241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_245_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln419_fu_253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln419_1_fu_257_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln416_3_fu_290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal grp_fu_227_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln419_1 : IN STD_LOGIC_VECTOR (59 downto 0);
        add_ln416_1 : IN STD_LOGIC_VECTOR (62 downto 0);
        zext_ln424_2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ifmap_CF_M_real_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        ifmap_CF_M_real_ce0 : OUT STD_LOGIC;
        ifmap_CF_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ifmap_CF_M_real_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        ifmap_CF_M_real_ce1 : OUT STD_LOGIC;
        ifmap_CF_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ifmap_CF_M_imag_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        ifmap_CF_M_imag_ce0 : OUT STD_LOGIC;
        ifmap_CF_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ifmap_CF_M_imag_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        ifmap_CF_M_imag_ce1 : OUT STD_LOGIC;
        ifmap_CF_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fwd_fft_mul_31ns_8ns_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fwd_fft_mul_31ns_9s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107 : component fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start,
        ap_done => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done,
        ap_idle => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_idle,
        ap_ready => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_ready,
        m_axi_gmem_AWVALID => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => m_axi_gmem_WREADY,
        m_axi_gmem_WDATA => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv128_lc_1,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => m_axi_gmem_BVALID,
        m_axi_gmem_BREADY => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => m_axi_gmem_BRESP,
        m_axi_gmem_BID => m_axi_gmem_BID,
        m_axi_gmem_BUSER => m_axi_gmem_BUSER,
        sext_ln419_1 => trunc_ln1_reg_369,
        add_ln416_1 => add_ln416_1_reg_334,
        zext_ln424_2 => tmp_8_cast_reg_380,
        ifmap_CF_M_real_address0 => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address0,
        ifmap_CF_M_real_ce0 => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce0,
        ifmap_CF_M_real_q0 => ifmap_CF_M_real_q0,
        ifmap_CF_M_real_address1 => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address1,
        ifmap_CF_M_real_ce1 => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce1,
        ifmap_CF_M_real_q1 => ifmap_CF_M_real_q1,
        ifmap_CF_M_imag_address0 => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address0,
        ifmap_CF_M_imag_ce0 => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce0,
        ifmap_CF_M_imag_q0 => ifmap_CF_M_imag_q0,
        ifmap_CF_M_imag_address1 => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address1,
        ifmap_CF_M_imag_ce1 => grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce1,
        ifmap_CF_M_imag_q1 => ifmap_CF_M_imag_q1);

    mul_31ns_8ns_32_2_1_U452 : component fwd_fft_mul_31ns_8ns_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 31,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_227_p0,
        din1 => grp_fu_227_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_227_p2);

    mul_31ns_9s_32_2_1_U453 : component fwd_fft_mul_31ns_9s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 31,
        din1_WIDTH => 9,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_237_p0,
        din1 => grp_fu_237_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_237_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_ready = ap_const_logic_1)) then 
                    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1057_fu_124_p2 = ap_const_lv1_0))) then 
                y_fu_84 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1057_1_fu_208_p2 = ap_const_lv1_0))) then 
                y_fu_84 <= add_ln416_5_fu_213_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1057_fu_124_p2 = ap_const_lv1_0))) then
                add_ln416_1_reg_334 <= add_ln416_1_fu_174_p2;
                sext_ln416_4_reg_346 <= sext_ln416_4_fu_196_p1;
                sext_ln416_reg_329 <= sext_ln416_fu_140_p1;
                    zext_ln419_reg_339(30 downto 0) <= zext_ln419_fu_186_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln1057_reg_315 <= icmp_ln1057_fu_124_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                mul_ln416_reg_385 <= grp_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                mul_ln419_reg_364 <= grp_fu_227_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    tmp_8_cast_reg_380(10 downto 5) <= tmp_8_cast_fu_282_p3(10 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                trunc_ln1_reg_369 <= add_ln419_1_fu_257_p2(63 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1057_1_fu_208_p2 = ap_const_lv1_0))) then
                trunc_ln424_reg_354 <= trunc_ln424_fu_219_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln1057_reg_315 = ap_const_lv1_0))) then
                wr_ptr <= add_ln416_4_fu_294_p2;
            end if;
        end if;
    end process;
    zext_ln419_reg_339(31) <= '0';
    tmp_8_cast_reg_380(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_AWREADY, m_axi_gmem_BVALID, ap_CS_fsm_state5, ap_CS_fsm_state12, icmp_ln1057_fu_124_p2, ap_CS_fsm_state2, icmp_ln1057_1_fu_208_p2, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1057_fu_124_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1057_fu_124_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1057_1_fu_208_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((m_axi_gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (m_axi_gmem_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln416_1_fu_174_p2 <= std_logic_vector(unsigned(zext_ln416_1_fu_166_p1) + unsigned(ap_const_lv63_1));
    add_ln416_2_fu_180_p2 <= std_logic_vector(unsigned(zext_ln416_fu_158_p1) + unsigned(ap_const_lv31_1));
    add_ln416_3_fu_290_p2 <= std_logic_vector(unsigned(mul_ln416_reg_385) + unsigned(zext_ln419_reg_339));
    add_ln416_4_fu_294_p2 <= std_logic_vector(unsigned(add_ln416_3_fu_290_p2) + unsigned(wr_ptr));
    add_ln416_5_fu_213_p2 <= std_logic_vector(unsigned(y_fu_84) + unsigned(ap_const_lv8_1));
    add_ln416_fu_134_p2 <= std_logic_vector(unsigned(zext_ln1057_fu_120_p1) + unsigned(ap_const_lv9_1FF));
    add_ln419_1_fu_257_p2 <= std_logic_vector(signed(sext_ln419_fu_253_p1) + signed(p_read));
    add_ln419_2_fu_190_p2 <= std_logic_vector(signed(sext_ln416_3_fu_170_p1) + signed(ap_const_lv8_1));
    add_ln419_fu_241_p2 <= std_logic_vector(unsigned(wr_ptr) + unsigned(mul_ln419_reg_364));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(m_axi_gmem_BVALID)
    begin
        if ((m_axi_gmem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(m_axi_gmem_AWREADY)
    begin
        if ((m_axi_gmem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done)
    begin
        if ((grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_227_p0 <= zext_ln419_reg_339(31 - 1 downto 0);
    grp_fu_227_p1 <= grp_fu_227_p10(8 - 1 downto 0);
    grp_fu_227_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_84),32));
    grp_fu_237_p0 <= zext_ln419_reg_339(31 - 1 downto 0);
    grp_fu_237_p1 <= sext_ln416_reg_329(9 - 1 downto 0);
    grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg;
    icmp_ln1057_1_fu_208_p2 <= "1" when (y_fu_84 = p_read1) else "0";
    icmp_ln1057_fu_124_p2 <= "1" when (p_read1 = ap_const_lv8_0) else "0";
    ifmap_CF_M_imag_address0 <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address0;
    ifmap_CF_M_imag_address1 <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_address1;
    ifmap_CF_M_imag_ce0 <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce0;
    ifmap_CF_M_imag_ce1 <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_imag_ce1;
    ifmap_CF_M_real_address0 <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address0;
    ifmap_CF_M_real_address1 <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_address1;
    ifmap_CF_M_real_ce0 <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce0;
    ifmap_CF_M_real_ce1 <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ifmap_CF_M_real_ce1;
    m_axi_gmem_ARADDR <= ap_const_lv64_0;
    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv32_0;
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;
    m_axi_gmem_ARVALID <= ap_const_logic_0;

    m_axi_gmem_AWADDR_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWADDR, ap_CS_fsm_state7, sext_ln419_1_fu_272_p1)
    begin
        if (((m_axi_gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_gmem_AWADDR <= sext_ln419_1_fu_272_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWADDR <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWADDR;
        else 
            m_axi_gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_AWBURST_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWBURST, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWBURST <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWBURST;
        else 
            m_axi_gmem_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_AWCACHE_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWCACHE, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWCACHE <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWCACHE;
        else 
            m_axi_gmem_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWID_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWID, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWID <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWID;
        else 
            m_axi_gmem_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_AWLEN_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state5, sext_ln416_4_reg_346, ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLEN, ap_CS_fsm_state7)
    begin
        if (((m_axi_gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_gmem_AWLEN <= sext_ln416_4_reg_346;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWLEN <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLEN;
        else 
            m_axi_gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_AWLOCK_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLOCK, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWLOCK <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWLOCK;
        else 
            m_axi_gmem_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_AWPROT_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWPROT, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWPROT <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWPROT;
        else 
            m_axi_gmem_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_AWQOS_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWQOS, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWQOS <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWQOS;
        else 
            m_axi_gmem_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWREGION_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWREGION, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWREGION <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWREGION;
        else 
            m_axi_gmem_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWSIZE_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWSIZE, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWSIZE <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWSIZE;
        else 
            m_axi_gmem_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_AWUSER_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWUSER, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWUSER <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWUSER;
        else 
            m_axi_gmem_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_AWVALID_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWVALID, ap_CS_fsm_state7)
    begin
        if (((m_axi_gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWVALID <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_AWVALID;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state12, ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_BREADY, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (m_axi_gmem_BVALID = ap_const_logic_1))) then 
            m_axi_gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_BREADY <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_BREADY;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_RREADY <= ap_const_logic_0;
    m_axi_gmem_WDATA <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WDATA;
    m_axi_gmem_WID <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WID;
    m_axi_gmem_WLAST <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WLAST;
    m_axi_gmem_WSTRB <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WSTRB;
    m_axi_gmem_WUSER <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WUSER;

    m_axi_gmem_WVALID_assign_proc : process(ap_CS_fsm_state6, grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WVALID, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_WVALID <= grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_m_axi_gmem_WVALID;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln416_1_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_144_p4),30));

        sext_ln416_2_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_144_p4),62));

        sext_ln416_3_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_144_p4),8));

        sext_ln416_4_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln419_2_fu_190_p2),32));

        sext_ln416_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln416_fu_134_p2),32));

        sext_ln419_1_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_369),64));

        sext_ln419_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_245_p3),64));

    shl_ln_fu_245_p3 <= (add_ln419_fu_241_p2 & ap_const_lv4_0);
    tmp_8_cast_fu_282_p3 <= (trunc_ln424_reg_354 & ap_const_lv5_0);
    trunc_ln424_fu_219_p1 <= y_fu_84(6 - 1 downto 0);
    trunc_ln_fu_144_p4 <= add_ln416_fu_134_p2(8 downto 2);
    zext_ln1057_fu_120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read1),9));
    zext_ln416_1_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln416_2_fu_162_p1),63));
    zext_ln416_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln416_1_fu_154_p1),31));
    zext_ln419_fu_186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln416_2_fu_180_p2),32));
end behav;
