
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F5)
	S8= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F6)
	S9= FU.Bub_IF=>CU_IF.Bub                                    Premise(F7)
	S10= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S11= ICache.Hit=>CU_IF.ICacheHit                            Premise(F9)
	S12= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F12)
	S15= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F13)
	S16= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F14)
	S17= ICache.Hit=>FU.ICacheHit                               Premise(F15)
	S18= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F16)
	S19= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F17)
	S20= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F18)
	S21= IMMU.Addr=>IAddrReg.In                                 Premise(F19)
	S22= PC.Out=>ICache.IEA                                     Premise(F20)
	S23= ICache.IEA=addr                                        Path(S5,S22)
	S24= ICache.Hit=ICacheHit(addr)                             ICache-Search(S23)
	S25= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S23,S3)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S24,S11)
	S27= FU.ICacheHit=ICacheHit(addr)                           Path(S24,S17)
	S28= ICache.Out=>ICacheReg.In                               Premise(F21)
	S29= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S25,S28)
	S30= PC.Out=>IMMU.IEA                                       Premise(F22)
	S31= IMMU.IEA=addr                                          Path(S5,S30)
	S32= CP0.ASID=>IMMU.PID                                     Premise(F23)
	S33= IMMU.PID=pid                                           Path(S4,S32)
	S34= IMMU.Addr={pid,addr}                                   IMMU-Search(S33,S31)
	S35= IAddrReg.In={pid,addr}                                 Path(S34,S21)
	S36= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S33,S31)
	S37= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S36,S12)
	S38= ICache.Out=>IR_ID.In                                   Premise(F24)
	S39= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S25,S38)
	S40= ICache.Out=>IR_IMMU.In                                 Premise(F25)
	S41= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S25,S40)
	S42= IR_DMMU2.Out=>IR_WB.In                                 Premise(F26)
	S43= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F27)
	S44= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F28)
	S45= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F29)
	S46= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F30)
	S47= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F31)
	S48= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F32)
	S49= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F33)
	S50= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F34)
	S51= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F35)
	S52= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F36)
	S53= IR_EX.Out31_26=>CU_EX.Op                               Premise(F37)
	S54= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F38)
	S55= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F39)
	S56= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F40)
	S57= IR_ID.Out31_26=>CU_ID.Op                               Premise(F41)
	S58= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F42)
	S59= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F43)
	S60= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F44)
	S61= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F45)
	S62= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F46)
	S63= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F47)
	S64= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F48)
	S65= IR_WB.Out31_26=>CU_WB.Op                               Premise(F49)
	S66= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F50)
	S67= CtrlA_EX=0                                             Premise(F51)
	S68= CtrlB_EX=0                                             Premise(F52)
	S69= CtrlALUOut_MEM=0                                       Premise(F53)
	S70= CtrlALUOut_DMMU1=0                                     Premise(F54)
	S71= CtrlALUOut_DMMU2=0                                     Premise(F55)
	S72= CtrlALUOut_WB=0                                        Premise(F56)
	S73= CtrlA_MEM=0                                            Premise(F57)
	S74= CtrlA_WB=0                                             Premise(F58)
	S75= CtrlB_MEM=0                                            Premise(F59)
	S76= CtrlB_WB=0                                             Premise(F60)
	S77= CtrlICache=0                                           Premise(F61)
	S78= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S77)
	S79= CtrlIMMU=0                                             Premise(F62)
	S80= CtrlIR_DMMU1=0                                         Premise(F63)
	S81= CtrlIR_DMMU2=0                                         Premise(F64)
	S82= CtrlIR_EX=0                                            Premise(F65)
	S83= CtrlIR_ID=1                                            Premise(F66)
	S84= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S39,S83)
	S85= CtrlIR_IMMU=0                                          Premise(F67)
	S86= CtrlIR_MEM=0                                           Premise(F68)
	S87= CtrlIR_WB=0                                            Premise(F69)
	S88= CtrlGPR=0                                              Premise(F70)
	S89= CtrlIAddrReg=0                                         Premise(F71)
	S90= CtrlPC=0                                               Premise(F72)
	S91= CtrlPCInc=1                                            Premise(F73)
	S92= PC[Out]=addr+4                                         PC-Inc(S1,S90,S91)
	S93= PC[CIA]=addr                                           PC-Inc(S1,S90,S91)
	S94= CtrlIMem=0                                             Premise(F74)
	S95= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                     IMem-Hold(S2,S94)
	S96= CtrlICacheReg=0                                        Premise(F75)
	S97= CtrlASIDIn=0                                           Premise(F76)
	S98= CtrlCP0=0                                              Premise(F77)
	S99= CP0[ASID]=pid                                          CP0-Hold(S0,S98)
	S100= CtrlEPCIn=0                                           Premise(F78)
	S101= CtrlExCodeIn=0                                        Premise(F79)
	S102= CtrlIRMux=0                                           Premise(F80)
	S103= GPR[rS]=a                                             Premise(F81)
	S104= GPR[rT]=b                                             Premise(F82)

ID	S105= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S84)
	S106= IR_ID.Out31_26=0                                      IR-Out(S84)
	S107= IR_ID.Out25_21=rS                                     IR-Out(S84)
	S108= IR_ID.Out20_16=rT                                     IR-Out(S84)
	S109= IR_ID.Out15_11=rD                                     IR-Out(S84)
	S110= IR_ID.Out10_6=0                                       IR-Out(S84)
	S111= IR_ID.Out5_0=37                                       IR-Out(S84)
	S112= PC.Out=addr+4                                         PC-Out(S92)
	S113= PC.CIA=addr                                           PC-Out(S93)
	S114= PC.CIA31_28=addr[31:28]                               PC-Out(S93)
	S115= CP0.ASID=pid                                          CP0-Read-ASID(S99)
	S116= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F160)
	S117= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F161)
	S118= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F162)
	S119= FU.Bub_IF=>CU_IF.Bub                                  Premise(F163)
	S120= FU.Halt_IF=>CU_IF.Halt                                Premise(F164)
	S121= ICache.Hit=>CU_IF.ICacheHit                           Premise(F165)
	S122= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F166)
	S123= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F167)
	S124= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F168)
	S125= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F169)
	S126= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F170)
	S127= ICache.Hit=>FU.ICacheHit                              Premise(F171)
	S128= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F172)
	S129= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F173)
	S130= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F174)
	S131= IMMU.Addr=>IAddrReg.In                                Premise(F175)
	S132= PC.Out=>ICache.IEA                                    Premise(F176)
	S133= ICache.IEA=addr+4                                     Path(S112,S132)
	S134= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S133)
	S135= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S134,S121)
	S136= FU.ICacheHit=ICacheHit(addr+4)                        Path(S134,S127)
	S137= ICache.Out=>ICacheReg.In                              Premise(F177)
	S138= PC.Out=>IMMU.IEA                                      Premise(F178)
	S139= IMMU.IEA=addr+4                                       Path(S112,S138)
	S140= CP0.ASID=>IMMU.PID                                    Premise(F179)
	S141= IMMU.PID=pid                                          Path(S115,S140)
	S142= IMMU.Addr={pid,addr+4}                                IMMU-Search(S141,S139)
	S143= IAddrReg.In={pid,addr+4}                              Path(S142,S131)
	S144= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S141,S139)
	S145= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S144,S122)
	S146= ICache.Out=>IR_ID.In                                  Premise(F180)
	S147= ICache.Out=>IR_IMMU.In                                Premise(F181)
	S148= IR_DMMU2.Out=>IR_WB.In                                Premise(F182)
	S149= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F183)
	S150= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F184)
	S151= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F185)
	S152= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F186)
	S153= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F187)
	S154= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F188)
	S155= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F189)
	S156= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F190)
	S157= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F191)
	S158= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F192)
	S159= IR_EX.Out31_26=>CU_EX.Op                              Premise(F193)
	S160= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F194)
	S161= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F195)
	S162= CU_ID.IRFunc1=rT                                      Path(S108,S161)
	S163= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F196)
	S164= CU_ID.IRFunc2=rS                                      Path(S107,S163)
	S165= IR_ID.Out31_26=>CU_ID.Op                              Premise(F197)
	S166= CU_ID.Op=0                                            Path(S106,S165)
	S167= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F198)
	S168= CU_ID.IRFunc=37                                       Path(S111,S167)
	S169= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F199)
	S170= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F200)
	S171= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F201)
	S172= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F202)
	S173= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F203)
	S174= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F204)
	S175= IR_WB.Out31_26=>CU_WB.Op                              Premise(F205)
	S176= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F206)
	S177= CtrlA_EX=1                                            Premise(F207)
	S178= CtrlB_EX=1                                            Premise(F208)
	S179= CtrlALUOut_MEM=0                                      Premise(F209)
	S180= CtrlALUOut_DMMU1=0                                    Premise(F210)
	S181= CtrlALUOut_DMMU2=0                                    Premise(F211)
	S182= CtrlALUOut_WB=0                                       Premise(F212)
	S183= CtrlA_MEM=0                                           Premise(F213)
	S184= CtrlA_WB=0                                            Premise(F214)
	S185= CtrlB_MEM=0                                           Premise(F215)
	S186= CtrlB_WB=0                                            Premise(F216)
	S187= CtrlICache=0                                          Premise(F217)
	S188= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S78,S187)
	S189= CtrlIMMU=0                                            Premise(F218)
	S190= CtrlIR_DMMU1=0                                        Premise(F219)
	S191= CtrlIR_DMMU2=0                                        Premise(F220)
	S192= CtrlIR_EX=1                                           Premise(F221)
	S193= CtrlIR_ID=0                                           Premise(F222)
	S194= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S84,S193)
	S195= CtrlIR_IMMU=0                                         Premise(F223)
	S196= CtrlIR_MEM=0                                          Premise(F224)
	S197= CtrlIR_WB=0                                           Premise(F225)
	S198= CtrlGPR=0                                             Premise(F226)
	S199= GPR[rS]=a                                             GPR-Hold(S103,S198)
	S200= GPR[rT]=b                                             GPR-Hold(S104,S198)
	S201= CtrlIAddrReg=0                                        Premise(F227)
	S202= CtrlPC=0                                              Premise(F228)
	S203= CtrlPCInc=0                                           Premise(F229)
	S204= PC[CIA]=addr                                          PC-Hold(S93,S203)
	S205= PC[Out]=addr+4                                        PC-Hold(S92,S202,S203)
	S206= CtrlIMem=0                                            Premise(F230)
	S207= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S95,S206)
	S208= CtrlICacheReg=0                                       Premise(F231)
	S209= CtrlASIDIn=0                                          Premise(F232)
	S210= CtrlCP0=0                                             Premise(F233)
	S211= CP0[ASID]=pid                                         CP0-Hold(S99,S210)
	S212= CtrlEPCIn=0                                           Premise(F234)
	S213= CtrlExCodeIn=0                                        Premise(F235)
	S214= CtrlIRMux=0                                           Premise(F236)

EX	S215= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S194)
	S216= IR_ID.Out31_26=0                                      IR-Out(S194)
	S217= IR_ID.Out25_21=rS                                     IR-Out(S194)
	S218= IR_ID.Out20_16=rT                                     IR-Out(S194)
	S219= IR_ID.Out15_11=rD                                     IR-Out(S194)
	S220= IR_ID.Out10_6=0                                       IR-Out(S194)
	S221= IR_ID.Out5_0=37                                       IR-Out(S194)
	S222= PC.CIA=addr                                           PC-Out(S204)
	S223= PC.CIA31_28=addr[31:28]                               PC-Out(S204)
	S224= PC.Out=addr+4                                         PC-Out(S205)
	S225= CP0.ASID=pid                                          CP0-Read-ASID(S211)
	S226= ALU.Func=6'b000001                                    Premise(F237)
	S227= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F238)
	S228= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F239)
	S229= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F240)
	S230= FU.Bub_IF=>CU_IF.Bub                                  Premise(F241)
	S231= FU.Halt_IF=>CU_IF.Halt                                Premise(F242)
	S232= ICache.Hit=>CU_IF.ICacheHit                           Premise(F243)
	S233= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F244)
	S234= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F245)
	S235= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F246)
	S236= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F247)
	S237= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F248)
	S238= ICache.Hit=>FU.ICacheHit                              Premise(F249)
	S239= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F250)
	S240= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F251)
	S241= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F252)
	S242= IMMU.Addr=>IAddrReg.In                                Premise(F253)
	S243= PC.Out=>ICache.IEA                                    Premise(F254)
	S244= ICache.IEA=addr+4                                     Path(S224,S243)
	S245= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S244)
	S246= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S245,S232)
	S247= FU.ICacheHit=ICacheHit(addr+4)                        Path(S245,S238)
	S248= ICache.Out=>ICacheReg.In                              Premise(F255)
	S249= PC.Out=>IMMU.IEA                                      Premise(F256)
	S250= IMMU.IEA=addr+4                                       Path(S224,S249)
	S251= CP0.ASID=>IMMU.PID                                    Premise(F257)
	S252= IMMU.PID=pid                                          Path(S225,S251)
	S253= IMMU.Addr={pid,addr+4}                                IMMU-Search(S252,S250)
	S254= IAddrReg.In={pid,addr+4}                              Path(S253,S242)
	S255= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S252,S250)
	S256= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S255,S233)
	S257= ICache.Out=>IR_ID.In                                  Premise(F258)
	S258= ICache.Out=>IR_IMMU.In                                Premise(F259)
	S259= IR_DMMU2.Out=>IR_WB.In                                Premise(F260)
	S260= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F261)
	S261= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F262)
	S262= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F263)
	S263= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F264)
	S264= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F265)
	S265= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F266)
	S266= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F267)
	S267= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F268)
	S268= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F269)
	S269= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F270)
	S270= IR_EX.Out31_26=>CU_EX.Op                              Premise(F271)
	S271= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F272)
	S272= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F273)
	S273= CU_ID.IRFunc1=rT                                      Path(S218,S272)
	S274= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F274)
	S275= CU_ID.IRFunc2=rS                                      Path(S217,S274)
	S276= IR_ID.Out31_26=>CU_ID.Op                              Premise(F275)
	S277= CU_ID.Op=0                                            Path(S216,S276)
	S278= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F276)
	S279= CU_ID.IRFunc=37                                       Path(S221,S278)
	S280= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F277)
	S281= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F278)
	S282= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F279)
	S283= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F280)
	S284= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F281)
	S285= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F282)
	S286= IR_WB.Out31_26=>CU_WB.Op                              Premise(F283)
	S287= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F284)
	S288= CtrlA_EX=0                                            Premise(F285)
	S289= CtrlB_EX=0                                            Premise(F286)
	S290= CtrlALUOut_MEM=1                                      Premise(F287)
	S291= CtrlALUOut_DMMU1=0                                    Premise(F288)
	S292= CtrlALUOut_DMMU2=0                                    Premise(F289)
	S293= CtrlALUOut_WB=0                                       Premise(F290)
	S294= CtrlA_MEM=0                                           Premise(F291)
	S295= CtrlA_WB=0                                            Premise(F292)
	S296= CtrlB_MEM=0                                           Premise(F293)
	S297= CtrlB_WB=0                                            Premise(F294)
	S298= CtrlICache=0                                          Premise(F295)
	S299= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S188,S298)
	S300= CtrlIMMU=0                                            Premise(F296)
	S301= CtrlIR_DMMU1=0                                        Premise(F297)
	S302= CtrlIR_DMMU2=0                                        Premise(F298)
	S303= CtrlIR_EX=0                                           Premise(F299)
	S304= CtrlIR_ID=0                                           Premise(F300)
	S305= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S194,S304)
	S306= CtrlIR_IMMU=0                                         Premise(F301)
	S307= CtrlIR_MEM=1                                          Premise(F302)
	S308= CtrlIR_WB=0                                           Premise(F303)
	S309= CtrlGPR=0                                             Premise(F304)
	S310= GPR[rS]=a                                             GPR-Hold(S199,S309)
	S311= GPR[rT]=b                                             GPR-Hold(S200,S309)
	S312= CtrlIAddrReg=0                                        Premise(F305)
	S313= CtrlPC=0                                              Premise(F306)
	S314= CtrlPCInc=0                                           Premise(F307)
	S315= PC[CIA]=addr                                          PC-Hold(S204,S314)
	S316= PC[Out]=addr+4                                        PC-Hold(S205,S313,S314)
	S317= CtrlIMem=0                                            Premise(F308)
	S318= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S207,S317)
	S319= CtrlICacheReg=0                                       Premise(F309)
	S320= CtrlASIDIn=0                                          Premise(F310)
	S321= CtrlCP0=0                                             Premise(F311)
	S322= CP0[ASID]=pid                                         CP0-Hold(S211,S321)
	S323= CtrlEPCIn=0                                           Premise(F312)
	S324= CtrlExCodeIn=0                                        Premise(F313)
	S325= CtrlIRMux=0                                           Premise(F314)

MEM	S326= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S305)
	S327= IR_ID.Out31_26=0                                      IR-Out(S305)
	S328= IR_ID.Out25_21=rS                                     IR-Out(S305)
	S329= IR_ID.Out20_16=rT                                     IR-Out(S305)
	S330= IR_ID.Out15_11=rD                                     IR-Out(S305)
	S331= IR_ID.Out10_6=0                                       IR-Out(S305)
	S332= IR_ID.Out5_0=37                                       IR-Out(S305)
	S333= PC.CIA=addr                                           PC-Out(S315)
	S334= PC.CIA31_28=addr[31:28]                               PC-Out(S315)
	S335= PC.Out=addr+4                                         PC-Out(S316)
	S336= CP0.ASID=pid                                          CP0-Read-ASID(S322)
	S337= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F315)
	S338= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F316)
	S339= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F317)
	S340= FU.Bub_IF=>CU_IF.Bub                                  Premise(F318)
	S341= FU.Halt_IF=>CU_IF.Halt                                Premise(F319)
	S342= ICache.Hit=>CU_IF.ICacheHit                           Premise(F320)
	S343= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F321)
	S344= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F322)
	S345= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F323)
	S346= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F324)
	S347= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F325)
	S348= ICache.Hit=>FU.ICacheHit                              Premise(F326)
	S349= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F327)
	S350= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F328)
	S351= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F329)
	S352= IMMU.Addr=>IAddrReg.In                                Premise(F330)
	S353= PC.Out=>ICache.IEA                                    Premise(F331)
	S354= ICache.IEA=addr+4                                     Path(S335,S353)
	S355= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S354)
	S356= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S355,S342)
	S357= FU.ICacheHit=ICacheHit(addr+4)                        Path(S355,S348)
	S358= ICache.Out=>ICacheReg.In                              Premise(F332)
	S359= PC.Out=>IMMU.IEA                                      Premise(F333)
	S360= IMMU.IEA=addr+4                                       Path(S335,S359)
	S361= CP0.ASID=>IMMU.PID                                    Premise(F334)
	S362= IMMU.PID=pid                                          Path(S336,S361)
	S363= IMMU.Addr={pid,addr+4}                                IMMU-Search(S362,S360)
	S364= IAddrReg.In={pid,addr+4}                              Path(S363,S352)
	S365= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S362,S360)
	S366= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S365,S343)
	S367= ICache.Out=>IR_ID.In                                  Premise(F335)
	S368= ICache.Out=>IR_IMMU.In                                Premise(F336)
	S369= IR_DMMU2.Out=>IR_WB.In                                Premise(F337)
	S370= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F338)
	S371= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F339)
	S372= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F340)
	S373= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F341)
	S374= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F342)
	S375= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F343)
	S376= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F344)
	S377= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F345)
	S378= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F346)
	S379= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F347)
	S380= IR_EX.Out31_26=>CU_EX.Op                              Premise(F348)
	S381= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F349)
	S382= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F350)
	S383= CU_ID.IRFunc1=rT                                      Path(S329,S382)
	S384= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F351)
	S385= CU_ID.IRFunc2=rS                                      Path(S328,S384)
	S386= IR_ID.Out31_26=>CU_ID.Op                              Premise(F352)
	S387= CU_ID.Op=0                                            Path(S327,S386)
	S388= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F353)
	S389= CU_ID.IRFunc=37                                       Path(S332,S388)
	S390= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F354)
	S391= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F355)
	S392= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F356)
	S393= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F357)
	S394= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F358)
	S395= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F359)
	S396= IR_WB.Out31_26=>CU_WB.Op                              Premise(F360)
	S397= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F361)
	S398= CtrlA_EX=0                                            Premise(F362)
	S399= CtrlB_EX=0                                            Premise(F363)
	S400= CtrlALUOut_MEM=0                                      Premise(F364)
	S401= CtrlALUOut_DMMU1=1                                    Premise(F365)
	S402= CtrlALUOut_DMMU2=0                                    Premise(F366)
	S403= CtrlALUOut_WB=1                                       Premise(F367)
	S404= CtrlA_MEM=0                                           Premise(F368)
	S405= CtrlA_WB=1                                            Premise(F369)
	S406= CtrlB_MEM=0                                           Premise(F370)
	S407= CtrlB_WB=1                                            Premise(F371)
	S408= CtrlICache=0                                          Premise(F372)
	S409= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S299,S408)
	S410= CtrlIMMU=0                                            Premise(F373)
	S411= CtrlIR_DMMU1=1                                        Premise(F374)
	S412= CtrlIR_DMMU2=0                                        Premise(F375)
	S413= CtrlIR_EX=0                                           Premise(F376)
	S414= CtrlIR_ID=0                                           Premise(F377)
	S415= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S305,S414)
	S416= CtrlIR_IMMU=0                                         Premise(F378)
	S417= CtrlIR_MEM=0                                          Premise(F379)
	S418= CtrlIR_WB=1                                           Premise(F380)
	S419= CtrlGPR=0                                             Premise(F381)
	S420= GPR[rS]=a                                             GPR-Hold(S310,S419)
	S421= GPR[rT]=b                                             GPR-Hold(S311,S419)
	S422= CtrlIAddrReg=0                                        Premise(F382)
	S423= CtrlPC=0                                              Premise(F383)
	S424= CtrlPCInc=0                                           Premise(F384)
	S425= PC[CIA]=addr                                          PC-Hold(S315,S424)
	S426= PC[Out]=addr+4                                        PC-Hold(S316,S423,S424)
	S427= CtrlIMem=0                                            Premise(F385)
	S428= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S318,S427)
	S429= CtrlICacheReg=0                                       Premise(F386)
	S430= CtrlASIDIn=0                                          Premise(F387)
	S431= CtrlCP0=0                                             Premise(F388)
	S432= CP0[ASID]=pid                                         CP0-Hold(S322,S431)
	S433= CtrlEPCIn=0                                           Premise(F389)
	S434= CtrlExCodeIn=0                                        Premise(F390)
	S435= CtrlIRMux=0                                           Premise(F391)

WB	S436= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S415)
	S437= IR_ID.Out31_26=0                                      IR-Out(S415)
	S438= IR_ID.Out25_21=rS                                     IR-Out(S415)
	S439= IR_ID.Out20_16=rT                                     IR-Out(S415)
	S440= IR_ID.Out15_11=rD                                     IR-Out(S415)
	S441= IR_ID.Out10_6=0                                       IR-Out(S415)
	S442= IR_ID.Out5_0=37                                       IR-Out(S415)
	S443= PC.CIA=addr                                           PC-Out(S425)
	S444= PC.CIA31_28=addr[31:28]                               PC-Out(S425)
	S445= PC.Out=addr+4                                         PC-Out(S426)
	S446= CP0.ASID=pid                                          CP0-Read-ASID(S432)
	S447= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F546)
	S448= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F547)
	S449= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F548)
	S450= FU.Bub_IF=>CU_IF.Bub                                  Premise(F549)
	S451= FU.Halt_IF=>CU_IF.Halt                                Premise(F550)
	S452= ICache.Hit=>CU_IF.ICacheHit                           Premise(F551)
	S453= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F552)
	S454= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F553)
	S455= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F554)
	S456= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F555)
	S457= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F556)
	S458= ICache.Hit=>FU.ICacheHit                              Premise(F557)
	S459= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F558)
	S460= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F559)
	S461= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F560)
	S462= IMMU.Addr=>IAddrReg.In                                Premise(F561)
	S463= PC.Out=>ICache.IEA                                    Premise(F562)
	S464= ICache.IEA=addr+4                                     Path(S445,S463)
	S465= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S464)
	S466= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S465,S452)
	S467= FU.ICacheHit=ICacheHit(addr+4)                        Path(S465,S458)
	S468= ICache.Out=>ICacheReg.In                              Premise(F563)
	S469= PC.Out=>IMMU.IEA                                      Premise(F564)
	S470= IMMU.IEA=addr+4                                       Path(S445,S469)
	S471= CP0.ASID=>IMMU.PID                                    Premise(F565)
	S472= IMMU.PID=pid                                          Path(S446,S471)
	S473= IMMU.Addr={pid,addr+4}                                IMMU-Search(S472,S470)
	S474= IAddrReg.In={pid,addr+4}                              Path(S473,S462)
	S475= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S472,S470)
	S476= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S475,S453)
	S477= ICache.Out=>IR_ID.In                                  Premise(F566)
	S478= ICache.Out=>IR_IMMU.In                                Premise(F567)
	S479= IR_DMMU2.Out=>IR_WB.In                                Premise(F568)
	S480= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F569)
	S481= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F570)
	S482= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F571)
	S483= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F572)
	S484= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F573)
	S485= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F574)
	S486= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F575)
	S487= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F576)
	S488= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F577)
	S489= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F578)
	S490= IR_EX.Out31_26=>CU_EX.Op                              Premise(F579)
	S491= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F580)
	S492= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F581)
	S493= CU_ID.IRFunc1=rT                                      Path(S439,S492)
	S494= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F582)
	S495= CU_ID.IRFunc2=rS                                      Path(S438,S494)
	S496= IR_ID.Out31_26=>CU_ID.Op                              Premise(F583)
	S497= CU_ID.Op=0                                            Path(S437,S496)
	S498= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F584)
	S499= CU_ID.IRFunc=37                                       Path(S442,S498)
	S500= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F585)
	S501= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F586)
	S502= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F587)
	S503= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F588)
	S504= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F589)
	S505= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F590)
	S506= IR_WB.Out31_26=>CU_WB.Op                              Premise(F591)
	S507= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F592)
	S508= CtrlA_EX=0                                            Premise(F593)
	S509= CtrlB_EX=0                                            Premise(F594)
	S510= CtrlALUOut_MEM=0                                      Premise(F595)
	S511= CtrlALUOut_DMMU1=0                                    Premise(F596)
	S512= CtrlALUOut_DMMU2=0                                    Premise(F597)
	S513= CtrlALUOut_WB=0                                       Premise(F598)
	S514= CtrlA_MEM=0                                           Premise(F599)
	S515= CtrlA_WB=0                                            Premise(F600)
	S516= CtrlB_MEM=0                                           Premise(F601)
	S517= CtrlB_WB=0                                            Premise(F602)
	S518= CtrlICache=0                                          Premise(F603)
	S519= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S409,S518)
	S520= CtrlIMMU=0                                            Premise(F604)
	S521= CtrlIR_DMMU1=0                                        Premise(F605)
	S522= CtrlIR_DMMU2=0                                        Premise(F606)
	S523= CtrlIR_EX=0                                           Premise(F607)
	S524= CtrlIR_ID=0                                           Premise(F608)
	S525= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S415,S524)
	S526= CtrlIR_IMMU=0                                         Premise(F609)
	S527= CtrlIR_MEM=0                                          Premise(F610)
	S528= CtrlIR_WB=0                                           Premise(F611)
	S529= CtrlGPR=1                                             Premise(F612)
	S530= CtrlIAddrReg=0                                        Premise(F613)
	S531= CtrlPC=0                                              Premise(F614)
	S532= CtrlPCInc=0                                           Premise(F615)
	S533= PC[CIA]=addr                                          PC-Hold(S425,S532)
	S534= PC[Out]=addr+4                                        PC-Hold(S426,S531,S532)
	S535= CtrlIMem=0                                            Premise(F616)
	S536= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S428,S535)
	S537= CtrlICacheReg=0                                       Premise(F617)
	S538= CtrlASIDIn=0                                          Premise(F618)
	S539= CtrlCP0=0                                             Premise(F619)
	S540= CP0[ASID]=pid                                         CP0-Hold(S432,S539)
	S541= CtrlEPCIn=0                                           Premise(F620)
	S542= CtrlExCodeIn=0                                        Premise(F621)
	S543= CtrlIRMux=0                                           Premise(F622)

POST	S519= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S409,S518)
	S525= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S415,S524)
	S533= PC[CIA]=addr                                          PC-Hold(S425,S532)
	S534= PC[Out]=addr+4                                        PC-Hold(S426,S531,S532)
	S536= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S428,S535)
	S540= CP0[ASID]=pid                                         CP0-Hold(S432,S539)

