\hypertarget{reg__i2c_8h}{}\doxysection{C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/reg\+\_\+i2c.h 文件参考}
\label{reg__i2c_8h}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_i2c.h@{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_i2c.h}}


THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include \char`\"{}types.\+h\char`\"{}}\newline
\doxysubsection*{类}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_acd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5400)
\begin{DoxyCompactList}\small\item\em I2C Base Address Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5800)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x40005800 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2a3f5b5b5ac58a5e6544c26613a91853}{USENCOMBINEREGISTER}}
\begin{DoxyCompactList}\small\item\em I2C Register Structure Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{reg__i2c_8h_acd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em I2C type pointer Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_afa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{reg__i2c_8h_a04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ace5d775e1dc40925077f924790deb187}{I2\+C\+\_\+\+CR\+\_\+\+MASTER\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+CR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ae362964681e80c90fc758458c1fabe00}{I2\+C\+\_\+\+CR\+\_\+\+MASTER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ace5d775e1dc40925077f924790deb187}{I2\+C\+\_\+\+CR\+\_\+\+MASTER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C master mode enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}{I2\+C\+\_\+\+CR\+\_\+\+SPEED\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_af6a8bd1277e07111680232930b2ca1a3}{I2\+C\+\_\+\+CR\+\_\+\+SPEED}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}{I2\+C\+\_\+\+CR\+\_\+\+SPEED\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C speed mode \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a092985e757b569289989670d4c3119c4}{I2\+C\+\_\+\+CR\+\_\+\+STD}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}{I2\+C\+\_\+\+CR\+\_\+\+SPEED\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C standard speed mode \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a09b7050ab9691763d45d8711b05ed2db}{I2\+C\+\_\+\+CR\+\_\+\+FAST}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}{I2\+C\+\_\+\+CR\+\_\+\+SPEED\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C fast speed mode \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a21eed383fd27d19990c296756dec3561}{I2\+C\+\_\+\+CR\+\_\+\+SLAVE10\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ad826a8c42641312d0cfd40ef002971ad}{I2\+C\+\_\+\+CR\+\_\+\+SLAVE10}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a21eed383fd27d19990c296756dec3561}{I2\+C\+\_\+\+CR\+\_\+\+SLAVE10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C slave mode responds to 10-\/bit address \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a38f15816ca8ef8340fad8935e4bac1b0}{I2\+C\+\_\+\+CR\+\_\+\+MASTER10\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a3c63521debffe555da0f6c6d41fdf25d}{I2\+C\+\_\+\+CR\+\_\+\+MASTER10}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a38f15816ca8ef8340fad8935e4bac1b0}{I2\+C\+\_\+\+CR\+\_\+\+MASTER10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C master mode responds to 10-\/bit address \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a98f0db49d30224f1ad21eaf24e9ebdc2}{I2\+C\+\_\+\+CR\+\_\+\+REPEN\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a164d425765ba6e1066cd8e40e688dd46}{I2\+C\+\_\+\+CR\+\_\+\+REPEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a98f0db49d30224f1ad21eaf24e9ebdc2}{I2\+C\+\_\+\+CR\+\_\+\+REPEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Enable send RESTART \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abd21abcefb915bc11f77746c27d83bd7}{I2\+C\+\_\+\+CR\+\_\+\+SLAVEDIS\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a1e9956a6cccc2af3abb7a0ba5a98c75a}{I2\+C\+\_\+\+CR\+\_\+\+SLAVEDIS}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abd21abcefb915bc11f77746c27d83bd7}{I2\+C\+\_\+\+CR\+\_\+\+SLAVEDIS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C slave mode disable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ae50f31bfa7955bd3832e3b76091f0910}{I2\+C\+\_\+\+CR\+\_\+\+STOPINT\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a966e9399268b40a21a4c26efc5184cdf}{I2\+C\+\_\+\+CR\+\_\+\+STOPINT}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ae50f31bfa7955bd3832e3b76091f0910}{I2\+C\+\_\+\+CR\+\_\+\+STOPINT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Generate STOP interrupt in slave mode \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a1636929ad6738f80af93f363786733f2}{I2\+C\+\_\+\+CR\+\_\+\+EMPINT\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0fb64d0a0fe7751e505a3502b529b62c}{I2\+C\+\_\+\+CR\+\_\+\+EMPINT}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a1636929ad6738f80af93f363786733f2}{I2\+C\+\_\+\+CR\+\_\+\+EMPINT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C TX\+\_\+\+EMPTY interrupt \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0ca0e21211f1032893e172a85c742553}{I2\+C\+\_\+\+CR\+\_\+\+STOP\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aeea989e0eb82398bfb64dc991b6aada9}{I2\+C\+\_\+\+CR\+\_\+\+STOP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a0ca0e21211f1032893e172a85c742553}{I2\+C\+\_\+\+CR\+\_\+\+STOP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em STOP signal enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aaa0e068ba396d79edf5db058870cbbd5}{I2\+C\+\_\+\+CR\+\_\+\+RESTART\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2ad257a6a681772d481f5fd561c92392}{I2\+C\+\_\+\+CR\+\_\+\+RESTART}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aaa0e068ba396d79edf5db058870cbbd5}{I2\+C\+\_\+\+CR\+\_\+\+RESTART\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RESTART signal enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a89c71bc631f32d2197d70b358e427bbb}{I2\+C\+\_\+\+CR\+\_\+\+SLV\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+DIS\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a9c35560992a9ea80b8fda203c0c1b61a}{I2\+C\+\_\+\+CR\+\_\+\+SLV\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+DIS}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a89c71bc631f32d2197d70b358e427bbb}{I2\+C\+\_\+\+CR\+\_\+\+SLV\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+DIS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C as a slave \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ac2929d8a71a8fe9dde40f4bd6ea05f58}{I2\+C\+\_\+\+CR\+\_\+\+PADSEL\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a93ea3bcd96a215f7f13ff45c4eb1b9b5}{I2\+C\+\_\+\+CR\+\_\+\+PADSEL}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ac2929d8a71a8fe9dde40f4bd6ea05f58}{I2\+C\+\_\+\+CR\+\_\+\+PADSEL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PAD mode select \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab63ef903c11c328f591682ce7d2b9377}{I2\+C\+\_\+\+TAR\+\_\+\+ADDR\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+TAR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a967c184650624ccf22bf6dbe788cc22a}{I2\+C\+\_\+\+TAR\+\_\+\+ADDR}}~(0x03\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab63ef903c11c328f591682ce7d2b9377}{I2\+C\+\_\+\+TAR\+\_\+\+ADDR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Target address for master mode \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a666e1e4642b0d8c82222d08bda9aafb8}{I2\+C\+\_\+\+TAR\+\_\+\+GC\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ac68f91fab13bbf39577ff0b9ec191944}{I2\+C\+\_\+\+TAR\+\_\+\+GC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a666e1e4642b0d8c82222d08bda9aafb8}{I2\+C\+\_\+\+TAR\+\_\+\+GC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em General Call or START byte \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2547c410448261babe981e8eef7e96f3}{I2\+C\+\_\+\+TAR\+\_\+\+SPECIAL\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_af529858f9152855bbd3e5ebd84e71106}{I2\+C\+\_\+\+TAR\+\_\+\+SPECIAL}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a2547c410448261babe981e8eef7e96f3}{I2\+C\+\_\+\+TAR\+\_\+\+SPECIAL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Special command enable like General Call or START byte \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abf67136b84a2e5a9b97483122e991c5d}{I2\+C\+\_\+\+SAR\+\_\+\+ADDR\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+SAR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a403c6c28873a5814b3e8ee7c60265d9d}{I2\+C\+\_\+\+SAR\+\_\+\+ADDR}}~(0x03\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abf67136b84a2e5a9b97483122e991c5d}{I2\+C\+\_\+\+SAR\+\_\+\+ADDR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Slave address \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a1be8baaa43c1a907935cc2f6601f56ad}{I2\+C\+\_\+\+DR\+\_\+\+DAT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+DR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a291a7411376e2d6dc8a966733e7a5042}{I2\+C\+\_\+\+DR\+\_\+\+DAT}}~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a1be8baaa43c1a907935cc2f6601f56ad}{I2\+C\+\_\+\+DR\+\_\+\+DAT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em The data to be transmitted or received \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a43457b8005937cab5f18ac55832f6ec1}{I2\+C\+\_\+\+DR\+\_\+\+CMD\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a6a0b84abec34ff1cd6a68bbced4a478a}{I2\+C\+\_\+\+DR\+\_\+\+CMD}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a43457b8005937cab5f18ac55832f6ec1}{I2\+C\+\_\+\+DR\+\_\+\+CMD\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read or write command \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab7bfeac488fb948a6e2c03652e16e261}{I2\+C\+\_\+\+SSHR\+\_\+\+CNT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+SSHR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a1f4c738d44e1e7eb947551b63feff6f1}{I2\+C\+\_\+\+SSHR\+\_\+\+CNT}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab7bfeac488fb948a6e2c03652e16e261}{I2\+C\+\_\+\+SSHR\+\_\+\+CNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SCL clock high period count for standard speed \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a98a6413e113e91a72c64535673a3bd4c}{I2\+C\+\_\+\+SSLR\+\_\+\+CNT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+SSLR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a8cd118f953bae6aecbfc88ea858de918}{I2\+C\+\_\+\+SSLR\+\_\+\+CNT}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a98a6413e113e91a72c64535673a3bd4c}{I2\+C\+\_\+\+SSLR\+\_\+\+CNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SCL clock low period count for standard speed \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a1385ee36c4ff29251109bc18e27c4b20}{I2\+C\+\_\+\+FSHR\+\_\+\+CNT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+FSHR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aea6052a879c34443721f6641d0887b42}{I2\+C\+\_\+\+FSHR\+\_\+\+CNT}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a1385ee36c4ff29251109bc18e27c4b20}{I2\+C\+\_\+\+FSHR\+\_\+\+CNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SCL clock high period count for fast speed \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a03e41e4f76e4fb9c393e8c1b3fa54cdc}{I2\+C\+\_\+\+FSLR\+\_\+\+CNT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+FSLR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2f917de462734313f48e3c77dd81fd12}{I2\+C\+\_\+\+FSLR\+\_\+\+CNT}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a03e41e4f76e4fb9c393e8c1b3fa54cdc}{I2\+C\+\_\+\+FSLR\+\_\+\+CNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SCL clock low period count for fast speed \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ac4c95de562903fd1f6d895f89eb9e2d3}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+ISR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a12788608aa1389a705043d12c3c0b9a2}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+UNDER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ac4c95de562903fd1f6d895f89eb9e2d3}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+UNDER interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a37d95f2d540a83aace98851e1e6275c3}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aeabf688775d41400c8c05e558064c62d}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+OVER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a37d95f2d540a83aace98851e1e6275c3}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+OVER interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a07ddc9a983a25b758f29ab78cff243ce}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a4506112a268c5fae8d3b8f282ae2dc0a}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+FULL}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a07ddc9a983a25b758f29ab78cff243ce}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+FULL interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a43150d9d229e1c283d787ac6a430c100}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a7daa3fc0040144c7dae9d013eb9df4eb}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+OVER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a43150d9d229e1c283d787ac6a430c100}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+OVER interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a151cea47a2a5c6f9d185fc6ce9244bae}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abcfaa73a14271764963af50f88a31223}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+EMPTY}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a151cea47a2a5c6f9d185fc6ce9244bae}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+EMPTY interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ad6106c5ecc8d55982d3d1ee2be50a2fc}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0028c788ac6de356f3a9bc973792e3e3}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+REQ}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ad6106c5ecc8d55982d3d1ee2be50a2fc}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+REQ interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_adc693dcbcde1c407c5a3beaa01342d2e}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abee1f593b03cd1d57f9809e9dce71a9a}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+ABRT}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_adc693dcbcde1c407c5a3beaa01342d2e}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+ABRT interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a4030dc1e4b0f2ad5b24b2b663ec41167}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2c7822c62289930bb8c8341f9ac9d66b}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+DONE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a4030dc1e4b0f2ad5b24b2b663ec41167}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+DONE interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a4f170cb2adfa6542e9524cc0e63316c4}{I2\+C\+\_\+\+ISR\+\_\+\+ACTIV\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ae065ce16ec2fce3f8ac0235b5c5ff67f}{I2\+C\+\_\+\+ISR\+\_\+\+ACTIV}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a4f170cb2adfa6542e9524cc0e63316c4}{I2\+C\+\_\+\+ISR\+\_\+\+ACTIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ACTIVITY interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_af452d4f9f56023051a09497201ec3215}{I2\+C\+\_\+\+ISR\+\_\+\+STOP\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a4947fcb3a81c5e8d1b9a934867ab0058}{I2\+C\+\_\+\+ISR\+\_\+\+STOP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_af452d4f9f56023051a09497201ec3215}{I2\+C\+\_\+\+ISR\+\_\+\+STOP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em STOP\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ae902e2dbff045438a71d27cd93ae7ac1}{I2\+C\+\_\+\+ISR\+\_\+\+START\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a96fd0704e89ee3d712fa100c57a3eea2}{I2\+C\+\_\+\+ISR\+\_\+\+START}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ae902e2dbff045438a71d27cd93ae7ac1}{I2\+C\+\_\+\+ISR\+\_\+\+START\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em START\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abbff928709cd218928b9ac82e3622ae1}{I2\+C\+\_\+\+ISR\+\_\+\+GC\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a37cb28637ed1d8a129fbd95edb220aa4}{I2\+C\+\_\+\+ISR\+\_\+\+GC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abbff928709cd218928b9ac82e3622ae1}{I2\+C\+\_\+\+ISR\+\_\+\+GC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GEN\+\_\+\+CALL interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aea3c34cb2ff3107dac4dafc3d3fb1371}{I2\+C\+\_\+\+ISR\+\_\+\+RESTART\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aab6e6406e51e5129fc8760591a0a918a}{I2\+C\+\_\+\+ISR\+\_\+\+RESTART}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aea3c34cb2ff3107dac4dafc3d3fb1371}{I2\+C\+\_\+\+ISR\+\_\+\+RESTART\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RESTART\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a94eedb18a5143ad92b9176e9918d19b4}{I2\+C\+\_\+\+ISR\+\_\+\+HOLD\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a8d73878ea34fda8cc4c5ba65d7d5f89d}{I2\+C\+\_\+\+ISR\+\_\+\+HOLD}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a94eedb18a5143ad92b9176e9918d19b4}{I2\+C\+\_\+\+ISR\+\_\+\+HOLD\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MST\+\_\+\+ON\+\_\+\+HOLD interrupt status ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a6956878daf0ad2066c38b673e8fd5347}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a67f84d43f6c95bb812d272fb33953f74}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+UNDER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a6956878daf0ad2066c38b673e8fd5347}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+UNDER interrupt mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aaf1fb09f4ae1df56b573f977907e74e0}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_af436ca878a8aa87a3c1c60113e6a28a3}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+OVER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aaf1fb09f4ae1df56b573f977907e74e0}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+OVER interrupt mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abd9589da77a83c8b016a23ae41273fe8}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ac7500a395714f23c38a77d2b29656493}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+FULL}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abd9589da77a83c8b016a23ae41273fe8}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+FULL interrupt mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a4a9a7b9c1d053351820cede5acbaf47c}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_acf751dbc2d269ef2b5f34ae5bf80175d}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+OVER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a4a9a7b9c1d053351820cede5acbaf47c}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+OVER interrupt mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a845e0e53de78c07017792ecb4dd8bf2c}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a03fd43a3a2cd69a4292f69ab8af9768c}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+EMPTY}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a845e0e53de78c07017792ecb4dd8bf2c}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+EMPTY interrupt mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a4c4f68055e89addd105ea571e39e5bcc}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a9f2da224ee247b38d1ebef35b285dec0}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+REQ}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a4c4f68055e89addd105ea571e39e5bcc}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+REQ interrupt mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab5dafc82b739106f625f8c9a47664899}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a8e61f260bb281c545ee64d407edf6537}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+ABRT}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab5dafc82b739106f625f8c9a47664899}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+ABRT interrupt mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ad8e31a5e0723f5f9380928d372dd0213}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a21091fcc0c8d85515a724023ae76e2bb}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+DONE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ad8e31a5e0723f5f9380928d372dd0213}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+DONE interrupt mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abb02872e2b0bc5cdf32a832c641bc9ab}{I2\+C\+\_\+\+IMR\+\_\+\+ACTIV\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2f55be966125f7745a826889e297fd4e}{I2\+C\+\_\+\+IMR\+\_\+\+ACTIV}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abb02872e2b0bc5cdf32a832c641bc9ab}{I2\+C\+\_\+\+IMR\+\_\+\+ACTIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ACTIVITY interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_af65da5bedad9274de5c7e262c020dea6}{I2\+C\+\_\+\+IMR\+\_\+\+STOP\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a01519274154d660610a7a82b3deeaeff}{I2\+C\+\_\+\+IMR\+\_\+\+STOP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_af65da5bedad9274de5c7e262c020dea6}{I2\+C\+\_\+\+IMR\+\_\+\+STOP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em STOP\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aeabd4ff4297ed6764a5abd2ed4a864e7}{I2\+C\+\_\+\+IMR\+\_\+\+START\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a56bb267f0d8fc136a0d7dcd5180f452b}{I2\+C\+\_\+\+IMR\+\_\+\+START}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aeabd4ff4297ed6764a5abd2ed4a864e7}{I2\+C\+\_\+\+IMR\+\_\+\+START\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em START\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab0a4ce9f1083a2fe9b3781350b56e4dd}{I2\+C\+\_\+\+IMR\+\_\+\+GC\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a8b834f0cf89a5f60eedd07bfac40ca93}{I2\+C\+\_\+\+IMR\+\_\+\+GC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab0a4ce9f1083a2fe9b3781350b56e4dd}{I2\+C\+\_\+\+IMR\+\_\+\+GC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GEN\+\_\+\+CALL interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a5b2d49eed2e1d149e3292d7a3132e1ac}{I2\+C\+\_\+\+IMR\+\_\+\+RESTART\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab28668989f1692a3d170f32657bff760}{I2\+C\+\_\+\+IMR\+\_\+\+RESTART}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a5b2d49eed2e1d149e3292d7a3132e1ac}{I2\+C\+\_\+\+IMR\+\_\+\+RESTART\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RESTART\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a6ef739cec6cf72533d63119705017946}{I2\+C\+\_\+\+IMR\+\_\+\+HOLD\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ae08e767b42beff1ed51c2a04a5cbff65}{I2\+C\+\_\+\+IMR\+\_\+\+HOLD}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a6ef739cec6cf72533d63119705017946}{I2\+C\+\_\+\+IMR\+\_\+\+HOLD\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MST\+\_\+\+ON\+\_\+\+HOLD interrupt status ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a9ef5e3870576b00abc6b4f477289f5b2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a20b9c8c3046007be505d682ce4dc9d00}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+UNDER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a9ef5e3870576b00abc6b4f477289f5b2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+UNDER raw interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0336d69d0c755ebdfe215850291e60d2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a74bbd5e3d562642de9fc1b82d2cf2d88}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+OVER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a0336d69d0c755ebdfe215850291e60d2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+OVER raw interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a395ac288be8adfea9ea309c90a518841}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a26697744a9b3675155f01e8be71b94b8}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+FULL}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a395ac288be8adfea9ea309c90a518841}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+FULL raw interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2aba49cf49143c08579e6577153fd563}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a921d850a3ab3821acf23f69c297bf772}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+OVER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a2aba49cf49143c08579e6577153fd563}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+OVER raw interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a5fb7e14fd02e3e604e0a5a6bd56de3e8}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a43c49ebab96d91dbe14c7eb422b0f3a4}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+EMPTY}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a5fb7e14fd02e3e604e0a5a6bd56de3e8}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+EMPTY raw interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab94fc9ced37f1861b6214aa92bd3eeb2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a793c679b3b342e3fe77b8551a52cd259}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+REQ}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab94fc9ced37f1861b6214aa92bd3eeb2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+REQ raw interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0bcc39394f338576e3fe39a0729b52f6}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_adbc936c67188eb383192ff180cfaaa29}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+ABRT}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a0bcc39394f338576e3fe39a0729b52f6}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TX\+\_\+\+ABRT raw interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aedccc2039a8a74943be4a2a522ae4416}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a45eacd1828ba1daf8bd0e70e032f1142}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+DONE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aedccc2039a8a74943be4a2a522ae4416}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RX\+\_\+\+DONE raw interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab24d7f59a7fc6e155522503507420b0e}{I2\+C\+\_\+\+RAWISR\+\_\+\+ACTIV\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a7e13da4c4dec5dfffa56766e905d4c55}{I2\+C\+\_\+\+RAWISR\+\_\+\+ACTIV}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab24d7f59a7fc6e155522503507420b0e}{I2\+C\+\_\+\+RAWISR\+\_\+\+ACTIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ACTIVITY interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ae8af4472c21467cfcdf279058c4164e0}{I2\+C\+\_\+\+RAWISR\+\_\+\+STOP\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aaecb0de3a3d92a4946a558b7eb35789c}{I2\+C\+\_\+\+RAWISR\+\_\+\+STOP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ae8af4472c21467cfcdf279058c4164e0}{I2\+C\+\_\+\+RAWISR\+\_\+\+STOP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em STOP\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a112f085acb249c89fedcac2a61a6b8bb}{I2\+C\+\_\+\+RAWISR\+\_\+\+START\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2597fc0e9ea22d369342374029373de5}{I2\+C\+\_\+\+RAWISR\+\_\+\+START}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a112f085acb249c89fedcac2a61a6b8bb}{I2\+C\+\_\+\+RAWISR\+\_\+\+START\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em START\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a42c4984dd810355cc9cde428416eb872}{I2\+C\+\_\+\+RAWISR\+\_\+\+GC\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2290105d21eb0b1d5e71bc35a13bd84a}{I2\+C\+\_\+\+RAWISR\+\_\+\+GC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a42c4984dd810355cc9cde428416eb872}{I2\+C\+\_\+\+RAWISR\+\_\+\+GC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GEN\+\_\+\+CALL interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aad3caa10e759aa1c0db3743ee16717ec}{I2\+C\+\_\+\+RAWISR\+\_\+\+RESTART\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a6742702ca79ddd8d27b0fb49d22fc93e}{I2\+C\+\_\+\+RAWISR\+\_\+\+RESTART}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aad3caa10e759aa1c0db3743ee16717ec}{I2\+C\+\_\+\+RAWISR\+\_\+\+RESTART\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RESTART\+\_\+\+DET interrupt status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a998a248880021dddf675734a4ddf828e}{I2\+C\+\_\+\+RAWISR\+\_\+\+HOLD\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_adf1a76d63e1763588cdfe5206e339fb9}{I2\+C\+\_\+\+RAWISR\+\_\+\+HOLD}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a998a248880021dddf675734a4ddf828e}{I2\+C\+\_\+\+RAWISR\+\_\+\+HOLD\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MST\+\_\+\+ON\+\_\+\+HOLD interrupt status ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aaed6a4e74a4634fca396bafdfe69147d}{I2\+C\+\_\+\+RXTLR\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a20f5caf8887eff0ddda8904ae8265a33}{I2\+C\+\_\+\+RXTLR\+\_\+\+TL}}~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aaed6a4e74a4634fca396bafdfe69147d}{I2\+C\+\_\+\+RXTLR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Receive FIFO threshold level \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_afc8e4c11c580106ba104de20fcb7cabf}{I2\+C\+\_\+\+TXTLR\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+TXTLR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a7c50429caae2b42b06378f2dd1f93660}{I2\+C\+\_\+\+TXTLR\+\_\+\+TL}}~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_afc8e4c11c580106ba104de20fcb7cabf}{I2\+C\+\_\+\+TXTLR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Transmit FIFO threshold level \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aa1d9cda23bf87c1a28fabd13a322201d}{I2\+C\+\_\+\+ICR\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+ICR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_acdde8413b2b3e1fa72d7985497c89ed5}{I2\+C\+\_\+\+ICR}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aa1d9cda23bf87c1a28fabd13a322201d}{I2\+C\+\_\+\+ICR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the combined interrupt, all individual interrupts \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ad538b9f1571d2a94f7bf0be17b9bd8b2}{I2\+C\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+RX\+\_\+\+UNDER Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0f6950d1984ee99ee8c4e622f75a1966}{I2\+C\+\_\+\+RX\+\_\+\+UNDER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ad538b9f1571d2a94f7bf0be17b9bd8b2}{I2\+C\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the RX\+\_\+\+UNDER interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a92420978653e6a98dd0042a3fccf4abf}{I2\+C\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+RX\+\_\+\+OVER Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2acb84ccf98b04d833a1d9cbf2087b4c}{I2\+C\+\_\+\+RX\+\_\+\+OVER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a92420978653e6a98dd0042a3fccf4abf}{I2\+C\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the RX\+\_\+\+OVER interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abea0427883ea0e45f118d5b581a9363d}{I2\+C\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a94ac4f40d2ec363dbf1df04060148616}{I2\+C\+\_\+\+TX\+\_\+\+OVER}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abea0427883ea0e45f118d5b581a9363d}{I2\+C\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the TX\+\_\+\+OVER interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a7cfabc5888c3fa495c44ae9c28bb0633}{I2\+C\+\_\+\+RD\+\_\+\+REQ\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+RD\+\_\+\+REQ Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a33c85be470db21eb5508027d0832cde3}{I2\+C\+\_\+\+RD\+\_\+\+REQ}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a7cfabc5888c3fa495c44ae9c28bb0633}{I2\+C\+\_\+\+RD\+\_\+\+REQ\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the RD\+\_\+\+REQ interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_adc586fb9f630fdff4767c67db7da30ad}{I2\+C\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+TX\+\_\+\+ABRT Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a6b0b4a92aebae07748a758ae65a9b528}{I2\+C\+\_\+\+TX\+\_\+\+ABRT}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_adc586fb9f630fdff4767c67db7da30ad}{I2\+C\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the TX\+\_\+\+ABRT interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a57eb9105d91067bc2ea5e49407696778}{I2\+C\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+RX\+\_\+\+DONE Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a2c1f6c83f33298f5f2ab5d3ab5117780}{I2\+C\+\_\+\+RX\+\_\+\+DONE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a57eb9105d91067bc2ea5e49407696778}{I2\+C\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the RX\+\_\+\+DONE interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aadb380eb7481df2d5dc16616e02221b2}{I2\+C\+\_\+\+ACTIV\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+ACTIV Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ac87a5dc3029bbe21b7ffc2fdea1e34d0}{I2\+C\+\_\+\+ACTIV}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aadb380eb7481df2d5dc16616e02221b2}{I2\+C\+\_\+\+ACTIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the ACTIVITY interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_af7b2c233b353f00760abb82c8078b7bc}{I2\+C\+\_\+\+STOP\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ae97924b7877c5f26955e82ab97470b95}{I2\+C\+\_\+\+STOP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_af7b2c233b353f00760abb82c8078b7bc}{I2\+C\+\_\+\+STOP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the STOP\+\_\+\+DET interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_afab3258d7d360afd596d4cb6eb53cd2a}{I2\+C\+\_\+\+START\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+START Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a4b22ba2f26e18d7a0b9b8d91c9ff1cb8}{I2\+C\+\_\+\+START}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_afab3258d7d360afd596d4cb6eb53cd2a}{I2\+C\+\_\+\+START\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the START\+\_\+\+DET interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a491c89d11532c6a4e29a39615b0aaf88}{I2\+C\+\_\+\+GC\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+GC Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a236fdef293bb216e18505b480d37579d}{I2\+C\+\_\+\+GC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a491c89d11532c6a4e29a39615b0aaf88}{I2\+C\+\_\+\+GC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read this register to clear the GEN\+\_\+\+CALL interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aad7078ff511745b2026f178bb5dc632b}{I2\+C\+\_\+\+ENR\+\_\+\+ENABLE\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+ENR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a8645cc44a8b4d03a93a65b8520739cf0}{I2\+C\+\_\+\+ENR\+\_\+\+ENABLE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aad7078ff511745b2026f178bb5dc632b}{I2\+C\+\_\+\+ENR\+\_\+\+ENABLE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C mode enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aeb5c1fea577c1130b498662fd09dcaf1}{I2\+C\+\_\+\+ENR\+\_\+\+ABORT\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a524398b52d5601b6f48702b4e16e5e36}{I2\+C\+\_\+\+ENR\+\_\+\+ABORT}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aeb5c1fea577c1130b498662fd09dcaf1}{I2\+C\+\_\+\+ENR\+\_\+\+ABORT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C transfer abort \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab00a7f1e1fc9fe8d1d20581ba605a2a4}{I2\+C\+\_\+\+SR\+\_\+\+ACTIV\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+SR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a57199c9275182c02f9f1031e42d0519e}{I2\+C\+\_\+\+SR\+\_\+\+ACTIV}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab00a7f1e1fc9fe8d1d20581ba605a2a4}{I2\+C\+\_\+\+SR\+\_\+\+ACTIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C activity status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ac7629df4eee4510eeae5038d9edde488}{I2\+C\+\_\+\+SR\+\_\+\+TFNF\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a07c6b228471f824ccf63653a78f04243}{I2\+C\+\_\+\+SR\+\_\+\+TFNF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ac7629df4eee4510eeae5038d9edde488}{I2\+C\+\_\+\+SR\+\_\+\+TFNF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Transmit FIFO not full \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aa1758341f9e67a2463c0aaa8ee54910e}{I2\+C\+\_\+\+SR\+\_\+\+TFE\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a1257a7a8476d8aa1d8319888a9edf69f}{I2\+C\+\_\+\+SR\+\_\+\+TFE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aa1758341f9e67a2463c0aaa8ee54910e}{I2\+C\+\_\+\+SR\+\_\+\+TFE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Transmit FIFO completely empty \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a28e4c6636396de55f4edf7381b092364}{I2\+C\+\_\+\+SR\+\_\+\+RFNE\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a9130f64a09a9e2f8aba40d9d02bb007c}{I2\+C\+\_\+\+SR\+\_\+\+RFNE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a28e4c6636396de55f4edf7381b092364}{I2\+C\+\_\+\+SR\+\_\+\+RFNE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Receive FIFO not empty \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a9dc21cba24fe0762de85dba08135d9c9}{I2\+C\+\_\+\+SR\+\_\+\+RFF\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a8592ea6565bae2047d97e9c3dd5906f7}{I2\+C\+\_\+\+SR\+\_\+\+RFF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a9dc21cba24fe0762de85dba08135d9c9}{I2\+C\+\_\+\+SR\+\_\+\+RFF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Receive FIFO completely full \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aa5eb6d9a5b9fc9bbced4eef8487ae641}{I2\+C\+\_\+\+SR\+\_\+\+MST\+\_\+\+ACTIV\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a7d398e2359345af79780cd3d9d24355e}{I2\+C\+\_\+\+SR\+\_\+\+MST\+\_\+\+ACTIV}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aa5eb6d9a5b9fc9bbced4eef8487ae641}{I2\+C\+\_\+\+SR\+\_\+\+MST\+\_\+\+ACTIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Master FSM activity status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aba740a217e30c684d34f6736cc4f6d77}{I2\+C\+\_\+\+SR\+\_\+\+SLV\+\_\+\+ACTIV\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab43a6bf7c8a4785b7fcbe7ef18aff57d}{I2\+C\+\_\+\+SR\+\_\+\+SLV\+\_\+\+ACTIV}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aba740a217e30c684d34f6736cc4f6d77}{I2\+C\+\_\+\+SR\+\_\+\+SLV\+\_\+\+ACTIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Slave FSM activity status \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aec800ec4b7bdceaf5d33b87362be0a02}{I2\+C\+\_\+\+TXFLR\+\_\+\+CNT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+TXFLR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0da5a40ec1ca017dda4d3c52176b0fec}{I2\+C\+\_\+\+TXFLR\+\_\+\+CNT}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aec800ec4b7bdceaf5d33b87362be0a02}{I2\+C\+\_\+\+TXFLR\+\_\+\+CNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Number of valid data in the transmit FIFO \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ad42d47c5fe8265c9c8b65a81fe8dad05}{I2\+C\+\_\+\+RXFLR\+\_\+\+CNT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+RXFLR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abd7e5bdcb5afd362b0ed3872cadef7a6}{I2\+C\+\_\+\+RXFLR\+\_\+\+CNT}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ad42d47c5fe8265c9c8b65a81fe8dad05}{I2\+C\+\_\+\+RXFLR\+\_\+\+CNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Number of valid data in the receive FIFO \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a55bafb622375858a10f232717d5114c3}{I2\+C\+\_\+\+HOLD\+\_\+\+TXCNT\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+HOLD Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a79cf28d6f2f7ade2060703c0ea314852}{I2\+C\+\_\+\+HOLD\+\_\+\+TXCNT}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a55bafb622375858a10f232717d5114c3}{I2\+C\+\_\+\+HOLD\+\_\+\+TXCNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SDA hold time when I2C acts as a transmit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a7eea3f5c9597c28701e031edaec181ce}{I2\+C\+\_\+\+HOLD\+\_\+\+RXCNT\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_afb61803cf2eefcabeffb18aeb7650de8}{I2\+C\+\_\+\+HOLD\+\_\+\+RXCNT}}~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a7eea3f5c9597c28701e031edaec181ce}{I2\+C\+\_\+\+HOLD\+\_\+\+RXCNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SDA hold time when I2C acts as a receiver \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0a3301eb31175451c66914d047c30271}{I2\+C\+\_\+\+DMA\+\_\+\+RXEN\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+DMA Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_aae0dae4784e4cbb3d9e69ee73f3fd191}{I2\+C\+\_\+\+DMA\+\_\+\+RXEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a0a3301eb31175451c66914d047c30271}{I2\+C\+\_\+\+DMA\+\_\+\+RXEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Receive DMA enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abdd9eafeda5081bbb6ef3fced6efcb28}{I2\+C\+\_\+\+DMA\+\_\+\+TXEN\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a0857728eb57879d6de49ab2d72451caa}{I2\+C\+\_\+\+DMA\+\_\+\+TXEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abdd9eafeda5081bbb6ef3fced6efcb28}{I2\+C\+\_\+\+DMA\+\_\+\+TXEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Transmit DMA enable ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab957a9b0c6e8c7898db6c4d534cbd96e}{I2\+C\+\_\+\+SETUP\+\_\+\+CNT\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a30fac4fe21f1ac7b9e86eb8f480b536d}{I2\+C\+\_\+\+SETUP\+\_\+\+CNT}}~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab957a9b0c6e8c7898db6c4d534cbd96e}{I2\+C\+\_\+\+SETUP\+\_\+\+CNT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SDA setup \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a93bb185b1b2c4a14e5da006a3a291d43}{I2\+C\+\_\+\+GCR\+\_\+\+GC\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em I2\+C\+\_\+\+GCR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_abb627d2bb082dab2589b1dabafb05a5f}{I2\+C\+\_\+\+GCR\+\_\+\+GC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a93bb185b1b2c4a14e5da006a3a291d43}{I2\+C\+\_\+\+GCR\+\_\+\+GC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ACK general call \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__i2c_8h_af2a9f7ebe394ac114e6bd85cb6a12972}{I2\+C\+\_\+\+SLVMASK\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_ab259b0edf62bab1cbe9b7c0d97acbd2a}{I2\+C\+\_\+\+SLVMASK}}~(0x3\+FFU $<$$<$\mbox{\hyperlink{reg__i2c_8h_af2a9f7ebe394ac114e6bd85cb6a12972}{I2\+C\+\_\+\+SLVMASK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a4028553bc532eab371412e3ffa895700}{I2\+C\+\_\+\+SLVRCVADDR\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__i2c_8h_a7da3e0d30729a82d6a5908638cfe3518}{I2\+C\+\_\+\+SLVRCVADDR}}~(0x3\+FFU $<$$<$\mbox{\hyperlink{reg__i2c_8h_a4028553bc532eab371412e3ffa895700}{I2\+C\+\_\+\+SLVRCVADDR\+\_\+\+Pos}})
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY. 

\begin{DoxyAuthor}{作者}
AE TEAM 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/\+OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.

\doxysubsubsection*{\begin{center} COPYRIGHT MINDMOTION \end{center} }

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 中定义.



\doxysubsection{宏定义说明}
\mbox{\Hypertarget{reg__i2c_8h_ab45d257574da6fe1f091cc45b7eda6cc}\label{reg__i2c_8h_ab45d257574da6fe1f091cc45b7eda6cc}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{reg__i2c_8h_acd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



I2C type pointer Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00298}{298}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_acd72dbffb1738ca87c838545c4eb85a3}\label{reg__i2c_8h_acd72dbffb1738ca87c838545c4eb85a3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C1\_BASE}{I2C1\_BASE}}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5400)}



I2C Base Address Definition 

Base Address\+: 0x40005400 

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00047}{47}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_afa60ac20c1921ef1002083bb3e1f5d16}\label{reg__i2c_8h_afa60ac20c1921ef1002083bb3e1f5d16}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C2}{I2C2}}
{\footnotesize\ttfamily \#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}$\ast$)\mbox{\hyperlink{reg__i2c_8h_a04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00299}{299}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a04bda70f25c795fb79f163b633ad4a5d}\label{reg__i2c_8h_a04bda70f25c795fb79f163b633ad4a5d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C2\_BASE}{I2C2\_BASE}}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5800)}



Base Address\+: 0x40005800 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00048}{48}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ac87a5dc3029bbe21b7ffc2fdea1e34d0}\label{reg__i2c_8h_ac87a5dc3029bbe21b7ffc2fdea1e34d0}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ACTIV@{I2C\_ACTIV}}
\index{I2C\_ACTIV@{I2C\_ACTIV}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ACTIV}{I2C\_ACTIV}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ACTIV~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aadb380eb7481df2d5dc16616e02221b2}{I2\+C\+\_\+\+ACTIV\+\_\+\+Pos}})}



Read this register to clear the ACTIVITY interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register ///////////////////////////////////////////////////////////////////////////// 

I2\+C\+\_\+\+STOP Register Bit Definition 

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00538}{538}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aadb380eb7481df2d5dc16616e02221b2}\label{reg__i2c_8h_aadb380eb7481df2d5dc16616e02221b2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ACTIV\_Pos@{I2C\_ACTIV\_Pos}}
\index{I2C\_ACTIV\_Pos@{I2C\_ACTIV\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ACTIV\_Pos}{I2C\_ACTIV\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ACTIV\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+ACTIV Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00534}{534}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0fb64d0a0fe7751e505a3502b529b62c}\label{reg__i2c_8h_a0fb64d0a0fe7751e505a3502b529b62c}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_EMPINT@{I2C\_CR\_EMPINT}}
\index{I2C\_CR\_EMPINT@{I2C\_CR\_EMPINT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_EMPINT}{I2C\_CR\_EMPINT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+EMPINT~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a1636929ad6738f80af93f363786733f2}{I2\+C\+\_\+\+CR\+\_\+\+EMPINT\+\_\+\+Pos}})}



I2C TX\+\_\+\+EMPTY interrupt 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00323}{323}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a1636929ad6738f80af93f363786733f2}\label{reg__i2c_8h_a1636929ad6738f80af93f363786733f2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_EMPINT\_Pos@{I2C\_CR\_EMPINT\_Pos}}
\index{I2C\_CR\_EMPINT\_Pos@{I2C\_CR\_EMPINT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_EMPINT\_Pos}{I2C\_CR\_EMPINT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+EMPINT\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00322}{322}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a09b7050ab9691763d45d8711b05ed2db}\label{reg__i2c_8h_a09b7050ab9691763d45d8711b05ed2db}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_FAST@{I2C\_CR\_FAST}}
\index{I2C\_CR\_FAST@{I2C\_CR\_FAST}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_FAST}{I2C\_CR\_FAST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+FAST~(0x02U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}{I2\+C\+\_\+\+CR\+\_\+\+SPEED\+\_\+\+Pos}})}



I2C fast speed mode 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00311}{311}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ae362964681e80c90fc758458c1fabe00}\label{reg__i2c_8h_ae362964681e80c90fc758458c1fabe00}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_MASTER@{I2C\_CR\_MASTER}}
\index{I2C\_CR\_MASTER@{I2C\_CR\_MASTER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_MASTER}{I2C\_CR\_MASTER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+MASTER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ace5d775e1dc40925077f924790deb187}{I2\+C\+\_\+\+CR\+\_\+\+MASTER\+\_\+\+Pos}})}



I2C master mode enable 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00307}{307}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a3c63521debffe555da0f6c6d41fdf25d}\label{reg__i2c_8h_a3c63521debffe555da0f6c6d41fdf25d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_MASTER10@{I2C\_CR\_MASTER10}}
\index{I2C\_CR\_MASTER10@{I2C\_CR\_MASTER10}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_MASTER10}{I2C\_CR\_MASTER10}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+MASTER10~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a38f15816ca8ef8340fad8935e4bac1b0}{I2\+C\+\_\+\+CR\+\_\+\+MASTER10\+\_\+\+Pos}})}



I2C master mode responds to 10-\/bit address 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00315}{315}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a38f15816ca8ef8340fad8935e4bac1b0}\label{reg__i2c_8h_a38f15816ca8ef8340fad8935e4bac1b0}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_MASTER10\_Pos@{I2C\_CR\_MASTER10\_Pos}}
\index{I2C\_CR\_MASTER10\_Pos@{I2C\_CR\_MASTER10\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_MASTER10\_Pos}{I2C\_CR\_MASTER10\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+MASTER10\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00314}{314}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ace5d775e1dc40925077f924790deb187}\label{reg__i2c_8h_ace5d775e1dc40925077f924790deb187}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_MASTER\_Pos@{I2C\_CR\_MASTER\_Pos}}
\index{I2C\_CR\_MASTER\_Pos@{I2C\_CR\_MASTER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_MASTER\_Pos}{I2C\_CR\_MASTER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+MASTER\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+CR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00306}{306}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a93ea3bcd96a215f7f13ff45c4eb1b9b5}\label{reg__i2c_8h_a93ea3bcd96a215f7f13ff45c4eb1b9b5}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_PADSEL@{I2C\_CR\_PADSEL}}
\index{I2C\_CR\_PADSEL@{I2C\_CR\_PADSEL}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_PADSEL}{I2C\_CR\_PADSEL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+PADSEL~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ac2929d8a71a8fe9dde40f4bd6ea05f58}{I2\+C\+\_\+\+CR\+\_\+\+PADSEL\+\_\+\+Pos}})}



PAD mode select 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00332}{332}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ac2929d8a71a8fe9dde40f4bd6ea05f58}\label{reg__i2c_8h_ac2929d8a71a8fe9dde40f4bd6ea05f58}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_PADSEL\_Pos@{I2C\_CR\_PADSEL\_Pos}}
\index{I2C\_CR\_PADSEL\_Pos@{I2C\_CR\_PADSEL\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_PADSEL\_Pos}{I2C\_CR\_PADSEL\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+PADSEL\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00331}{331}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a164d425765ba6e1066cd8e40e688dd46}\label{reg__i2c_8h_a164d425765ba6e1066cd8e40e688dd46}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_REPEN@{I2C\_CR\_REPEN}}
\index{I2C\_CR\_REPEN@{I2C\_CR\_REPEN}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_REPEN}{I2C\_CR\_REPEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+REPEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a98f0db49d30224f1ad21eaf24e9ebdc2}{I2\+C\+\_\+\+CR\+\_\+\+REPEN\+\_\+\+Pos}})}



Enable send RESTART 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00317}{317}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a98f0db49d30224f1ad21eaf24e9ebdc2}\label{reg__i2c_8h_a98f0db49d30224f1ad21eaf24e9ebdc2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_REPEN\_Pos@{I2C\_CR\_REPEN\_Pos}}
\index{I2C\_CR\_REPEN\_Pos@{I2C\_CR\_REPEN\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_REPEN\_Pos}{I2C\_CR\_REPEN\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+REPEN\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00316}{316}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2ad257a6a681772d481f5fd561c92392}\label{reg__i2c_8h_a2ad257a6a681772d481f5fd561c92392}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_RESTART@{I2C\_CR\_RESTART}}
\index{I2C\_CR\_RESTART@{I2C\_CR\_RESTART}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_RESTART}{I2C\_CR\_RESTART}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+RESTART~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aaa0e068ba396d79edf5db058870cbbd5}{I2\+C\+\_\+\+CR\+\_\+\+RESTART\+\_\+\+Pos}})}



RESTART signal enable 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00328}{328}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aaa0e068ba396d79edf5db058870cbbd5}\label{reg__i2c_8h_aaa0e068ba396d79edf5db058870cbbd5}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_RESTART\_Pos@{I2C\_CR\_RESTART\_Pos}}
\index{I2C\_CR\_RESTART\_Pos@{I2C\_CR\_RESTART\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_RESTART\_Pos}{I2C\_CR\_RESTART\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+RESTART\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00327}{327}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ad826a8c42641312d0cfd40ef002971ad}\label{reg__i2c_8h_ad826a8c42641312d0cfd40ef002971ad}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_SLAVE10@{I2C\_CR\_SLAVE10}}
\index{I2C\_CR\_SLAVE10@{I2C\_CR\_SLAVE10}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_SLAVE10}{I2C\_CR\_SLAVE10}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+SLAVE10~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a21eed383fd27d19990c296756dec3561}{I2\+C\+\_\+\+CR\+\_\+\+SLAVE10\+\_\+\+Pos}})}



I2C slave mode responds to 10-\/bit address 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00313}{313}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a21eed383fd27d19990c296756dec3561}\label{reg__i2c_8h_a21eed383fd27d19990c296756dec3561}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_SLAVE10\_Pos@{I2C\_CR\_SLAVE10\_Pos}}
\index{I2C\_CR\_SLAVE10\_Pos@{I2C\_CR\_SLAVE10\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_SLAVE10\_Pos}{I2C\_CR\_SLAVE10\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+SLAVE10\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00312}{312}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a1e9956a6cccc2af3abb7a0ba5a98c75a}\label{reg__i2c_8h_a1e9956a6cccc2af3abb7a0ba5a98c75a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_SLAVEDIS@{I2C\_CR\_SLAVEDIS}}
\index{I2C\_CR\_SLAVEDIS@{I2C\_CR\_SLAVEDIS}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_SLAVEDIS}{I2C\_CR\_SLAVEDIS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+SLAVEDIS~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abd21abcefb915bc11f77746c27d83bd7}{I2\+C\+\_\+\+CR\+\_\+\+SLAVEDIS\+\_\+\+Pos}})}



I2C slave mode disable 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00319}{319}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abd21abcefb915bc11f77746c27d83bd7}\label{reg__i2c_8h_abd21abcefb915bc11f77746c27d83bd7}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_SLAVEDIS\_Pos@{I2C\_CR\_SLAVEDIS\_Pos}}
\index{I2C\_CR\_SLAVEDIS\_Pos@{I2C\_CR\_SLAVEDIS\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_SLAVEDIS\_Pos}{I2C\_CR\_SLAVEDIS\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+SLAVEDIS\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00318}{318}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a9c35560992a9ea80b8fda203c0c1b61a}\label{reg__i2c_8h_a9c35560992a9ea80b8fda203c0c1b61a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_SLV\_TX\_ABRT\_DIS@{I2C\_CR\_SLV\_TX\_ABRT\_DIS}}
\index{I2C\_CR\_SLV\_TX\_ABRT\_DIS@{I2C\_CR\_SLV\_TX\_ABRT\_DIS}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_SLV\_TX\_ABRT\_DIS}{I2C\_CR\_SLV\_TX\_ABRT\_DIS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+SLV\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+DIS~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a89c71bc631f32d2197d70b358e427bbb}{I2\+C\+\_\+\+CR\+\_\+\+SLV\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+DIS\+\_\+\+Pos}})}



I2C as a slave 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00330}{330}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a89c71bc631f32d2197d70b358e427bbb}\label{reg__i2c_8h_a89c71bc631f32d2197d70b358e427bbb}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_SLV\_TX\_ABRT\_DIS\_Pos@{I2C\_CR\_SLV\_TX\_ABRT\_DIS\_Pos}}
\index{I2C\_CR\_SLV\_TX\_ABRT\_DIS\_Pos@{I2C\_CR\_SLV\_TX\_ABRT\_DIS\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_SLV\_TX\_ABRT\_DIS\_Pos}{I2C\_CR\_SLV\_TX\_ABRT\_DIS\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+SLV\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+DIS\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00329}{329}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_af6a8bd1277e07111680232930b2ca1a3}\label{reg__i2c_8h_af6a8bd1277e07111680232930b2ca1a3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_SPEED@{I2C\_CR\_SPEED}}
\index{I2C\_CR\_SPEED@{I2C\_CR\_SPEED}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_SPEED}{I2C\_CR\_SPEED}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+SPEED~(0x03U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}{I2\+C\+\_\+\+CR\+\_\+\+SPEED\+\_\+\+Pos}})}



I2C speed mode 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00309}{309}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}\label{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_SPEED\_Pos@{I2C\_CR\_SPEED\_Pos}}
\index{I2C\_CR\_SPEED\_Pos@{I2C\_CR\_SPEED\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_SPEED\_Pos}{I2C\_CR\_SPEED\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+SPEED\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00308}{308}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a092985e757b569289989670d4c3119c4}\label{reg__i2c_8h_a092985e757b569289989670d4c3119c4}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_STD@{I2C\_CR\_STD}}
\index{I2C\_CR\_STD@{I2C\_CR\_STD}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_STD}{I2C\_CR\_STD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+STD~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a473c099847525b3eda102ee16d5b29ea}{I2\+C\+\_\+\+CR\+\_\+\+SPEED\+\_\+\+Pos}})}



I2C standard speed mode 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00310}{310}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aeea989e0eb82398bfb64dc991b6aada9}\label{reg__i2c_8h_aeea989e0eb82398bfb64dc991b6aada9}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_STOP@{I2C\_CR\_STOP}}
\index{I2C\_CR\_STOP@{I2C\_CR\_STOP}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_STOP}{I2C\_CR\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+STOP~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a0ca0e21211f1032893e172a85c742553}{I2\+C\+\_\+\+CR\+\_\+\+STOP\+\_\+\+Pos}})}



STOP signal enable 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00326}{326}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0ca0e21211f1032893e172a85c742553}\label{reg__i2c_8h_a0ca0e21211f1032893e172a85c742553}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_STOP\_Pos@{I2C\_CR\_STOP\_Pos}}
\index{I2C\_CR\_STOP\_Pos@{I2C\_CR\_STOP\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_STOP\_Pos}{I2C\_CR\_STOP\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+STOP\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00325}{325}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a966e9399268b40a21a4c26efc5184cdf}\label{reg__i2c_8h_a966e9399268b40a21a4c26efc5184cdf}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_STOPINT@{I2C\_CR\_STOPINT}}
\index{I2C\_CR\_STOPINT@{I2C\_CR\_STOPINT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_STOPINT}{I2C\_CR\_STOPINT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+STOPINT~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ae50f31bfa7955bd3832e3b76091f0910}{I2\+C\+\_\+\+CR\+\_\+\+STOPINT\+\_\+\+Pos}})}



Generate STOP interrupt in slave mode 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00321}{321}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ae50f31bfa7955bd3832e3b76091f0910}\label{reg__i2c_8h_ae50f31bfa7955bd3832e3b76091f0910}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_CR\_STOPINT\_Pos@{I2C\_CR\_STOPINT\_Pos}}
\index{I2C\_CR\_STOPINT\_Pos@{I2C\_CR\_STOPINT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_CR\_STOPINT\_Pos}{I2C\_CR\_STOPINT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR\+\_\+\+STOPINT\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00320}{320}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aae0dae4784e4cbb3d9e69ee73f3fd191}\label{reg__i2c_8h_aae0dae4784e4cbb3d9e69ee73f3fd191}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_DMA\_RXEN@{I2C\_DMA\_RXEN}}
\index{I2C\_DMA\_RXEN@{I2C\_DMA\_RXEN}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_DMA\_RXEN}{I2C\_DMA\_RXEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DMA\+\_\+\+RXEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a0a3301eb31175451c66914d047c30271}{I2\+C\+\_\+\+DMA\+\_\+\+RXEN\+\_\+\+Pos}})}



Receive DMA enable 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00604}{604}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0a3301eb31175451c66914d047c30271}\label{reg__i2c_8h_a0a3301eb31175451c66914d047c30271}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_DMA\_RXEN\_Pos@{I2C\_DMA\_RXEN\_Pos}}
\index{I2C\_DMA\_RXEN\_Pos@{I2C\_DMA\_RXEN\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_DMA\_RXEN\_Pos}{I2C\_DMA\_RXEN\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DMA\+\_\+\+RXEN\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+DMA Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00603}{603}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0857728eb57879d6de49ab2d72451caa}\label{reg__i2c_8h_a0857728eb57879d6de49ab2d72451caa}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_DMA\_TXEN@{I2C\_DMA\_TXEN}}
\index{I2C\_DMA\_TXEN@{I2C\_DMA\_TXEN}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_DMA\_TXEN}{I2C\_DMA\_TXEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DMA\+\_\+\+TXEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abdd9eafeda5081bbb6ef3fced6efcb28}{I2\+C\+\_\+\+DMA\+\_\+\+TXEN\+\_\+\+Pos}})}



Transmit DMA enable ///////////////////////////////////////////////////////////////////////////// 

I2\+C\+\_\+\+SETUP Register Bit Definition 

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00609}{609}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abdd9eafeda5081bbb6ef3fced6efcb28}\label{reg__i2c_8h_abdd9eafeda5081bbb6ef3fced6efcb28}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_DMA\_TXEN\_Pos@{I2C\_DMA\_TXEN\_Pos}}
\index{I2C\_DMA\_TXEN\_Pos@{I2C\_DMA\_TXEN\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_DMA\_TXEN\_Pos}{I2C\_DMA\_TXEN\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DMA\+\_\+\+TXEN\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00605}{605}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a6a0b84abec34ff1cd6a68bbced4a478a}\label{reg__i2c_8h_a6a0b84abec34ff1cd6a68bbced4a478a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_DR\_CMD@{I2C\_DR\_CMD}}
\index{I2C\_DR\_CMD@{I2C\_DR\_CMD}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_DR\_CMD}{I2C\_DR\_CMD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DR\+\_\+\+CMD~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a43457b8005937cab5f18ac55832f6ec1}{I2\+C\+\_\+\+DR\+\_\+\+CMD\+\_\+\+Pos}})}



Read or write command 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00356}{356}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a43457b8005937cab5f18ac55832f6ec1}\label{reg__i2c_8h_a43457b8005937cab5f18ac55832f6ec1}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_DR\_CMD\_Pos@{I2C\_DR\_CMD\_Pos}}
\index{I2C\_DR\_CMD\_Pos@{I2C\_DR\_CMD\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_DR\_CMD\_Pos}{I2C\_DR\_CMD\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DR\+\_\+\+CMD\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00355}{355}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a291a7411376e2d6dc8a966733e7a5042}\label{reg__i2c_8h_a291a7411376e2d6dc8a966733e7a5042}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_DR\_DAT@{I2C\_DR\_DAT}}
\index{I2C\_DR\_DAT@{I2C\_DR\_DAT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_DR\_DAT}{I2C\_DR\_DAT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DR\+\_\+\+DAT~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a1be8baaa43c1a907935cc2f6601f56ad}{I2\+C\+\_\+\+DR\+\_\+\+DAT\+\_\+\+Pos}})}



The data to be transmitted or received 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00354}{354}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a1be8baaa43c1a907935cc2f6601f56ad}\label{reg__i2c_8h_a1be8baaa43c1a907935cc2f6601f56ad}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_DR\_DAT\_Pos@{I2C\_DR\_DAT\_Pos}}
\index{I2C\_DR\_DAT\_Pos@{I2C\_DR\_DAT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_DR\_DAT\_Pos}{I2C\_DR\_DAT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DR\+\_\+\+DAT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+DR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00353}{353}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a524398b52d5601b6f48702b4e16e5e36}\label{reg__i2c_8h_a524398b52d5601b6f48702b4e16e5e36}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ENR\_ABORT@{I2C\_ENR\_ABORT}}
\index{I2C\_ENR\_ABORT@{I2C\_ENR\_ABORT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ENR\_ABORT}{I2C\_ENR\_ABORT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ENR\+\_\+\+ABORT~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aeb5c1fea577c1130b498662fd09dcaf1}{I2\+C\+\_\+\+ENR\+\_\+\+ABORT\+\_\+\+Pos}})}



I2C transfer abort 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00560}{560}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aeb5c1fea577c1130b498662fd09dcaf1}\label{reg__i2c_8h_aeb5c1fea577c1130b498662fd09dcaf1}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ENR\_ABORT\_Pos@{I2C\_ENR\_ABORT\_Pos}}
\index{I2C\_ENR\_ABORT\_Pos@{I2C\_ENR\_ABORT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ENR\_ABORT\_Pos}{I2C\_ENR\_ABORT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ENR\+\_\+\+ABORT\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00559}{559}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a8645cc44a8b4d03a93a65b8520739cf0}\label{reg__i2c_8h_a8645cc44a8b4d03a93a65b8520739cf0}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ENR\_ENABLE@{I2C\_ENR\_ENABLE}}
\index{I2C\_ENR\_ENABLE@{I2C\_ENR\_ENABLE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ENR\_ENABLE}{I2C\_ENR\_ENABLE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ENR\+\_\+\+ENABLE~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aad7078ff511745b2026f178bb5dc632b}{I2\+C\+\_\+\+ENR\+\_\+\+ENABLE\+\_\+\+Pos}})}



I2C mode enable 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00558}{558}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aad7078ff511745b2026f178bb5dc632b}\label{reg__i2c_8h_aad7078ff511745b2026f178bb5dc632b}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ENR\_ENABLE\_Pos@{I2C\_ENR\_ENABLE\_Pos}}
\index{I2C\_ENR\_ENABLE\_Pos@{I2C\_ENR\_ENABLE\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ENR\_ENABLE\_Pos}{I2C\_ENR\_ENABLE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ENR\+\_\+\+ENABLE\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+ENR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00557}{557}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aea6052a879c34443721f6641d0887b42}\label{reg__i2c_8h_aea6052a879c34443721f6641d0887b42}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_FSHR\_CNT@{I2C\_FSHR\_CNT}}
\index{I2C\_FSHR\_CNT@{I2C\_FSHR\_CNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FSHR\_CNT}{I2C\_FSHR\_CNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FSHR\+\_\+\+CNT~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a1385ee36c4ff29251109bc18e27c4b20}{I2\+C\+\_\+\+FSHR\+\_\+\+CNT\+\_\+\+Pos}})}



SCL clock high period count for fast speed 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00375}{375}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a1385ee36c4ff29251109bc18e27c4b20}\label{reg__i2c_8h_a1385ee36c4ff29251109bc18e27c4b20}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_FSHR\_CNT\_Pos@{I2C\_FSHR\_CNT\_Pos}}
\index{I2C\_FSHR\_CNT\_Pos@{I2C\_FSHR\_CNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FSHR\_CNT\_Pos}{I2C\_FSHR\_CNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FSHR\+\_\+\+CNT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+FSHR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00374}{374}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2f917de462734313f48e3c77dd81fd12}\label{reg__i2c_8h_a2f917de462734313f48e3c77dd81fd12}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_FSLR\_CNT@{I2C\_FSLR\_CNT}}
\index{I2C\_FSLR\_CNT@{I2C\_FSLR\_CNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FSLR\_CNT}{I2C\_FSLR\_CNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FSLR\+\_\+\+CNT~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a03e41e4f76e4fb9c393e8c1b3fa54cdc}{I2\+C\+\_\+\+FSLR\+\_\+\+CNT\+\_\+\+Pos}})}



SCL clock low period count for fast speed 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00381}{381}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a03e41e4f76e4fb9c393e8c1b3fa54cdc}\label{reg__i2c_8h_a03e41e4f76e4fb9c393e8c1b3fa54cdc}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_FSLR\_CNT\_Pos@{I2C\_FSLR\_CNT\_Pos}}
\index{I2C\_FSLR\_CNT\_Pos@{I2C\_FSLR\_CNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FSLR\_CNT\_Pos}{I2C\_FSLR\_CNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FSLR\+\_\+\+CNT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+FSLR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00380}{380}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a236fdef293bb216e18505b480d37579d}\label{reg__i2c_8h_a236fdef293bb216e18505b480d37579d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_GC@{I2C\_GC}}
\index{I2C\_GC@{I2C\_GC}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_GC}{I2C\_GC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+GC~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a491c89d11532c6a4e29a39615b0aaf88}{I2\+C\+\_\+\+GC\+\_\+\+Pos}})}



Read this register to clear the GEN\+\_\+\+CALL interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00552}{552}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a491c89d11532c6a4e29a39615b0aaf88}\label{reg__i2c_8h_a491c89d11532c6a4e29a39615b0aaf88}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_GC\_Pos@{I2C\_GC\_Pos}}
\index{I2C\_GC\_Pos@{I2C\_GC\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_GC\_Pos}{I2C\_GC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+GC\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+GC Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00551}{551}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abb627d2bb082dab2589b1dabafb05a5f}\label{reg__i2c_8h_abb627d2bb082dab2589b1dabafb05a5f}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_GCR\_GC@{I2C\_GCR\_GC}}
\index{I2C\_GCR\_GC@{I2C\_GCR\_GC}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_GCR\_GC}{I2C\_GCR\_GC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+GCR\+\_\+\+GC~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a93bb185b1b2c4a14e5da006a3a291d43}{I2\+C\+\_\+\+GCR\+\_\+\+GC\+\_\+\+Pos}})}



ACK general call 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00617}{617}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a93bb185b1b2c4a14e5da006a3a291d43}\label{reg__i2c_8h_a93bb185b1b2c4a14e5da006a3a291d43}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_GCR\_GC\_Pos@{I2C\_GCR\_GC\_Pos}}
\index{I2C\_GCR\_GC\_Pos@{I2C\_GCR\_GC\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_GCR\_GC\_Pos}{I2C\_GCR\_GC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+GCR\+\_\+\+GC\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+GCR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00616}{616}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_afb61803cf2eefcabeffb18aeb7650de8}\label{reg__i2c_8h_afb61803cf2eefcabeffb18aeb7650de8}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_HOLD\_RXCNT@{I2C\_HOLD\_RXCNT}}
\index{I2C\_HOLD\_RXCNT@{I2C\_HOLD\_RXCNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_HOLD\_RXCNT}{I2C\_HOLD\_RXCNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+HOLD\+\_\+\+RXCNT~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a7eea3f5c9597c28701e031edaec181ce}{I2\+C\+\_\+\+HOLD\+\_\+\+RXCNT\+\_\+\+Pos}})}



SDA hold time when I2C acts as a receiver 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00598}{598}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a7eea3f5c9597c28701e031edaec181ce}\label{reg__i2c_8h_a7eea3f5c9597c28701e031edaec181ce}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_HOLD\_RXCNT\_Pos@{I2C\_HOLD\_RXCNT\_Pos}}
\index{I2C\_HOLD\_RXCNT\_Pos@{I2C\_HOLD\_RXCNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_HOLD\_RXCNT\_Pos}{I2C\_HOLD\_RXCNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+HOLD\+\_\+\+RXCNT\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00597}{597}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a79cf28d6f2f7ade2060703c0ea314852}\label{reg__i2c_8h_a79cf28d6f2f7ade2060703c0ea314852}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_HOLD\_TXCNT@{I2C\_HOLD\_TXCNT}}
\index{I2C\_HOLD\_TXCNT@{I2C\_HOLD\_TXCNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_HOLD\_TXCNT}{I2C\_HOLD\_TXCNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+HOLD\+\_\+\+TXCNT~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a55bafb622375858a10f232717d5114c3}{I2\+C\+\_\+\+HOLD\+\_\+\+TXCNT\+\_\+\+Pos}})}



SDA hold time when I2C acts as a transmit 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00596}{596}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a55bafb622375858a10f232717d5114c3}\label{reg__i2c_8h_a55bafb622375858a10f232717d5114c3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_HOLD\_TXCNT\_Pos@{I2C\_HOLD\_TXCNT\_Pos}}
\index{I2C\_HOLD\_TXCNT\_Pos@{I2C\_HOLD\_TXCNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_HOLD\_TXCNT\_Pos}{I2C\_HOLD\_TXCNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+HOLD\+\_\+\+TXCNT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+HOLD Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00595}{595}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_acdde8413b2b3e1fa72d7985497c89ed5}\label{reg__i2c_8h_acdde8413b2b3e1fa72d7985497c89ed5}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ICR@{I2C\_ICR}}
\index{I2C\_ICR@{I2C\_ICR}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ICR}{I2C\_ICR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ICR~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aa1d9cda23bf87c1a28fabd13a322201d}{I2\+C\+\_\+\+ICR\+\_\+\+Pos}})}



Read this register to clear the combined interrupt, all individual interrupts 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00494}{494}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aa1d9cda23bf87c1a28fabd13a322201d}\label{reg__i2c_8h_aa1d9cda23bf87c1a28fabd13a322201d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ICR\_Pos@{I2C\_ICR\_Pos}}
\index{I2C\_ICR\_Pos@{I2C\_ICR\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ICR\_Pos}{I2C\_ICR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ICR\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+ICR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00493}{493}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2f55be966125f7745a826889e297fd4e}\label{reg__i2c_8h_a2f55be966125f7745a826889e297fd4e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_ACTIV@{I2C\_IMR\_ACTIV}}
\index{I2C\_IMR\_ACTIV@{I2C\_IMR\_ACTIV}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_ACTIV}{I2C\_IMR\_ACTIV}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+ACTIV~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abb02872e2b0bc5cdf32a832c641bc9ab}{I2\+C\+\_\+\+IMR\+\_\+\+ACTIV\+\_\+\+Pos}})}



ACTIVITY interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00435}{435}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abb02872e2b0bc5cdf32a832c641bc9ab}\label{reg__i2c_8h_abb02872e2b0bc5cdf32a832c641bc9ab}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_ACTIV\_Pos@{I2C\_IMR\_ACTIV\_Pos}}
\index{I2C\_IMR\_ACTIV\_Pos@{I2C\_IMR\_ACTIV\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_ACTIV\_Pos}{I2C\_IMR\_ACTIV\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+ACTIV\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00434}{434}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a8b834f0cf89a5f60eedd07bfac40ca93}\label{reg__i2c_8h_a8b834f0cf89a5f60eedd07bfac40ca93}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_GC@{I2C\_IMR\_GC}}
\index{I2C\_IMR\_GC@{I2C\_IMR\_GC}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_GC}{I2C\_IMR\_GC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+GC~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab0a4ce9f1083a2fe9b3781350b56e4dd}{I2\+C\+\_\+\+IMR\+\_\+\+GC\+\_\+\+Pos}})}



GEN\+\_\+\+CALL interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00441}{441}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab0a4ce9f1083a2fe9b3781350b56e4dd}\label{reg__i2c_8h_ab0a4ce9f1083a2fe9b3781350b56e4dd}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_GC\_Pos@{I2C\_IMR\_GC\_Pos}}
\index{I2C\_IMR\_GC\_Pos@{I2C\_IMR\_GC\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_GC\_Pos}{I2C\_IMR\_GC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+GC\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00440}{440}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ae08e767b42beff1ed51c2a04a5cbff65}\label{reg__i2c_8h_ae08e767b42beff1ed51c2a04a5cbff65}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_HOLD@{I2C\_IMR\_HOLD}}
\index{I2C\_IMR\_HOLD@{I2C\_IMR\_HOLD}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_HOLD}{I2C\_IMR\_HOLD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+HOLD~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a6ef739cec6cf72533d63119705017946}{I2\+C\+\_\+\+IMR\+\_\+\+HOLD\+\_\+\+Pos}})}



MST\+\_\+\+ON\+\_\+\+HOLD interrupt status ///////////////////////////////////////////////////////////////////////////// 

I2\+C\+\_\+\+RAWISR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00448}{448}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a6ef739cec6cf72533d63119705017946}\label{reg__i2c_8h_a6ef739cec6cf72533d63119705017946}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_HOLD\_Pos@{I2C\_IMR\_HOLD\_Pos}}
\index{I2C\_IMR\_HOLD\_Pos@{I2C\_IMR\_HOLD\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_HOLD\_Pos}{I2C\_IMR\_HOLD\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+HOLD\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00444}{444}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab28668989f1692a3d170f32657bff760}\label{reg__i2c_8h_ab28668989f1692a3d170f32657bff760}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RESTART@{I2C\_IMR\_RESTART}}
\index{I2C\_IMR\_RESTART@{I2C\_IMR\_RESTART}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RESTART}{I2C\_IMR\_RESTART}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RESTART~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a5b2d49eed2e1d149e3292d7a3132e1ac}{I2\+C\+\_\+\+IMR\+\_\+\+RESTART\+\_\+\+Pos}})}



RESTART\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00443}{443}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a5b2d49eed2e1d149e3292d7a3132e1ac}\label{reg__i2c_8h_a5b2d49eed2e1d149e3292d7a3132e1ac}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RESTART\_Pos@{I2C\_IMR\_RESTART\_Pos}}
\index{I2C\_IMR\_RESTART\_Pos@{I2C\_IMR\_RESTART\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RESTART\_Pos}{I2C\_IMR\_RESTART\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RESTART\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00442}{442}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a21091fcc0c8d85515a724023ae76e2bb}\label{reg__i2c_8h_a21091fcc0c8d85515a724023ae76e2bb}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_DONE@{I2C\_IMR\_RX\_DONE}}
\index{I2C\_IMR\_RX\_DONE@{I2C\_IMR\_RX\_DONE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_DONE}{I2C\_IMR\_RX\_DONE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+DONE~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ad8e31a5e0723f5f9380928d372dd0213}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}})}



RX\+\_\+\+DONE interrupt mask 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00432}{432}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ad8e31a5e0723f5f9380928d372dd0213}\label{reg__i2c_8h_ad8e31a5e0723f5f9380928d372dd0213}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_DONE\_Pos@{I2C\_IMR\_RX\_DONE\_Pos}}
\index{I2C\_IMR\_RX\_DONE\_Pos@{I2C\_IMR\_RX\_DONE\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_DONE\_Pos}{I2C\_IMR\_RX\_DONE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00431}{431}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ac7500a395714f23c38a77d2b29656493}\label{reg__i2c_8h_ac7500a395714f23c38a77d2b29656493}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_FULL@{I2C\_IMR\_RX\_FULL}}
\index{I2C\_IMR\_RX\_FULL@{I2C\_IMR\_RX\_FULL}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_FULL}{I2C\_IMR\_RX\_FULL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+FULL~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abd9589da77a83c8b016a23ae41273fe8}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}})}



RX\+\_\+\+FULL interrupt mask 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00422}{422}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abd9589da77a83c8b016a23ae41273fe8}\label{reg__i2c_8h_abd9589da77a83c8b016a23ae41273fe8}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_FULL\_Pos@{I2C\_IMR\_RX\_FULL\_Pos}}
\index{I2C\_IMR\_RX\_FULL\_Pos@{I2C\_IMR\_RX\_FULL\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_FULL\_Pos}{I2C\_IMR\_RX\_FULL\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00421}{421}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_af436ca878a8aa87a3c1c60113e6a28a3}\label{reg__i2c_8h_af436ca878a8aa87a3c1c60113e6a28a3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_OVER@{I2C\_IMR\_RX\_OVER}}
\index{I2C\_IMR\_RX\_OVER@{I2C\_IMR\_RX\_OVER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_OVER}{I2C\_IMR\_RX\_OVER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+OVER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aaf1fb09f4ae1df56b573f977907e74e0}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}})}



RX\+\_\+\+OVER interrupt mask 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00420}{420}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aaf1fb09f4ae1df56b573f977907e74e0}\label{reg__i2c_8h_aaf1fb09f4ae1df56b573f977907e74e0}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_OVER\_Pos@{I2C\_IMR\_RX\_OVER\_Pos}}
\index{I2C\_IMR\_RX\_OVER\_Pos@{I2C\_IMR\_RX\_OVER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_OVER\_Pos}{I2C\_IMR\_RX\_OVER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00419}{419}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a9f2da224ee247b38d1ebef35b285dec0}\label{reg__i2c_8h_a9f2da224ee247b38d1ebef35b285dec0}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_REQ@{I2C\_IMR\_RX\_REQ}}
\index{I2C\_IMR\_RX\_REQ@{I2C\_IMR\_RX\_REQ}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_REQ}{I2C\_IMR\_RX\_REQ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+REQ~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a4c4f68055e89addd105ea571e39e5bcc}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}})}



RX\+\_\+\+REQ interrupt mask 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00428}{428}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a4c4f68055e89addd105ea571e39e5bcc}\label{reg__i2c_8h_a4c4f68055e89addd105ea571e39e5bcc}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_REQ\_Pos@{I2C\_IMR\_RX\_REQ\_Pos}}
\index{I2C\_IMR\_RX\_REQ\_Pos@{I2C\_IMR\_RX\_REQ\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_REQ\_Pos}{I2C\_IMR\_RX\_REQ\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00427}{427}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a67f84d43f6c95bb812d272fb33953f74}\label{reg__i2c_8h_a67f84d43f6c95bb812d272fb33953f74}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_UNDER@{I2C\_IMR\_RX\_UNDER}}
\index{I2C\_IMR\_RX\_UNDER@{I2C\_IMR\_RX\_UNDER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_UNDER}{I2C\_IMR\_RX\_UNDER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+UNDER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a6956878daf0ad2066c38b673e8fd5347}{I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}})}



RX\+\_\+\+UNDER interrupt mask 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00418}{418}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a6956878daf0ad2066c38b673e8fd5347}\label{reg__i2c_8h_a6956878daf0ad2066c38b673e8fd5347}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_RX\_UNDER\_Pos@{I2C\_IMR\_RX\_UNDER\_Pos}}
\index{I2C\_IMR\_RX\_UNDER\_Pos@{I2C\_IMR\_RX\_UNDER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_RX\_UNDER\_Pos}{I2C\_IMR\_RX\_UNDER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00417}{417}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a56bb267f0d8fc136a0d7dcd5180f452b}\label{reg__i2c_8h_a56bb267f0d8fc136a0d7dcd5180f452b}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_START@{I2C\_IMR\_START}}
\index{I2C\_IMR\_START@{I2C\_IMR\_START}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_START}{I2C\_IMR\_START}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+START~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aeabd4ff4297ed6764a5abd2ed4a864e7}{I2\+C\+\_\+\+IMR\+\_\+\+START\+\_\+\+Pos}})}



START\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00439}{439}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aeabd4ff4297ed6764a5abd2ed4a864e7}\label{reg__i2c_8h_aeabd4ff4297ed6764a5abd2ed4a864e7}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_START\_Pos@{I2C\_IMR\_START\_Pos}}
\index{I2C\_IMR\_START\_Pos@{I2C\_IMR\_START\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_START\_Pos}{I2C\_IMR\_START\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+START\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00438}{438}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a01519274154d660610a7a82b3deeaeff}\label{reg__i2c_8h_a01519274154d660610a7a82b3deeaeff}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_STOP@{I2C\_IMR\_STOP}}
\index{I2C\_IMR\_STOP@{I2C\_IMR\_STOP}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_STOP}{I2C\_IMR\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+STOP~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_af65da5bedad9274de5c7e262c020dea6}{I2\+C\+\_\+\+IMR\+\_\+\+STOP\+\_\+\+Pos}})}



STOP\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00437}{437}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_af65da5bedad9274de5c7e262c020dea6}\label{reg__i2c_8h_af65da5bedad9274de5c7e262c020dea6}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_STOP\_Pos@{I2C\_IMR\_STOP\_Pos}}
\index{I2C\_IMR\_STOP\_Pos@{I2C\_IMR\_STOP\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_STOP\_Pos}{I2C\_IMR\_STOP\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+STOP\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00436}{436}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a8e61f260bb281c545ee64d407edf6537}\label{reg__i2c_8h_a8e61f260bb281c545ee64d407edf6537}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_TX\_ABRT@{I2C\_IMR\_TX\_ABRT}}
\index{I2C\_IMR\_TX\_ABRT@{I2C\_IMR\_TX\_ABRT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_TX\_ABRT}{I2C\_IMR\_TX\_ABRT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+ABRT~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab5dafc82b739106f625f8c9a47664899}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}})}



TX\+\_\+\+ABRT interrupt mask 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00430}{430}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab5dafc82b739106f625f8c9a47664899}\label{reg__i2c_8h_ab5dafc82b739106f625f8c9a47664899}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_TX\_ABRT\_Pos@{I2C\_IMR\_TX\_ABRT\_Pos}}
\index{I2C\_IMR\_TX\_ABRT\_Pos@{I2C\_IMR\_TX\_ABRT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_TX\_ABRT\_Pos}{I2C\_IMR\_TX\_ABRT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00429}{429}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a03fd43a3a2cd69a4292f69ab8af9768c}\label{reg__i2c_8h_a03fd43a3a2cd69a4292f69ab8af9768c}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_TX\_EMPTY@{I2C\_IMR\_TX\_EMPTY}}
\index{I2C\_IMR\_TX\_EMPTY@{I2C\_IMR\_TX\_EMPTY}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_TX\_EMPTY}{I2C\_IMR\_TX\_EMPTY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+EMPTY~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a845e0e53de78c07017792ecb4dd8bf2c}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}})}



TX\+\_\+\+EMPTY interrupt mask 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00426}{426}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a845e0e53de78c07017792ecb4dd8bf2c}\label{reg__i2c_8h_a845e0e53de78c07017792ecb4dd8bf2c}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_TX\_EMPTY\_Pos@{I2C\_IMR\_TX\_EMPTY\_Pos}}
\index{I2C\_IMR\_TX\_EMPTY\_Pos@{I2C\_IMR\_TX\_EMPTY\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_TX\_EMPTY\_Pos}{I2C\_IMR\_TX\_EMPTY\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00425}{425}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_acf751dbc2d269ef2b5f34ae5bf80175d}\label{reg__i2c_8h_acf751dbc2d269ef2b5f34ae5bf80175d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_TX\_OVER@{I2C\_IMR\_TX\_OVER}}
\index{I2C\_IMR\_TX\_OVER@{I2C\_IMR\_TX\_OVER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_TX\_OVER}{I2C\_IMR\_TX\_OVER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+OVER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a4a9a7b9c1d053351820cede5acbaf47c}{I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}})}



TX\+\_\+\+OVER interrupt mask 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00424}{424}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a4a9a7b9c1d053351820cede5acbaf47c}\label{reg__i2c_8h_a4a9a7b9c1d053351820cede5acbaf47c}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_IMR\_TX\_OVER\_Pos@{I2C\_IMR\_TX\_OVER\_Pos}}
\index{I2C\_IMR\_TX\_OVER\_Pos@{I2C\_IMR\_TX\_OVER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_IMR\_TX\_OVER\_Pos}{I2C\_IMR\_TX\_OVER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IMR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00423}{423}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ae065ce16ec2fce3f8ac0235b5c5ff67f}\label{reg__i2c_8h_ae065ce16ec2fce3f8ac0235b5c5ff67f}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_ACTIV@{I2C\_ISR\_ACTIV}}
\index{I2C\_ISR\_ACTIV@{I2C\_ISR\_ACTIV}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_ACTIV}{I2C\_ISR\_ACTIV}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+ACTIV~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a4f170cb2adfa6542e9524cc0e63316c4}{I2\+C\+\_\+\+ISR\+\_\+\+ACTIV\+\_\+\+Pos}})}



ACTIVITY interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00403}{403}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a4f170cb2adfa6542e9524cc0e63316c4}\label{reg__i2c_8h_a4f170cb2adfa6542e9524cc0e63316c4}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_ACTIV\_Pos@{I2C\_ISR\_ACTIV\_Pos}}
\index{I2C\_ISR\_ACTIV\_Pos@{I2C\_ISR\_ACTIV\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_ACTIV\_Pos}{I2C\_ISR\_ACTIV\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+ACTIV\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00402}{402}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a37cb28637ed1d8a129fbd95edb220aa4}\label{reg__i2c_8h_a37cb28637ed1d8a129fbd95edb220aa4}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_GC@{I2C\_ISR\_GC}}
\index{I2C\_ISR\_GC@{I2C\_ISR\_GC}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_GC}{I2C\_ISR\_GC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+GC~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abbff928709cd218928b9ac82e3622ae1}{I2\+C\+\_\+\+ISR\+\_\+\+GC\+\_\+\+Pos}})}



GEN\+\_\+\+CALL interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00409}{409}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abbff928709cd218928b9ac82e3622ae1}\label{reg__i2c_8h_abbff928709cd218928b9ac82e3622ae1}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_GC\_Pos@{I2C\_ISR\_GC\_Pos}}
\index{I2C\_ISR\_GC\_Pos@{I2C\_ISR\_GC\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_GC\_Pos}{I2C\_ISR\_GC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+GC\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00408}{408}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a8d73878ea34fda8cc4c5ba65d7d5f89d}\label{reg__i2c_8h_a8d73878ea34fda8cc4c5ba65d7d5f89d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_HOLD@{I2C\_ISR\_HOLD}}
\index{I2C\_ISR\_HOLD@{I2C\_ISR\_HOLD}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_HOLD}{I2C\_ISR\_HOLD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+HOLD~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a94eedb18a5143ad92b9176e9918d19b4}{I2\+C\+\_\+\+ISR\+\_\+\+HOLD\+\_\+\+Pos}})}



MST\+\_\+\+ON\+\_\+\+HOLD interrupt status ///////////////////////////////////////////////////////////////////////////// 

I2\+C\+\_\+\+IMR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00416}{416}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a94eedb18a5143ad92b9176e9918d19b4}\label{reg__i2c_8h_a94eedb18a5143ad92b9176e9918d19b4}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_HOLD\_Pos@{I2C\_ISR\_HOLD\_Pos}}
\index{I2C\_ISR\_HOLD\_Pos@{I2C\_ISR\_HOLD\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_HOLD\_Pos}{I2C\_ISR\_HOLD\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+HOLD\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00412}{412}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aab6e6406e51e5129fc8760591a0a918a}\label{reg__i2c_8h_aab6e6406e51e5129fc8760591a0a918a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RESTART@{I2C\_ISR\_RESTART}}
\index{I2C\_ISR\_RESTART@{I2C\_ISR\_RESTART}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RESTART}{I2C\_ISR\_RESTART}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RESTART~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aea3c34cb2ff3107dac4dafc3d3fb1371}{I2\+C\+\_\+\+ISR\+\_\+\+RESTART\+\_\+\+Pos}})}



RESTART\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00411}{411}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aea3c34cb2ff3107dac4dafc3d3fb1371}\label{reg__i2c_8h_aea3c34cb2ff3107dac4dafc3d3fb1371}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RESTART\_Pos@{I2C\_ISR\_RESTART\_Pos}}
\index{I2C\_ISR\_RESTART\_Pos@{I2C\_ISR\_RESTART\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RESTART\_Pos}{I2C\_ISR\_RESTART\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RESTART\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00410}{410}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2c7822c62289930bb8c8341f9ac9d66b}\label{reg__i2c_8h_a2c7822c62289930bb8c8341f9ac9d66b}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_DONE@{I2C\_ISR\_RX\_DONE}}
\index{I2C\_ISR\_RX\_DONE@{I2C\_ISR\_RX\_DONE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_DONE}{I2C\_ISR\_RX\_DONE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+DONE~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a4030dc1e4b0f2ad5b24b2b663ec41167}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}})}



RX\+\_\+\+DONE interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00401}{401}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a4030dc1e4b0f2ad5b24b2b663ec41167}\label{reg__i2c_8h_a4030dc1e4b0f2ad5b24b2b663ec41167}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_DONE\_Pos@{I2C\_ISR\_RX\_DONE\_Pos}}
\index{I2C\_ISR\_RX\_DONE\_Pos@{I2C\_ISR\_RX\_DONE\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_DONE\_Pos}{I2C\_ISR\_RX\_DONE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00400}{400}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a4506112a268c5fae8d3b8f282ae2dc0a}\label{reg__i2c_8h_a4506112a268c5fae8d3b8f282ae2dc0a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_FULL@{I2C\_ISR\_RX\_FULL}}
\index{I2C\_ISR\_RX\_FULL@{I2C\_ISR\_RX\_FULL}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_FULL}{I2C\_ISR\_RX\_FULL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+FULL~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a07ddc9a983a25b758f29ab78cff243ce}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}})}



RX\+\_\+\+FULL interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00391}{391}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a07ddc9a983a25b758f29ab78cff243ce}\label{reg__i2c_8h_a07ddc9a983a25b758f29ab78cff243ce}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_FULL\_Pos@{I2C\_ISR\_RX\_FULL\_Pos}}
\index{I2C\_ISR\_RX\_FULL\_Pos@{I2C\_ISR\_RX\_FULL\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_FULL\_Pos}{I2C\_ISR\_RX\_FULL\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00390}{390}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aeabf688775d41400c8c05e558064c62d}\label{reg__i2c_8h_aeabf688775d41400c8c05e558064c62d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_OVER@{I2C\_ISR\_RX\_OVER}}
\index{I2C\_ISR\_RX\_OVER@{I2C\_ISR\_RX\_OVER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_OVER}{I2C\_ISR\_RX\_OVER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+OVER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a37d95f2d540a83aace98851e1e6275c3}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}})}



RX\+\_\+\+OVER interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00389}{389}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a37d95f2d540a83aace98851e1e6275c3}\label{reg__i2c_8h_a37d95f2d540a83aace98851e1e6275c3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_OVER\_Pos@{I2C\_ISR\_RX\_OVER\_Pos}}
\index{I2C\_ISR\_RX\_OVER\_Pos@{I2C\_ISR\_RX\_OVER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_OVER\_Pos}{I2C\_ISR\_RX\_OVER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00388}{388}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0028c788ac6de356f3a9bc973792e3e3}\label{reg__i2c_8h_a0028c788ac6de356f3a9bc973792e3e3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_REQ@{I2C\_ISR\_RX\_REQ}}
\index{I2C\_ISR\_RX\_REQ@{I2C\_ISR\_RX\_REQ}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_REQ}{I2C\_ISR\_RX\_REQ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+REQ~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ad6106c5ecc8d55982d3d1ee2be50a2fc}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}})}



RX\+\_\+\+REQ interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00397}{397}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ad6106c5ecc8d55982d3d1ee2be50a2fc}\label{reg__i2c_8h_ad6106c5ecc8d55982d3d1ee2be50a2fc}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_REQ\_Pos@{I2C\_ISR\_RX\_REQ\_Pos}}
\index{I2C\_ISR\_RX\_REQ\_Pos@{I2C\_ISR\_RX\_REQ\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_REQ\_Pos}{I2C\_ISR\_RX\_REQ\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00396}{396}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a12788608aa1389a705043d12c3c0b9a2}\label{reg__i2c_8h_a12788608aa1389a705043d12c3c0b9a2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_UNDER@{I2C\_ISR\_RX\_UNDER}}
\index{I2C\_ISR\_RX\_UNDER@{I2C\_ISR\_RX\_UNDER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_UNDER}{I2C\_ISR\_RX\_UNDER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+UNDER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ac4c95de562903fd1f6d895f89eb9e2d3}{I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}})}



RX\+\_\+\+UNDER interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00387}{387}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ac4c95de562903fd1f6d895f89eb9e2d3}\label{reg__i2c_8h_ac4c95de562903fd1f6d895f89eb9e2d3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_RX\_UNDER\_Pos@{I2C\_ISR\_RX\_UNDER\_Pos}}
\index{I2C\_ISR\_RX\_UNDER\_Pos@{I2C\_ISR\_RX\_UNDER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_RX\_UNDER\_Pos}{I2C\_ISR\_RX\_UNDER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+ISR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00386}{386}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a96fd0704e89ee3d712fa100c57a3eea2}\label{reg__i2c_8h_a96fd0704e89ee3d712fa100c57a3eea2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_START@{I2C\_ISR\_START}}
\index{I2C\_ISR\_START@{I2C\_ISR\_START}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_START}{I2C\_ISR\_START}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+START~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ae902e2dbff045438a71d27cd93ae7ac1}{I2\+C\+\_\+\+ISR\+\_\+\+START\+\_\+\+Pos}})}



START\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00407}{407}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ae902e2dbff045438a71d27cd93ae7ac1}\label{reg__i2c_8h_ae902e2dbff045438a71d27cd93ae7ac1}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_START\_Pos@{I2C\_ISR\_START\_Pos}}
\index{I2C\_ISR\_START\_Pos@{I2C\_ISR\_START\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_START\_Pos}{I2C\_ISR\_START\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+START\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00406}{406}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a4947fcb3a81c5e8d1b9a934867ab0058}\label{reg__i2c_8h_a4947fcb3a81c5e8d1b9a934867ab0058}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_STOP@{I2C\_ISR\_STOP}}
\index{I2C\_ISR\_STOP@{I2C\_ISR\_STOP}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_STOP}{I2C\_ISR\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+STOP~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_af452d4f9f56023051a09497201ec3215}{I2\+C\+\_\+\+ISR\+\_\+\+STOP\+\_\+\+Pos}})}



STOP\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00405}{405}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_af452d4f9f56023051a09497201ec3215}\label{reg__i2c_8h_af452d4f9f56023051a09497201ec3215}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_STOP\_Pos@{I2C\_ISR\_STOP\_Pos}}
\index{I2C\_ISR\_STOP\_Pos@{I2C\_ISR\_STOP\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_STOP\_Pos}{I2C\_ISR\_STOP\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+STOP\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00404}{404}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abee1f593b03cd1d57f9809e9dce71a9a}\label{reg__i2c_8h_abee1f593b03cd1d57f9809e9dce71a9a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_TX\_ABRT@{I2C\_ISR\_TX\_ABRT}}
\index{I2C\_ISR\_TX\_ABRT@{I2C\_ISR\_TX\_ABRT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_TX\_ABRT}{I2C\_ISR\_TX\_ABRT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+ABRT~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_adc693dcbcde1c407c5a3beaa01342d2e}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}})}



TX\+\_\+\+ABRT interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00399}{399}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_adc693dcbcde1c407c5a3beaa01342d2e}\label{reg__i2c_8h_adc693dcbcde1c407c5a3beaa01342d2e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_TX\_ABRT\_Pos@{I2C\_ISR\_TX\_ABRT\_Pos}}
\index{I2C\_ISR\_TX\_ABRT\_Pos@{I2C\_ISR\_TX\_ABRT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_TX\_ABRT\_Pos}{I2C\_ISR\_TX\_ABRT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00398}{398}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abcfaa73a14271764963af50f88a31223}\label{reg__i2c_8h_abcfaa73a14271764963af50f88a31223}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_TX\_EMPTY@{I2C\_ISR\_TX\_EMPTY}}
\index{I2C\_ISR\_TX\_EMPTY@{I2C\_ISR\_TX\_EMPTY}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_TX\_EMPTY}{I2C\_ISR\_TX\_EMPTY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+EMPTY~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a151cea47a2a5c6f9d185fc6ce9244bae}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}})}



TX\+\_\+\+EMPTY interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00395}{395}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a151cea47a2a5c6f9d185fc6ce9244bae}\label{reg__i2c_8h_a151cea47a2a5c6f9d185fc6ce9244bae}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_TX\_EMPTY\_Pos@{I2C\_ISR\_TX\_EMPTY\_Pos}}
\index{I2C\_ISR\_TX\_EMPTY\_Pos@{I2C\_ISR\_TX\_EMPTY\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_TX\_EMPTY\_Pos}{I2C\_ISR\_TX\_EMPTY\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00394}{394}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a7daa3fc0040144c7dae9d013eb9df4eb}\label{reg__i2c_8h_a7daa3fc0040144c7dae9d013eb9df4eb}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_TX\_OVER@{I2C\_ISR\_TX\_OVER}}
\index{I2C\_ISR\_TX\_OVER@{I2C\_ISR\_TX\_OVER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_TX\_OVER}{I2C\_ISR\_TX\_OVER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+OVER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a43150d9d229e1c283d787ac6a430c100}{I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}})}



TX\+\_\+\+OVER interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00393}{393}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a43150d9d229e1c283d787ac6a430c100}\label{reg__i2c_8h_a43150d9d229e1c283d787ac6a430c100}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_ISR\_TX\_OVER\_Pos@{I2C\_ISR\_TX\_OVER\_Pos}}
\index{I2C\_ISR\_TX\_OVER\_Pos@{I2C\_ISR\_TX\_OVER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_ISR\_TX\_OVER\_Pos}{I2C\_ISR\_TX\_OVER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+ISR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00392}{392}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a7e13da4c4dec5dfffa56766e905d4c55}\label{reg__i2c_8h_a7e13da4c4dec5dfffa56766e905d4c55}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_ACTIV@{I2C\_RAWISR\_ACTIV}}
\index{I2C\_RAWISR\_ACTIV@{I2C\_RAWISR\_ACTIV}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_ACTIV}{I2C\_RAWISR\_ACTIV}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+ACTIV~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab24d7f59a7fc6e155522503507420b0e}{I2\+C\+\_\+\+RAWISR\+\_\+\+ACTIV\+\_\+\+Pos}})}



ACTIVITY interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00467}{467}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab24d7f59a7fc6e155522503507420b0e}\label{reg__i2c_8h_ab24d7f59a7fc6e155522503507420b0e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_ACTIV\_Pos@{I2C\_RAWISR\_ACTIV\_Pos}}
\index{I2C\_RAWISR\_ACTIV\_Pos@{I2C\_RAWISR\_ACTIV\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_ACTIV\_Pos}{I2C\_RAWISR\_ACTIV\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+ACTIV\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00466}{466}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2290105d21eb0b1d5e71bc35a13bd84a}\label{reg__i2c_8h_a2290105d21eb0b1d5e71bc35a13bd84a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_GC@{I2C\_RAWISR\_GC}}
\index{I2C\_RAWISR\_GC@{I2C\_RAWISR\_GC}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_GC}{I2C\_RAWISR\_GC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+GC~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a42c4984dd810355cc9cde428416eb872}{I2\+C\+\_\+\+RAWISR\+\_\+\+GC\+\_\+\+Pos}})}



GEN\+\_\+\+CALL interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00473}{473}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a42c4984dd810355cc9cde428416eb872}\label{reg__i2c_8h_a42c4984dd810355cc9cde428416eb872}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_GC\_Pos@{I2C\_RAWISR\_GC\_Pos}}
\index{I2C\_RAWISR\_GC\_Pos@{I2C\_RAWISR\_GC\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_GC\_Pos}{I2C\_RAWISR\_GC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+GC\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00472}{472}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_adf1a76d63e1763588cdfe5206e339fb9}\label{reg__i2c_8h_adf1a76d63e1763588cdfe5206e339fb9}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_HOLD@{I2C\_RAWISR\_HOLD}}
\index{I2C\_RAWISR\_HOLD@{I2C\_RAWISR\_HOLD}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_HOLD}{I2C\_RAWISR\_HOLD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+HOLD~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a998a248880021dddf675734a4ddf828e}{I2\+C\+\_\+\+RAWISR\+\_\+\+HOLD\+\_\+\+Pos}})}



MST\+\_\+\+ON\+\_\+\+HOLD interrupt status ///////////////////////////////////////////////////////////////////////////// 

I2\+C\+\_\+\+RXTLR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00480}{480}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a998a248880021dddf675734a4ddf828e}\label{reg__i2c_8h_a998a248880021dddf675734a4ddf828e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_HOLD\_Pos@{I2C\_RAWISR\_HOLD\_Pos}}
\index{I2C\_RAWISR\_HOLD\_Pos@{I2C\_RAWISR\_HOLD\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_HOLD\_Pos}{I2C\_RAWISR\_HOLD\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+HOLD\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00476}{476}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a6742702ca79ddd8d27b0fb49d22fc93e}\label{reg__i2c_8h_a6742702ca79ddd8d27b0fb49d22fc93e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RESTART@{I2C\_RAWISR\_RESTART}}
\index{I2C\_RAWISR\_RESTART@{I2C\_RAWISR\_RESTART}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RESTART}{I2C\_RAWISR\_RESTART}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RESTART~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aad3caa10e759aa1c0db3743ee16717ec}{I2\+C\+\_\+\+RAWISR\+\_\+\+RESTART\+\_\+\+Pos}})}



RESTART\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00475}{475}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aad3caa10e759aa1c0db3743ee16717ec}\label{reg__i2c_8h_aad3caa10e759aa1c0db3743ee16717ec}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RESTART\_Pos@{I2C\_RAWISR\_RESTART\_Pos}}
\index{I2C\_RAWISR\_RESTART\_Pos@{I2C\_RAWISR\_RESTART\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RESTART\_Pos}{I2C\_RAWISR\_RESTART\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RESTART\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00474}{474}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a45eacd1828ba1daf8bd0e70e032f1142}\label{reg__i2c_8h_a45eacd1828ba1daf8bd0e70e032f1142}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_DONE@{I2C\_RAWISR\_RX\_DONE}}
\index{I2C\_RAWISR\_RX\_DONE@{I2C\_RAWISR\_RX\_DONE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_DONE}{I2C\_RAWISR\_RX\_DONE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+DONE~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aedccc2039a8a74943be4a2a522ae4416}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}})}



RX\+\_\+\+DONE raw interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00464}{464}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aedccc2039a8a74943be4a2a522ae4416}\label{reg__i2c_8h_aedccc2039a8a74943be4a2a522ae4416}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_DONE\_Pos@{I2C\_RAWISR\_RX\_DONE\_Pos}}
\index{I2C\_RAWISR\_RX\_DONE\_Pos@{I2C\_RAWISR\_RX\_DONE\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_DONE\_Pos}{I2C\_RAWISR\_RX\_DONE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00463}{463}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a26697744a9b3675155f01e8be71b94b8}\label{reg__i2c_8h_a26697744a9b3675155f01e8be71b94b8}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_FULL@{I2C\_RAWISR\_RX\_FULL}}
\index{I2C\_RAWISR\_RX\_FULL@{I2C\_RAWISR\_RX\_FULL}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_FULL}{I2C\_RAWISR\_RX\_FULL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+FULL~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a395ac288be8adfea9ea309c90a518841}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos}})}



RX\+\_\+\+FULL raw interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00454}{454}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a395ac288be8adfea9ea309c90a518841}\label{reg__i2c_8h_a395ac288be8adfea9ea309c90a518841}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_FULL\_Pos@{I2C\_RAWISR\_RX\_FULL\_Pos}}
\index{I2C\_RAWISR\_RX\_FULL\_Pos@{I2C\_RAWISR\_RX\_FULL\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_FULL\_Pos}{I2C\_RAWISR\_RX\_FULL\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+FULL\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00453}{453}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a74bbd5e3d562642de9fc1b82d2cf2d88}\label{reg__i2c_8h_a74bbd5e3d562642de9fc1b82d2cf2d88}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_OVER@{I2C\_RAWISR\_RX\_OVER}}
\index{I2C\_RAWISR\_RX\_OVER@{I2C\_RAWISR\_RX\_OVER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_OVER}{I2C\_RAWISR\_RX\_OVER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+OVER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a0336d69d0c755ebdfe215850291e60d2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}})}



RX\+\_\+\+OVER raw interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00452}{452}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0336d69d0c755ebdfe215850291e60d2}\label{reg__i2c_8h_a0336d69d0c755ebdfe215850291e60d2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_OVER\_Pos@{I2C\_RAWISR\_RX\_OVER\_Pos}}
\index{I2C\_RAWISR\_RX\_OVER\_Pos@{I2C\_RAWISR\_RX\_OVER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_OVER\_Pos}{I2C\_RAWISR\_RX\_OVER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00451}{451}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a793c679b3b342e3fe77b8551a52cd259}\label{reg__i2c_8h_a793c679b3b342e3fe77b8551a52cd259}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_REQ@{I2C\_RAWISR\_RX\_REQ}}
\index{I2C\_RAWISR\_RX\_REQ@{I2C\_RAWISR\_RX\_REQ}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_REQ}{I2C\_RAWISR\_RX\_REQ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+REQ~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab94fc9ced37f1861b6214aa92bd3eeb2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos}})}



RX\+\_\+\+REQ raw interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00460}{460}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab94fc9ced37f1861b6214aa92bd3eeb2}\label{reg__i2c_8h_ab94fc9ced37f1861b6214aa92bd3eeb2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_REQ\_Pos@{I2C\_RAWISR\_RX\_REQ\_Pos}}
\index{I2C\_RAWISR\_RX\_REQ\_Pos@{I2C\_RAWISR\_RX\_REQ\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_REQ\_Pos}{I2C\_RAWISR\_RX\_REQ\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+REQ\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00459}{459}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a20b9c8c3046007be505d682ce4dc9d00}\label{reg__i2c_8h_a20b9c8c3046007be505d682ce4dc9d00}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_UNDER@{I2C\_RAWISR\_RX\_UNDER}}
\index{I2C\_RAWISR\_RX\_UNDER@{I2C\_RAWISR\_RX\_UNDER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_UNDER}{I2C\_RAWISR\_RX\_UNDER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+UNDER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a9ef5e3870576b00abc6b4f477289f5b2}{I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}})}



RX\+\_\+\+UNDER raw interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00450}{450}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a9ef5e3870576b00abc6b4f477289f5b2}\label{reg__i2c_8h_a9ef5e3870576b00abc6b4f477289f5b2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_RX\_UNDER\_Pos@{I2C\_RAWISR\_RX\_UNDER\_Pos}}
\index{I2C\_RAWISR\_RX\_UNDER\_Pos@{I2C\_RAWISR\_RX\_UNDER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_RX\_UNDER\_Pos}{I2C\_RAWISR\_RX\_UNDER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00449}{449}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2597fc0e9ea22d369342374029373de5}\label{reg__i2c_8h_a2597fc0e9ea22d369342374029373de5}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_START@{I2C\_RAWISR\_START}}
\index{I2C\_RAWISR\_START@{I2C\_RAWISR\_START}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_START}{I2C\_RAWISR\_START}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+START~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a112f085acb249c89fedcac2a61a6b8bb}{I2\+C\+\_\+\+RAWISR\+\_\+\+START\+\_\+\+Pos}})}



START\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00471}{471}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a112f085acb249c89fedcac2a61a6b8bb}\label{reg__i2c_8h_a112f085acb249c89fedcac2a61a6b8bb}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_START\_Pos@{I2C\_RAWISR\_START\_Pos}}
\index{I2C\_RAWISR\_START\_Pos@{I2C\_RAWISR\_START\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_START\_Pos}{I2C\_RAWISR\_START\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+START\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00470}{470}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aaecb0de3a3d92a4946a558b7eb35789c}\label{reg__i2c_8h_aaecb0de3a3d92a4946a558b7eb35789c}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_STOP@{I2C\_RAWISR\_STOP}}
\index{I2C\_RAWISR\_STOP@{I2C\_RAWISR\_STOP}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_STOP}{I2C\_RAWISR\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+STOP~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ae8af4472c21467cfcdf279058c4164e0}{I2\+C\+\_\+\+RAWISR\+\_\+\+STOP\+\_\+\+Pos}})}



STOP\+\_\+\+DET interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00469}{469}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ae8af4472c21467cfcdf279058c4164e0}\label{reg__i2c_8h_ae8af4472c21467cfcdf279058c4164e0}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_STOP\_Pos@{I2C\_RAWISR\_STOP\_Pos}}
\index{I2C\_RAWISR\_STOP\_Pos@{I2C\_RAWISR\_STOP\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_STOP\_Pos}{I2C\_RAWISR\_STOP\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+STOP\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00468}{468}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_adbc936c67188eb383192ff180cfaaa29}\label{reg__i2c_8h_adbc936c67188eb383192ff180cfaaa29}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_TX\_ABRT@{I2C\_RAWISR\_TX\_ABRT}}
\index{I2C\_RAWISR\_TX\_ABRT@{I2C\_RAWISR\_TX\_ABRT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_TX\_ABRT}{I2C\_RAWISR\_TX\_ABRT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+ABRT~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a0bcc39394f338576e3fe39a0729b52f6}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}})}



TX\+\_\+\+ABRT raw interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00462}{462}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0bcc39394f338576e3fe39a0729b52f6}\label{reg__i2c_8h_a0bcc39394f338576e3fe39a0729b52f6}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_TX\_ABRT\_Pos@{I2C\_RAWISR\_TX\_ABRT\_Pos}}
\index{I2C\_RAWISR\_TX\_ABRT\_Pos@{I2C\_RAWISR\_TX\_ABRT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_TX\_ABRT\_Pos}{I2C\_RAWISR\_TX\_ABRT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00461}{461}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a43c49ebab96d91dbe14c7eb422b0f3a4}\label{reg__i2c_8h_a43c49ebab96d91dbe14c7eb422b0f3a4}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_TX\_EMPTY@{I2C\_RAWISR\_TX\_EMPTY}}
\index{I2C\_RAWISR\_TX\_EMPTY@{I2C\_RAWISR\_TX\_EMPTY}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_TX\_EMPTY}{I2C\_RAWISR\_TX\_EMPTY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+EMPTY~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a5fb7e14fd02e3e604e0a5a6bd56de3e8}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos}})}



TX\+\_\+\+EMPTY raw interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00458}{458}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a5fb7e14fd02e3e604e0a5a6bd56de3e8}\label{reg__i2c_8h_a5fb7e14fd02e3e604e0a5a6bd56de3e8}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_TX\_EMPTY\_Pos@{I2C\_RAWISR\_TX\_EMPTY\_Pos}}
\index{I2C\_RAWISR\_TX\_EMPTY\_Pos@{I2C\_RAWISR\_TX\_EMPTY\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_TX\_EMPTY\_Pos}{I2C\_RAWISR\_TX\_EMPTY\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+EMPTY\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00457}{457}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a921d850a3ab3821acf23f69c297bf772}\label{reg__i2c_8h_a921d850a3ab3821acf23f69c297bf772}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_TX\_OVER@{I2C\_RAWISR\_TX\_OVER}}
\index{I2C\_RAWISR\_TX\_OVER@{I2C\_RAWISR\_TX\_OVER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_TX\_OVER}{I2C\_RAWISR\_TX\_OVER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+OVER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a2aba49cf49143c08579e6577153fd563}{I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}})}



TX\+\_\+\+OVER raw interrupt status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00456}{456}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2aba49cf49143c08579e6577153fd563}\label{reg__i2c_8h_a2aba49cf49143c08579e6577153fd563}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RAWISR\_TX\_OVER\_Pos@{I2C\_RAWISR\_TX\_OVER\_Pos}}
\index{I2C\_RAWISR\_TX\_OVER\_Pos@{I2C\_RAWISR\_TX\_OVER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RAWISR\_TX\_OVER\_Pos}{I2C\_RAWISR\_TX\_OVER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RAWISR\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00455}{455}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a33c85be470db21eb5508027d0832cde3}\label{reg__i2c_8h_a33c85be470db21eb5508027d0832cde3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RD\_REQ@{I2C\_RD\_REQ}}
\index{I2C\_RD\_REQ@{I2C\_RD\_REQ}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RD\_REQ}{I2C\_RD\_REQ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RD\+\_\+\+REQ~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a7cfabc5888c3fa495c44ae9c28bb0633}{I2\+C\+\_\+\+RD\+\_\+\+REQ\+\_\+\+Pos}})}



Read this register to clear the RD\+\_\+\+REQ interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00517}{517}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a7cfabc5888c3fa495c44ae9c28bb0633}\label{reg__i2c_8h_a7cfabc5888c3fa495c44ae9c28bb0633}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RD\_REQ\_Pos@{I2C\_RD\_REQ\_Pos}}
\index{I2C\_RD\_REQ\_Pos@{I2C\_RD\_REQ\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RD\_REQ\_Pos}{I2C\_RD\_REQ\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RD\+\_\+\+REQ\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+RD\+\_\+\+REQ Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00516}{516}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2c1f6c83f33298f5f2ab5d3ab5117780}\label{reg__i2c_8h_a2c1f6c83f33298f5f2ab5d3ab5117780}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RX\_DONE@{I2C\_RX\_DONE}}
\index{I2C\_RX\_DONE@{I2C\_RX\_DONE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RX\_DONE}{I2C\_RX\_DONE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RX\+\_\+\+DONE~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a57eb9105d91067bc2ea5e49407696778}{I2\+C\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos}})}



Read this register to clear the RX\+\_\+\+DONE interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00529}{529}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a57eb9105d91067bc2ea5e49407696778}\label{reg__i2c_8h_a57eb9105d91067bc2ea5e49407696778}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RX\_DONE\_Pos@{I2C\_RX\_DONE\_Pos}}
\index{I2C\_RX\_DONE\_Pos@{I2C\_RX\_DONE\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RX\_DONE\_Pos}{I2C\_RX\_DONE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RX\+\_\+\+DONE\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+RX\+\_\+\+DONE Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00528}{528}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2acb84ccf98b04d833a1d9cbf2087b4c}\label{reg__i2c_8h_a2acb84ccf98b04d833a1d9cbf2087b4c}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RX\_OVER@{I2C\_RX\_OVER}}
\index{I2C\_RX\_OVER@{I2C\_RX\_OVER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RX\_OVER}{I2C\_RX\_OVER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RX\+\_\+\+OVER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a92420978653e6a98dd0042a3fccf4abf}{I2\+C\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos}})}



Read this register to clear the RX\+\_\+\+OVER interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register ///////////////////////////////////////////////////////////////////////////// 

I2\+C\+\_\+\+TX\+\_\+\+OVER Register Bit Definition 

在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00509}{509}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a92420978653e6a98dd0042a3fccf4abf}\label{reg__i2c_8h_a92420978653e6a98dd0042a3fccf4abf}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RX\_OVER\_Pos@{I2C\_RX\_OVER\_Pos}}
\index{I2C\_RX\_OVER\_Pos@{I2C\_RX\_OVER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RX\_OVER\_Pos}{I2C\_RX\_OVER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RX\+\_\+\+OVER\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+RX\+\_\+\+OVER Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00505}{505}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0f6950d1984ee99ee8c4e622f75a1966}\label{reg__i2c_8h_a0f6950d1984ee99ee8c4e622f75a1966}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RX\_UNDER@{I2C\_RX\_UNDER}}
\index{I2C\_RX\_UNDER@{I2C\_RX\_UNDER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RX\_UNDER}{I2C\_RX\_UNDER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RX\+\_\+\+UNDER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ad538b9f1571d2a94f7bf0be17b9bd8b2}{I2\+C\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos}})}



Read this register to clear the RX\+\_\+\+UNDER interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00500}{500}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ad538b9f1571d2a94f7bf0be17b9bd8b2}\label{reg__i2c_8h_ad538b9f1571d2a94f7bf0be17b9bd8b2}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RX\_UNDER\_Pos@{I2C\_RX\_UNDER\_Pos}}
\index{I2C\_RX\_UNDER\_Pos@{I2C\_RX\_UNDER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RX\_UNDER\_Pos}{I2C\_RX\_UNDER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RX\+\_\+\+UNDER\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+RX\+\_\+\+UNDER Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00499}{499}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abd7e5bdcb5afd362b0ed3872cadef7a6}\label{reg__i2c_8h_abd7e5bdcb5afd362b0ed3872cadef7a6}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RXFLR\_CNT@{I2C\_RXFLR\_CNT}}
\index{I2C\_RXFLR\_CNT@{I2C\_RXFLR\_CNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RXFLR\_CNT}{I2C\_RXFLR\_CNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RXFLR\+\_\+\+CNT~(0x03U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ad42d47c5fe8265c9c8b65a81fe8dad05}{I2\+C\+\_\+\+RXFLR\+\_\+\+CNT\+\_\+\+Pos}})}



Number of valid data in the receive FIFO 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00590}{590}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ad42d47c5fe8265c9c8b65a81fe8dad05}\label{reg__i2c_8h_ad42d47c5fe8265c9c8b65a81fe8dad05}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RXFLR\_CNT\_Pos@{I2C\_RXFLR\_CNT\_Pos}}
\index{I2C\_RXFLR\_CNT\_Pos@{I2C\_RXFLR\_CNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RXFLR\_CNT\_Pos}{I2C\_RXFLR\_CNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RXFLR\+\_\+\+CNT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+RXFLR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00589}{589}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aaed6a4e74a4634fca396bafdfe69147d}\label{reg__i2c_8h_aaed6a4e74a4634fca396bafdfe69147d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RXTLR\_Pos@{I2C\_RXTLR\_Pos}}
\index{I2C\_RXTLR\_Pos@{I2C\_RXTLR\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RXTLR\_Pos}{I2C\_RXTLR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RXTLR\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00481}{481}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a20f5caf8887eff0ddda8904ae8265a33}\label{reg__i2c_8h_a20f5caf8887eff0ddda8904ae8265a33}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_RXTLR\_TL@{I2C\_RXTLR\_TL}}
\index{I2C\_RXTLR\_TL@{I2C\_RXTLR\_TL}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RXTLR\_TL}{I2C\_RXTLR\_TL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RXTLR\+\_\+\+TL~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aaed6a4e74a4634fca396bafdfe69147d}{I2\+C\+\_\+\+RXTLR\+\_\+\+Pos}})}



Receive FIFO threshold level 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00482}{482}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a403c6c28873a5814b3e8ee7c60265d9d}\label{reg__i2c_8h_a403c6c28873a5814b3e8ee7c60265d9d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SAR\_ADDR@{I2C\_SAR\_ADDR}}
\index{I2C\_SAR\_ADDR@{I2C\_SAR\_ADDR}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SAR\_ADDR}{I2C\_SAR\_ADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SAR\+\_\+\+ADDR~(0x03\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abf67136b84a2e5a9b97483122e991c5d}{I2\+C\+\_\+\+SAR\+\_\+\+ADDR\+\_\+\+Pos}})}



Slave address 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00348}{348}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abf67136b84a2e5a9b97483122e991c5d}\label{reg__i2c_8h_abf67136b84a2e5a9b97483122e991c5d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SAR\_ADDR\_Pos@{I2C\_SAR\_ADDR\_Pos}}
\index{I2C\_SAR\_ADDR\_Pos@{I2C\_SAR\_ADDR\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SAR\_ADDR\_Pos}{I2C\_SAR\_ADDR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SAR\+\_\+\+ADDR\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+SAR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00347}{347}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a30fac4fe21f1ac7b9e86eb8f480b536d}\label{reg__i2c_8h_a30fac4fe21f1ac7b9e86eb8f480b536d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SETUP\_CNT@{I2C\_SETUP\_CNT}}
\index{I2C\_SETUP\_CNT@{I2C\_SETUP\_CNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SETUP\_CNT}{I2C\_SETUP\_CNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SETUP\+\_\+\+CNT~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab957a9b0c6e8c7898db6c4d534cbd96e}{I2\+C\+\_\+\+SETUP\+\_\+\+CNT\+\_\+\+Pos}})}



SDA setup 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00611}{611}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab957a9b0c6e8c7898db6c4d534cbd96e}\label{reg__i2c_8h_ab957a9b0c6e8c7898db6c4d534cbd96e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SETUP\_CNT\_Pos@{I2C\_SETUP\_CNT\_Pos}}
\index{I2C\_SETUP\_CNT\_Pos@{I2C\_SETUP\_CNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SETUP\_CNT\_Pos}{I2C\_SETUP\_CNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SETUP\+\_\+\+CNT\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00610}{610}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab259b0edf62bab1cbe9b7c0d97acbd2a}\label{reg__i2c_8h_ab259b0edf62bab1cbe9b7c0d97acbd2a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SLVMASK@{I2C\_SLVMASK}}
\index{I2C\_SLVMASK@{I2C\_SLVMASK}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SLVMASK}{I2C\_SLVMASK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SLVMASK~(0x3\+FFU $<$$<$\mbox{\hyperlink{reg__i2c_8h_af2a9f7ebe394ac114e6bd85cb6a12972}{I2\+C\+\_\+\+SLVMASK\+\_\+\+Pos}})}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00621}{621}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_af2a9f7ebe394ac114e6bd85cb6a12972}\label{reg__i2c_8h_af2a9f7ebe394ac114e6bd85cb6a12972}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SLVMASK\_Pos@{I2C\_SLVMASK\_Pos}}
\index{I2C\_SLVMASK\_Pos@{I2C\_SLVMASK\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SLVMASK\_Pos}{I2C\_SLVMASK\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SLVMASK\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00620}{620}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a7da3e0d30729a82d6a5908638cfe3518}\label{reg__i2c_8h_a7da3e0d30729a82d6a5908638cfe3518}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SLVRCVADDR@{I2C\_SLVRCVADDR}}
\index{I2C\_SLVRCVADDR@{I2C\_SLVRCVADDR}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SLVRCVADDR}{I2C\_SLVRCVADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SLVRCVADDR~(0x3\+FFU $<$$<$\mbox{\hyperlink{reg__i2c_8h_a4028553bc532eab371412e3ffa895700}{I2\+C\+\_\+\+SLVRCVADDR\+\_\+\+Pos}})}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00624}{624}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a4028553bc532eab371412e3ffa895700}\label{reg__i2c_8h_a4028553bc532eab371412e3ffa895700}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SLVRCVADDR\_Pos@{I2C\_SLVRCVADDR\_Pos}}
\index{I2C\_SLVRCVADDR\_Pos@{I2C\_SLVRCVADDR\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SLVRCVADDR\_Pos}{I2C\_SLVRCVADDR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SLVRCVADDR\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00623}{623}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a57199c9275182c02f9f1031e42d0519e}\label{reg__i2c_8h_a57199c9275182c02f9f1031e42d0519e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_ACTIV@{I2C\_SR\_ACTIV}}
\index{I2C\_SR\_ACTIV@{I2C\_SR\_ACTIV}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_ACTIV}{I2C\_SR\_ACTIV}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+ACTIV~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab00a7f1e1fc9fe8d1d20581ba605a2a4}{I2\+C\+\_\+\+SR\+\_\+\+ACTIV\+\_\+\+Pos}})}



I2C activity status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00566}{566}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab00a7f1e1fc9fe8d1d20581ba605a2a4}\label{reg__i2c_8h_ab00a7f1e1fc9fe8d1d20581ba605a2a4}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_ACTIV\_Pos@{I2C\_SR\_ACTIV\_Pos}}
\index{I2C\_SR\_ACTIV\_Pos@{I2C\_SR\_ACTIV\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_ACTIV\_Pos}{I2C\_SR\_ACTIV\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+ACTIV\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+SR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00565}{565}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a7d398e2359345af79780cd3d9d24355e}\label{reg__i2c_8h_a7d398e2359345af79780cd3d9d24355e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_MST\_ACTIV@{I2C\_SR\_MST\_ACTIV}}
\index{I2C\_SR\_MST\_ACTIV@{I2C\_SR\_MST\_ACTIV}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_MST\_ACTIV}{I2C\_SR\_MST\_ACTIV}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+MST\+\_\+\+ACTIV~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aa5eb6d9a5b9fc9bbced4eef8487ae641}{I2\+C\+\_\+\+SR\+\_\+\+MST\+\_\+\+ACTIV\+\_\+\+Pos}})}



Master FSM activity status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00576}{576}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aa5eb6d9a5b9fc9bbced4eef8487ae641}\label{reg__i2c_8h_aa5eb6d9a5b9fc9bbced4eef8487ae641}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_MST\_ACTIV\_Pos@{I2C\_SR\_MST\_ACTIV\_Pos}}
\index{I2C\_SR\_MST\_ACTIV\_Pos@{I2C\_SR\_MST\_ACTIV\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_MST\_ACTIV\_Pos}{I2C\_SR\_MST\_ACTIV\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+MST\+\_\+\+ACTIV\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00575}{575}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a8592ea6565bae2047d97e9c3dd5906f7}\label{reg__i2c_8h_a8592ea6565bae2047d97e9c3dd5906f7}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_RFF@{I2C\_SR\_RFF}}
\index{I2C\_SR\_RFF@{I2C\_SR\_RFF}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_RFF}{I2C\_SR\_RFF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+RFF~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a9dc21cba24fe0762de85dba08135d9c9}{I2\+C\+\_\+\+SR\+\_\+\+RFF\+\_\+\+Pos}})}



Receive FIFO completely full 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00574}{574}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a9dc21cba24fe0762de85dba08135d9c9}\label{reg__i2c_8h_a9dc21cba24fe0762de85dba08135d9c9}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_RFF\_Pos@{I2C\_SR\_RFF\_Pos}}
\index{I2C\_SR\_RFF\_Pos@{I2C\_SR\_RFF\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_RFF\_Pos}{I2C\_SR\_RFF\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+RFF\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00573}{573}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a9130f64a09a9e2f8aba40d9d02bb007c}\label{reg__i2c_8h_a9130f64a09a9e2f8aba40d9d02bb007c}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_RFNE@{I2C\_SR\_RFNE}}
\index{I2C\_SR\_RFNE@{I2C\_SR\_RFNE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_RFNE}{I2C\_SR\_RFNE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+RFNE~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a28e4c6636396de55f4edf7381b092364}{I2\+C\+\_\+\+SR\+\_\+\+RFNE\+\_\+\+Pos}})}



Receive FIFO not empty 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00572}{572}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a28e4c6636396de55f4edf7381b092364}\label{reg__i2c_8h_a28e4c6636396de55f4edf7381b092364}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_RFNE\_Pos@{I2C\_SR\_RFNE\_Pos}}
\index{I2C\_SR\_RFNE\_Pos@{I2C\_SR\_RFNE\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_RFNE\_Pos}{I2C\_SR\_RFNE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+RFNE\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00571}{571}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab43a6bf7c8a4785b7fcbe7ef18aff57d}\label{reg__i2c_8h_ab43a6bf7c8a4785b7fcbe7ef18aff57d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_SLV\_ACTIV@{I2C\_SR\_SLV\_ACTIV}}
\index{I2C\_SR\_SLV\_ACTIV@{I2C\_SR\_SLV\_ACTIV}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_SLV\_ACTIV}{I2C\_SR\_SLV\_ACTIV}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+SLV\+\_\+\+ACTIV~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aba740a217e30c684d34f6736cc4f6d77}{I2\+C\+\_\+\+SR\+\_\+\+SLV\+\_\+\+ACTIV\+\_\+\+Pos}})}



Slave FSM activity status 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00578}{578}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aba740a217e30c684d34f6736cc4f6d77}\label{reg__i2c_8h_aba740a217e30c684d34f6736cc4f6d77}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_SLV\_ACTIV\_Pos@{I2C\_SR\_SLV\_ACTIV\_Pos}}
\index{I2C\_SR\_SLV\_ACTIV\_Pos@{I2C\_SR\_SLV\_ACTIV\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_SLV\_ACTIV\_Pos}{I2C\_SR\_SLV\_ACTIV\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+SLV\+\_\+\+ACTIV\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00577}{577}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a1257a7a8476d8aa1d8319888a9edf69f}\label{reg__i2c_8h_a1257a7a8476d8aa1d8319888a9edf69f}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_TFE@{I2C\_SR\_TFE}}
\index{I2C\_SR\_TFE@{I2C\_SR\_TFE}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_TFE}{I2C\_SR\_TFE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+TFE~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aa1758341f9e67a2463c0aaa8ee54910e}{I2\+C\+\_\+\+SR\+\_\+\+TFE\+\_\+\+Pos}})}



Transmit FIFO completely empty 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00570}{570}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aa1758341f9e67a2463c0aaa8ee54910e}\label{reg__i2c_8h_aa1758341f9e67a2463c0aaa8ee54910e}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_TFE\_Pos@{I2C\_SR\_TFE\_Pos}}
\index{I2C\_SR\_TFE\_Pos@{I2C\_SR\_TFE\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_TFE\_Pos}{I2C\_SR\_TFE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+TFE\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00569}{569}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a07c6b228471f824ccf63653a78f04243}\label{reg__i2c_8h_a07c6b228471f824ccf63653a78f04243}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_TFNF@{I2C\_SR\_TFNF}}
\index{I2C\_SR\_TFNF@{I2C\_SR\_TFNF}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_TFNF}{I2C\_SR\_TFNF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+TFNF~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ac7629df4eee4510eeae5038d9edde488}{I2\+C\+\_\+\+SR\+\_\+\+TFNF\+\_\+\+Pos}})}



Transmit FIFO not full 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00568}{568}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ac7629df4eee4510eeae5038d9edde488}\label{reg__i2c_8h_ac7629df4eee4510eeae5038d9edde488}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SR\_TFNF\_Pos@{I2C\_SR\_TFNF\_Pos}}
\index{I2C\_SR\_TFNF\_Pos@{I2C\_SR\_TFNF\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SR\_TFNF\_Pos}{I2C\_SR\_TFNF\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR\+\_\+\+TFNF\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00567}{567}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a1f4c738d44e1e7eb947551b63feff6f1}\label{reg__i2c_8h_a1f4c738d44e1e7eb947551b63feff6f1}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SSHR\_CNT@{I2C\_SSHR\_CNT}}
\index{I2C\_SSHR\_CNT@{I2C\_SSHR\_CNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SSHR\_CNT}{I2C\_SSHR\_CNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SSHR\+\_\+\+CNT~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab7bfeac488fb948a6e2c03652e16e261}{I2\+C\+\_\+\+SSHR\+\_\+\+CNT\+\_\+\+Pos}})}



SCL clock high period count for standard speed 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00363}{363}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab7bfeac488fb948a6e2c03652e16e261}\label{reg__i2c_8h_ab7bfeac488fb948a6e2c03652e16e261}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SSHR\_CNT\_Pos@{I2C\_SSHR\_CNT\_Pos}}
\index{I2C\_SSHR\_CNT\_Pos@{I2C\_SSHR\_CNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SSHR\_CNT\_Pos}{I2C\_SSHR\_CNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SSHR\+\_\+\+CNT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+SSHR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00362}{362}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a8cd118f953bae6aecbfc88ea858de918}\label{reg__i2c_8h_a8cd118f953bae6aecbfc88ea858de918}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SSLR\_CNT@{I2C\_SSLR\_CNT}}
\index{I2C\_SSLR\_CNT@{I2C\_SSLR\_CNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SSLR\_CNT}{I2C\_SSLR\_CNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SSLR\+\_\+\+CNT~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a98a6413e113e91a72c64535673a3bd4c}{I2\+C\+\_\+\+SSLR\+\_\+\+CNT\+\_\+\+Pos}})}



SCL clock low period count for standard speed 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00369}{369}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a98a6413e113e91a72c64535673a3bd4c}\label{reg__i2c_8h_a98a6413e113e91a72c64535673a3bd4c}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_SSLR\_CNT\_Pos@{I2C\_SSLR\_CNT\_Pos}}
\index{I2C\_SSLR\_CNT\_Pos@{I2C\_SSLR\_CNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SSLR\_CNT\_Pos}{I2C\_SSLR\_CNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SSLR\+\_\+\+CNT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+SSLR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00368}{368}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a4b22ba2f26e18d7a0b9b8d91c9ff1cb8}\label{reg__i2c_8h_a4b22ba2f26e18d7a0b9b8d91c9ff1cb8}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_START@{I2C\_START}}
\index{I2C\_START@{I2C\_START}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_START}{I2C\_START}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+START~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_afab3258d7d360afd596d4cb6eb53cd2a}{I2\+C\+\_\+\+START\+\_\+\+Pos}})}



Read this register to clear the START\+\_\+\+DET interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00546}{546}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_afab3258d7d360afd596d4cb6eb53cd2a}\label{reg__i2c_8h_afab3258d7d360afd596d4cb6eb53cd2a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_START\_Pos@{I2C\_START\_Pos}}
\index{I2C\_START\_Pos@{I2C\_START\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_START\_Pos}{I2C\_START\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+START\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+START Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00545}{545}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ae97924b7877c5f26955e82ab97470b95}\label{reg__i2c_8h_ae97924b7877c5f26955e82ab97470b95}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_STOP@{I2C\_STOP}}
\index{I2C\_STOP@{I2C\_STOP}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_STOP}{I2C\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+STOP~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_af7b2c233b353f00760abb82c8078b7bc}{I2\+C\+\_\+\+STOP\+\_\+\+Pos}})}



Read this register to clear the STOP\+\_\+\+DET interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00540}{540}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_af7b2c233b353f00760abb82c8078b7bc}\label{reg__i2c_8h_af7b2c233b353f00760abb82c8078b7bc}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_STOP\_Pos@{I2C\_STOP\_Pos}}
\index{I2C\_STOP\_Pos@{I2C\_STOP\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_STOP\_Pos}{I2C\_STOP\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+STOP\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00539}{539}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a967c184650624ccf22bf6dbe788cc22a}\label{reg__i2c_8h_a967c184650624ccf22bf6dbe788cc22a}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TAR\_ADDR@{I2C\_TAR\_ADDR}}
\index{I2C\_TAR\_ADDR@{I2C\_TAR\_ADDR}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TAR\_ADDR}{I2C\_TAR\_ADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TAR\+\_\+\+ADDR~(0x03\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_ab63ef903c11c328f591682ce7d2b9377}{I2\+C\+\_\+\+TAR\+\_\+\+ADDR\+\_\+\+Pos}})}



Target address for master mode 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00338}{338}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ab63ef903c11c328f591682ce7d2b9377}\label{reg__i2c_8h_ab63ef903c11c328f591682ce7d2b9377}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TAR\_ADDR\_Pos@{I2C\_TAR\_ADDR\_Pos}}
\index{I2C\_TAR\_ADDR\_Pos@{I2C\_TAR\_ADDR\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TAR\_ADDR\_Pos}{I2C\_TAR\_ADDR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TAR\+\_\+\+ADDR\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+TAR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00337}{337}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_ac68f91fab13bbf39577ff0b9ec191944}\label{reg__i2c_8h_ac68f91fab13bbf39577ff0b9ec191944}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TAR\_GC@{I2C\_TAR\_GC}}
\index{I2C\_TAR\_GC@{I2C\_TAR\_GC}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TAR\_GC}{I2C\_TAR\_GC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TAR\+\_\+\+GC~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a666e1e4642b0d8c82222d08bda9aafb8}{I2\+C\+\_\+\+TAR\+\_\+\+GC\+\_\+\+Pos}})}



General Call or START byte 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00340}{340}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a666e1e4642b0d8c82222d08bda9aafb8}\label{reg__i2c_8h_a666e1e4642b0d8c82222d08bda9aafb8}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TAR\_GC\_Pos@{I2C\_TAR\_GC\_Pos}}
\index{I2C\_TAR\_GC\_Pos@{I2C\_TAR\_GC\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TAR\_GC\_Pos}{I2C\_TAR\_GC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TAR\+\_\+\+GC\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00339}{339}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_af529858f9152855bbd3e5ebd84e71106}\label{reg__i2c_8h_af529858f9152855bbd3e5ebd84e71106}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TAR\_SPECIAL@{I2C\_TAR\_SPECIAL}}
\index{I2C\_TAR\_SPECIAL@{I2C\_TAR\_SPECIAL}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TAR\_SPECIAL}{I2C\_TAR\_SPECIAL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TAR\+\_\+\+SPECIAL~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_a2547c410448261babe981e8eef7e96f3}{I2\+C\+\_\+\+TAR\+\_\+\+SPECIAL\+\_\+\+Pos}})}



Special command enable like General Call or START byte 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00342}{342}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2547c410448261babe981e8eef7e96f3}\label{reg__i2c_8h_a2547c410448261babe981e8eef7e96f3}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TAR\_SPECIAL\_Pos@{I2C\_TAR\_SPECIAL\_Pos}}
\index{I2C\_TAR\_SPECIAL\_Pos@{I2C\_TAR\_SPECIAL\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TAR\_SPECIAL\_Pos}{I2C\_TAR\_SPECIAL\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TAR\+\_\+\+SPECIAL\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00341}{341}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a6b0b4a92aebae07748a758ae65a9b528}\label{reg__i2c_8h_a6b0b4a92aebae07748a758ae65a9b528}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TX\_ABRT@{I2C\_TX\_ABRT}}
\index{I2C\_TX\_ABRT@{I2C\_TX\_ABRT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TX\_ABRT}{I2C\_TX\_ABRT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TX\+\_\+\+ABRT~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_adc586fb9f630fdff4767c67db7da30ad}{I2\+C\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos}})}



Read this register to clear the TX\+\_\+\+ABRT interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00523}{523}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_adc586fb9f630fdff4767c67db7da30ad}\label{reg__i2c_8h_adc586fb9f630fdff4767c67db7da30ad}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TX\_ABRT\_Pos@{I2C\_TX\_ABRT\_Pos}}
\index{I2C\_TX\_ABRT\_Pos@{I2C\_TX\_ABRT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TX\_ABRT\_Pos}{I2C\_TX\_ABRT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TX\+\_\+\+ABRT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+TX\+\_\+\+ABRT Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00522}{522}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a94ac4f40d2ec363dbf1df04060148616}\label{reg__i2c_8h_a94ac4f40d2ec363dbf1df04060148616}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TX\_OVER@{I2C\_TX\_OVER}}
\index{I2C\_TX\_OVER@{I2C\_TX\_OVER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TX\_OVER}{I2C\_TX\_OVER}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TX\+\_\+\+OVER~(0x01U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_abea0427883ea0e45f118d5b581a9363d}{I2\+C\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos}})}



Read this register to clear the TX\+\_\+\+OVER interrupt of the I2\+C\+\_\+\+RAW\+\_\+\+INTR\+\_\+\+STAT register 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00511}{511}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_abea0427883ea0e45f118d5b581a9363d}\label{reg__i2c_8h_abea0427883ea0e45f118d5b581a9363d}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TX\_OVER\_Pos@{I2C\_TX\_OVER\_Pos}}
\index{I2C\_TX\_OVER\_Pos@{I2C\_TX\_OVER\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TX\_OVER\_Pos}{I2C\_TX\_OVER\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TX\+\_\+\+OVER\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00510}{510}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a0da5a40ec1ca017dda4d3c52176b0fec}\label{reg__i2c_8h_a0da5a40ec1ca017dda4d3c52176b0fec}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TXFLR\_CNT@{I2C\_TXFLR\_CNT}}
\index{I2C\_TXFLR\_CNT@{I2C\_TXFLR\_CNT}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TXFLR\_CNT}{I2C\_TXFLR\_CNT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TXFLR\+\_\+\+CNT~(0x03U $<$$<$ \mbox{\hyperlink{reg__i2c_8h_aec800ec4b7bdceaf5d33b87362be0a02}{I2\+C\+\_\+\+TXFLR\+\_\+\+CNT\+\_\+\+Pos}})}



Number of valid data in the transmit FIFO 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00584}{584}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_aec800ec4b7bdceaf5d33b87362be0a02}\label{reg__i2c_8h_aec800ec4b7bdceaf5d33b87362be0a02}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TXFLR\_CNT\_Pos@{I2C\_TXFLR\_CNT\_Pos}}
\index{I2C\_TXFLR\_CNT\_Pos@{I2C\_TXFLR\_CNT\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TXFLR\_CNT\_Pos}{I2C\_TXFLR\_CNT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TXFLR\+\_\+\+CNT\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+TXFLR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00583}{583}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_afc8e4c11c580106ba104de20fcb7cabf}\label{reg__i2c_8h_afc8e4c11c580106ba104de20fcb7cabf}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TXTLR\_Pos@{I2C\_TXTLR\_Pos}}
\index{I2C\_TXTLR\_Pos@{I2C\_TXTLR\_Pos}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TXTLR\_Pos}{I2C\_TXTLR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TXTLR\+\_\+\+Pos~(0)}



I2\+C\+\_\+\+TXTLR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00487}{487}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a7c50429caae2b42b06378f2dd1f93660}\label{reg__i2c_8h_a7c50429caae2b42b06378f2dd1f93660}} 
\index{reg\_i2c.h@{reg\_i2c.h}!I2C\_TXTLR\_TL@{I2C\_TXTLR\_TL}}
\index{I2C\_TXTLR\_TL@{I2C\_TXTLR\_TL}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TXTLR\_TL}{I2C\_TXTLR\_TL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TXTLR\+\_\+\+TL~(0x\+FFU $<$$<$ \mbox{\hyperlink{reg__i2c_8h_afc8e4c11c580106ba104de20fcb7cabf}{I2\+C\+\_\+\+TXTLR\+\_\+\+Pos}})}



Transmit FIFO threshold level 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00488}{488}} 行定义.

\mbox{\Hypertarget{reg__i2c_8h_a2a3f5b5b5ac58a5e6544c26613a91853}\label{reg__i2c_8h_a2a3f5b5b5ac58a5e6544c26613a91853}} 
\index{reg\_i2c.h@{reg\_i2c.h}!USENCOMBINEREGISTER@{USENCOMBINEREGISTER}}
\index{USENCOMBINEREGISTER@{USENCOMBINEREGISTER}!reg\_i2c.h@{reg\_i2c.h}}
\doxysubsubsection{\texorpdfstring{USENCOMBINEREGISTER}{USENCOMBINEREGISTER}}
{\footnotesize\ttfamily \#define USENCOMBINEREGISTER}



I2C Register Structure Definition 



在文件 \mbox{\hyperlink{reg__i2c_8h_source}{reg\+\_\+i2c.\+h}} 第 \mbox{\hyperlink{reg__i2c_8h_source_l00058}{58}} 行定义.

