Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Tue Oct 22 19:52:54 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab6_impl_1.twr lab6_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 29.1667%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
dipBits[0]                              |                     input
dipBits[1]                              |                     input
dipBits[2]                              |                     input
dipBits[3]                              |                     input
dipBits[4]                              |                     input
dipBits[5]                              |                     input
leds[0]                                 |                    output
leds[1]                                 |                    output
display[0]                              |                    output
display[1]                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
osc/CLKHF (MPW)                         |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
leds_c_12_I_2/D                          |   12.143 ns 
count_12_13__i12/D                       |   12.420 ns 
count_12_13__i11/D                       |   12.697 ns 
count_12_13__i10/D                       |   12.974 ns 
count_12_13__i9/D                        |   13.251 ns 
count_12_13__i8/D                        |   13.528 ns 
count_12_13__i7/D                        |   14.360 ns 
count_12_13__i6/D                        |   14.637 ns 
count_12_13__i5/D                        |   14.914 ns 
count_12_13__i4/D                        |   15.191 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : leds_c_12_I_2/D  (SLICE_R12C9C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.000                 10.083  2       
count_12_13_add_4_5/CI1->count_12_13_add_4_5/CO1
                                          SLICE_R12C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n708                                                         NET DELAY               0.000                 10.360  2       
count_12_13_add_4_7/CI0->count_12_13_add_4_7/CO0
                                          SLICE_R12C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1094                                                        NET DELAY               0.000                 10.637  2       
count_12_13_add_4_7/CI1->count_12_13_add_4_7/CO1
                                          SLICE_R12C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n710                                                         NET DELAY               0.555                 11.469  2       
count_12_13_add_4_9/CI0->count_12_13_add_4_9/CO0
                                          SLICE_R12C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1097                                                        NET DELAY               0.000                 11.746  2       
count_12_13_add_4_9/CI1->count_12_13_add_4_9/CO1
                                          SLICE_R12C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n712                                                         NET DELAY               0.000                 12.023  2       
count_12_13_add_4_11/CI0->count_12_13_add_4_11/CO0
                                          SLICE_R12C9B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1100                                                        NET DELAY               0.000                 12.300  2       
count_12_13_add_4_11/CI1->count_12_13_add_4_11/CO1
                                          SLICE_R12C9B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n714                                                         NET DELAY               0.000                 12.577  2       
count_12_13_add_4_13/CI0->count_12_13_add_4_13/CO0
                                          SLICE_R12C9C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n1103                                                        NET DELAY               0.661                 13.515  2       
count_12_13_add_4_13/D1->count_12_13_add_4_13/S1
                                          SLICE_R12C9C       D1_TO_F1_DELAY          0.476                 13.991  1       
leds_c_12_N_26[12]                                           NET DELAY               0.000                 13.991  1       
leds_c_12_I_2/D                                                                      0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i12/CK   leds_c_12_I_2/CK}                                             0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.143  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i12/D  (SLICE_R12C9C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.420 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.000                 10.083  2       
count_12_13_add_4_5/CI1->count_12_13_add_4_5/CO1
                                          SLICE_R12C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n708                                                         NET DELAY               0.000                 10.360  2       
count_12_13_add_4_7/CI0->count_12_13_add_4_7/CO0
                                          SLICE_R12C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1094                                                        NET DELAY               0.000                 10.637  2       
count_12_13_add_4_7/CI1->count_12_13_add_4_7/CO1
                                          SLICE_R12C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n710                                                         NET DELAY               0.555                 11.469  2       
count_12_13_add_4_9/CI0->count_12_13_add_4_9/CO0
                                          SLICE_R12C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1097                                                        NET DELAY               0.000                 11.746  2       
count_12_13_add_4_9/CI1->count_12_13_add_4_9/CO1
                                          SLICE_R12C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n712                                                         NET DELAY               0.000                 12.023  2       
count_12_13_add_4_11/CI0->count_12_13_add_4_11/CO0
                                          SLICE_R12C9B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1100                                                        NET DELAY               0.000                 12.300  2       
count_12_13_add_4_11/CI1->count_12_13_add_4_11/CO1
                                          SLICE_R12C9B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n714                                                         NET DELAY               0.661                 13.238  2       
count_12_13_add_4_13/D0->count_12_13_add_4_13/S0
                                          SLICE_R12C9C       D0_TO_F0_DELAY          0.476                 13.714  1       
n59                                                          NET DELAY               0.000                 13.714  1       
count_12_13__i12/D                                                                   0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i12/CK   leds_c_12_I_2/CK}                                             0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.420  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i11/D  (SLICE_R12C9B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.697 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.000                 10.083  2       
count_12_13_add_4_5/CI1->count_12_13_add_4_5/CO1
                                          SLICE_R12C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n708                                                         NET DELAY               0.000                 10.360  2       
count_12_13_add_4_7/CI0->count_12_13_add_4_7/CO0
                                          SLICE_R12C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1094                                                        NET DELAY               0.000                 10.637  2       
count_12_13_add_4_7/CI1->count_12_13_add_4_7/CO1
                                          SLICE_R12C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n710                                                         NET DELAY               0.555                 11.469  2       
count_12_13_add_4_9/CI0->count_12_13_add_4_9/CO0
                                          SLICE_R12C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1097                                                        NET DELAY               0.000                 11.746  2       
count_12_13_add_4_9/CI1->count_12_13_add_4_9/CO1
                                          SLICE_R12C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n712                                                         NET DELAY               0.000                 12.023  2       
count_12_13_add_4_11/CI0->count_12_13_add_4_11/CO0
                                          SLICE_R12C9B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1100                                                        NET DELAY               0.661                 12.961  2       
count_12_13_add_4_11/D1->count_12_13_add_4_11/S1
                                          SLICE_R12C9B       D1_TO_F1_DELAY          0.476                 13.437  1       
n60                                                          NET DELAY               0.000                 13.437  1       
count_12_13__i11/D                                                                   0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i10/CK   count_12_13__i11/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.697  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i10/D  (SLICE_R12C9B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.974 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.000                 10.083  2       
count_12_13_add_4_5/CI1->count_12_13_add_4_5/CO1
                                          SLICE_R12C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n708                                                         NET DELAY               0.000                 10.360  2       
count_12_13_add_4_7/CI0->count_12_13_add_4_7/CO0
                                          SLICE_R12C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1094                                                        NET DELAY               0.000                 10.637  2       
count_12_13_add_4_7/CI1->count_12_13_add_4_7/CO1
                                          SLICE_R12C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n710                                                         NET DELAY               0.555                 11.469  2       
count_12_13_add_4_9/CI0->count_12_13_add_4_9/CO0
                                          SLICE_R12C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1097                                                        NET DELAY               0.000                 11.746  2       
count_12_13_add_4_9/CI1->count_12_13_add_4_9/CO1
                                          SLICE_R12C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n712                                                         NET DELAY               0.661                 12.684  2       
count_12_13_add_4_11/D0->count_12_13_add_4_11/S0
                                          SLICE_R12C9B       D0_TO_F0_DELAY          0.476                 13.160  1       
n61                                                          NET DELAY               0.000                 13.160  1       
count_12_13__i10/D                                                                   0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i10/CK   count_12_13__i11/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.974  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i9/D  (SLICE_R12C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.251 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.000                 10.083  2       
count_12_13_add_4_5/CI1->count_12_13_add_4_5/CO1
                                          SLICE_R12C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n708                                                         NET DELAY               0.000                 10.360  2       
count_12_13_add_4_7/CI0->count_12_13_add_4_7/CO0
                                          SLICE_R12C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1094                                                        NET DELAY               0.000                 10.637  2       
count_12_13_add_4_7/CI1->count_12_13_add_4_7/CO1
                                          SLICE_R12C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n710                                                         NET DELAY               0.555                 11.469  2       
count_12_13_add_4_9/CI0->count_12_13_add_4_9/CO0
                                          SLICE_R12C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1097                                                        NET DELAY               0.661                 12.407  2       
count_12_13_add_4_9/D1->count_12_13_add_4_9/S1
                                          SLICE_R12C9A       D1_TO_F1_DELAY          0.476                 12.883  1       
n62                                                          NET DELAY               0.000                 12.883  1       
count_12_13__i9/D                                                                    0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i8/CK   count_12_13__i9/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.251  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i8/D  (SLICE_R12C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.528 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.000                 10.083  2       
count_12_13_add_4_5/CI1->count_12_13_add_4_5/CO1
                                          SLICE_R12C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n708                                                         NET DELAY               0.000                 10.360  2       
count_12_13_add_4_7/CI0->count_12_13_add_4_7/CO0
                                          SLICE_R12C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1094                                                        NET DELAY               0.000                 10.637  2       
count_12_13_add_4_7/CI1->count_12_13_add_4_7/CO1
                                          SLICE_R12C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n710                                                         NET DELAY               1.216                 12.130  2       
count_12_13_add_4_9/D0->count_12_13_add_4_9/S0
                                          SLICE_R12C9A       D0_TO_F0_DELAY          0.476                 12.606  1       
n63                                                          NET DELAY               0.000                 12.606  1       
count_12_13__i8/D                                                                    0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i8/CK   count_12_13__i9/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.528  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i7/D  (SLICE_R12C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.360 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.000                 10.083  2       
count_12_13_add_4_5/CI1->count_12_13_add_4_5/CO1
                                          SLICE_R12C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n708                                                         NET DELAY               0.000                 10.360  2       
count_12_13_add_4_7/CI0->count_12_13_add_4_7/CO0
                                          SLICE_R12C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1094                                                        NET DELAY               0.661                 11.298  2       
count_12_13_add_4_7/D1->count_12_13_add_4_7/S1
                                          SLICE_R12C8D       D1_TO_F1_DELAY          0.476                 11.774  1       
n64                                                          NET DELAY               0.000                 11.774  1       
count_12_13__i7/D                                                                    0.000                 11.774  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i6/CK   count_12_13__i7/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.773)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.360  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i6/D  (SLICE_R12C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.637 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.000                 10.083  2       
count_12_13_add_4_5/CI1->count_12_13_add_4_5/CO1
                                          SLICE_R12C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n708                                                         NET DELAY               0.661                 11.021  2       
count_12_13_add_4_7/D0->count_12_13_add_4_7/S0
                                          SLICE_R12C8D       D0_TO_F0_DELAY          0.476                 11.497  1       
n65                                                          NET DELAY               0.000                 11.497  1       
count_12_13__i6/D                                                                    0.000                 11.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i6/CK   count_12_13__i7/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.496)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.637  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i5/D  (SLICE_R12C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.914 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.000                  9.806  2       
count_12_13_add_4_5/CI0->count_12_13_add_4_5/CO0
                                          SLICE_R12C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1091                                                        NET DELAY               0.661                 10.744  2       
count_12_13_add_4_5/D1->count_12_13_add_4_5/S1
                                          SLICE_R12C8C       D1_TO_F1_DELAY          0.476                 11.220  1       
n66                                                          NET DELAY               0.000                 11.220  1       
count_12_13__i5/D                                                                    0.000                 11.220  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i4/CK   count_12_13__i5/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.219)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.914  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i4/D  (SLICE_R12C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 49.3% (route), 50.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 15.191 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
clk                                                          NET DELAY               5.499                  5.499  8       
count_12_13__i1/CK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/CO1
                                          SLICE_R12C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n704                                                         NET DELAY               0.000                  9.252  2       
count_12_13_add_4_3/CI0->count_12_13_add_4_3/CO0
                                          SLICE_R12C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1088                                                        NET DELAY               0.000                  9.529  2       
count_12_13_add_4_3/CI1->count_12_13_add_4_3/CO1
                                          SLICE_R12C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n706                                                         NET DELAY               0.661                 10.467  2       
count_12_13_add_4_5/D0->count_12_13_add_4_5/S0
                                          SLICE_R12C8C       D0_TO_F0_DELAY          0.476                 10.943  1       
n67                                                          NET DELAY               0.000                 10.943  1       
count_12_13__i4/D                                                                    0.000                 10.943  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
clk                                                          NET DELAY               5.499                 26.332  8       
{count_12_13__i4/CK   count_12_13__i5/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(10.942)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       15.191  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
count_12_13__i3/D                        |    1.913 ns 
count_12_13__i4/D                        |    1.913 ns 
count_12_13__i5/D                        |    1.913 ns 
count_12_13__i6/D                        |    1.913 ns 
count_12_13__i7/D                        |    1.913 ns 
count_12_13__i1/D                        |    1.913 ns 
count_12_13__i12/D                       |    1.913 ns 
leds_c_12_I_2/D                          |    1.913 ns 
count_12_13__i10/D                       |    1.913 ns 
count_12_13__i11/D                       |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_12_13__i3/Q  (SLICE_R12C8B)
Path End         : count_12_13__i3/D  (SLICE_R12C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i2/CK   count_12_13__i3/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i3/CK->count_12_13__i3/Q     SLICE_R12C8B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n11                                                          NET DELAY        0.882                  4.745  1       
count_12_13_add_4_3/C1->count_12_13_add_4_3/S1
                                          SLICE_R12C8B       C1_TO_F1_DELAY   0.252                  4.997  1       
n68                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i3/D                                                             0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i2/CK   count_12_13__i3/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i4/Q  (SLICE_R12C8C)
Path End         : count_12_13__i4/D  (SLICE_R12C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i4/CK   count_12_13__i5/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i4/CK->count_12_13__i4/Q     SLICE_R12C8C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n10                                                          NET DELAY        0.882                  4.745  1       
count_12_13_add_4_5/C0->count_12_13_add_4_5/S0
                                          SLICE_R12C8C       C0_TO_F0_DELAY   0.252                  4.997  1       
n67                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i4/D                                                             0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i4/CK   count_12_13__i5/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i5/Q  (SLICE_R12C8C)
Path End         : count_12_13__i5/D  (SLICE_R12C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i4/CK   count_12_13__i5/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i5/CK->count_12_13__i5/Q     SLICE_R12C8C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n9                                                           NET DELAY        0.882                  4.745  1       
count_12_13_add_4_5/C1->count_12_13_add_4_5/S1
                                          SLICE_R12C8C       C1_TO_F1_DELAY   0.252                  4.997  1       
n66                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i5/D                                                             0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i4/CK   count_12_13__i5/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i6/Q  (SLICE_R12C8D)
Path End         : count_12_13__i6/D  (SLICE_R12C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i6/CK   count_12_13__i7/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i6/CK->count_12_13__i6/Q     SLICE_R12C8D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n8                                                           NET DELAY        0.882                  4.745  1       
count_12_13_add_4_7/C0->count_12_13_add_4_7/S0
                                          SLICE_R12C8D       C0_TO_F0_DELAY   0.252                  4.997  1       
n65                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i6/D                                                             0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i6/CK   count_12_13__i7/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i7/Q  (SLICE_R12C8D)
Path End         : count_12_13__i7/D  (SLICE_R12C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i6/CK   count_12_13__i7/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i7/CK->count_12_13__i7/Q     SLICE_R12C8D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n7                                                           NET DELAY        0.882                  4.745  1       
count_12_13_add_4_7/C1->count_12_13_add_4_7/S1
                                          SLICE_R12C8D       C1_TO_F1_DELAY   0.252                  4.997  1       
n64                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i7/D                                                             0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i6/CK   count_12_13__i7/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i1/Q  (SLICE_R12C8A)
Path End         : count_12_13__i1/D  (SLICE_R12C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
count_12_13__i1/CK                                                            0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i1/CK->count_12_13__i1/Q     SLICE_R12C8A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n13                                                          NET DELAY        0.882                  4.745  1       
count_12_13_add_4_1/C1->count_12_13_add_4_1/S1
                                          SLICE_R12C8A       C1_TO_F1_DELAY   0.252                  4.997  1       
n70                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i1/D                                                             0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
count_12_13__i1/CK                                                            0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i12/Q  (SLICE_R12C9C)
Path End         : count_12_13__i12/D  (SLICE_R12C9C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i12/CK   leds_c_12_I_2/CK}                                      0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i12/CK->count_12_13__i12/Q   SLICE_R12C9C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n2                                                           NET DELAY        0.882                  4.745  1       
count_12_13_add_4_13/C0->count_12_13_add_4_13/S0
                                          SLICE_R12C9C       C0_TO_F0_DELAY   0.252                  4.997  1       
n59                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i12/D                                                            0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i12/CK   leds_c_12_I_2/CK}                                      0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds_c_12_I_2/Q  (SLICE_R12C9C)
Path End         : leds_c_12_I_2/D  (SLICE_R12C9C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i12/CK   leds_c_12_I_2/CK}                                      0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds_c_12_I_2/CK->leds_c_12_I_2/Q         SLICE_R12C9C       CLK_TO_Q1_DELAY  0.779                  3.863  10      
leds_c_12                                                    NET DELAY        0.882                  4.745  10      
count_12_13_add_4_13/C1->count_12_13_add_4_13/S1
                                          SLICE_R12C9C       C1_TO_F1_DELAY   0.252                  4.997  1       
leds_c_12_N_26[12]                                           NET DELAY        0.000                  4.997  1       
leds_c_12_I_2/D                                                               0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i12/CK   leds_c_12_I_2/CK}                                      0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i10/Q  (SLICE_R12C9B)
Path End         : count_12_13__i10/D  (SLICE_R12C9B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i10/CK   count_12_13__i11/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i10/CK->count_12_13__i10/Q   SLICE_R12C9B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n4                                                           NET DELAY        0.882                  4.745  1       
count_12_13_add_4_11/C0->count_12_13_add_4_11/S0
                                          SLICE_R12C9B       C0_TO_F0_DELAY   0.252                  4.997  1       
n61                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i10/D                                                            0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i10/CK   count_12_13__i11/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_13__i11/Q  (SLICE_R12C9B)
Path End         : count_12_13__i11/D  (SLICE_R12C9B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i10/CK   count_12_13__i11/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count_12_13__i11/CK->count_12_13__i11/Q   SLICE_R12C9B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n3                                                           NET DELAY        0.882                  4.745  1       
count_12_13_add_4_11/C1->count_12_13_add_4_11/S1
                                          SLICE_R12C9B       C1_TO_F1_DELAY   0.252                  4.997  1       
n60                                                          NET DELAY        0.000                  4.997  1       
count_12_13__i11/D                                                            0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
clk                                                          NET DELAY        3.084                  3.084  9       
{count_12_13__i10/CK   count_12_13__i11/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



