{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678721553688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678721553691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 23:32:33 2023 " "Processing started: Mon Mar 13 23:32:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678721553691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678721553691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rooth -c rooth " "Command: quartus_sta rooth -c rooth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678721553691 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678721553802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678721554198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678721554198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721554236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721554236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "133 " "The Timing Analyzer is analyzing 133 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1678721554578 ""}
{ "Info" "ISTA_SDC_FOUND" "rooth.sdc " "Reading SDC File: 'rooth.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1678721554767 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_TCK " "Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\|req jtag_TCK " "Register jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\|req is being clocked by jtag_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721554824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721554824 "|rooth_soc|jtag_TCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "refer_rst_n " "Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] refer_rst_n " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] is being clocked by refer_rst_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721554824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721554824 "|rooth_soc|refer_rst_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE " "Node: sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|next_state.SD_RSD_WRAM_3505 sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE " "Latch sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|next_state.SD_RSD_WRAM_3505 is being clocked by sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721554824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721554824 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|sd_init_done sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Register sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|sd_init_done is being clocked by sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721554824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721554824 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] " "Node: rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\|csr_wr_data_o\[24\] rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] " "Latch rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\|csr_wr_data_o\[24\] is being clocked by rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721554824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721554824 "|rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Node: rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] is being clocked by rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721554824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721554824 "|rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721554851 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721554851 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721554851 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721554851 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678721554851 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "refer_clk (Rise) refer_clk (Rise) setup and hold " "From refer_clk (Rise) to refer_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721554854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) refer_clk (Rise) setup and hold " "From clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to refer_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721554854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "refer_clk (Rise) clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From refer_clk (Rise) to clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721554854 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1678721554854 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678721554854 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678721554862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678721555660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678721555660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.447 " "Worst-case setup slack is -29.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.447          -34443.854 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -29.447          -34443.854 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.215           -1211.688 refer_clk  " "  -13.215           -1211.688 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721555661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.425 " "Worst-case hold slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 refer_clk  " "    0.425               0.000 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.451               0.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721555706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678721555710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678721555714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.487 " "Worst-case minimum pulse width slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487           -1450.773 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.487           -1450.773 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 refer_clk  " "    9.655               0.000 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721555716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721555716 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678721555997 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678721555997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678721556000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678721556033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678721557338 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_TCK " "Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\|req jtag_TCK " "Register jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\|req is being clocked by jtag_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721557754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721557754 "|rooth_soc|jtag_TCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "refer_rst_n " "Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] refer_rst_n " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] is being clocked by refer_rst_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721557754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721557754 "|rooth_soc|refer_rst_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE " "Node: sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|next_state.SD_RSD_WRAM_3505 sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE " "Latch sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|next_state.SD_RSD_WRAM_3505 is being clocked by sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721557754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721557754 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|sd_init_done sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Register sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|sd_init_done is being clocked by sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721557754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721557754 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] " "Node: rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\|csr_wr_data_o\[24\] rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] " "Latch rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\|csr_wr_data_o\[24\] is being clocked by rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721557754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721557754 "|rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Node: rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] is being clocked by rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721557754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721557754 "|rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721557763 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721557763 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721557763 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721557763 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678721557763 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "refer_clk (Rise) refer_clk (Rise) setup and hold " "From refer_clk (Rise) to refer_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721557763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) refer_clk (Rise) setup and hold " "From clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to refer_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721557763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "refer_clk (Rise) clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From refer_clk (Rise) to clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721557763 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1678721557763 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678721557862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678721557862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.779 " "Worst-case setup slack is -27.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.779          -32477.072 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -27.779          -32477.072 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.481           -1132.955 refer_clk  " "  -12.481           -1132.955 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721557864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.399               0.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 refer_clk  " "    0.400               0.000 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721557907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678721557910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678721557913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.487 " "Worst-case minimum pulse width slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487           -1450.773 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.487           -1450.773 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663               0.000 refer_clk  " "    9.663               0.000 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721557919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721557919 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678721558206 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678721558206 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678721558212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_TCK " "Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\|req jtag_TCK " "Register jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\|req is being clocked by jtag_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721558494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721558494 "|rooth_soc|jtag_TCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "refer_rst_n " "Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] refer_rst_n " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] is being clocked by refer_rst_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721558494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721558494 "|rooth_soc|refer_rst_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE " "Node: sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|next_state.SD_RSD_WRAM_3505 sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE " "Latch sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|next_state.SD_RSD_WRAM_3505 is being clocked by sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|current_state.SD_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721558494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721558494 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|sd_init_done sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Register sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|sd_init_done is being clocked by sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721558494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721558494 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] " "Node: rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\|csr_wr_data_o\[24\] rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] " "Latch rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\|csr_wr_data_o\[24\] is being clocked by rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721558494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721558494 "|rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Node: rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] is being clocked by rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678721558494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678721558494 "|rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721558503 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721558503 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721558503 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1678721558503 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678721558503 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "refer_clk (Rise) refer_clk (Rise) setup and hold " "From refer_clk (Rise) to refer_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721558503 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) refer_clk (Rise) setup and hold " "From clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to refer_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721558503 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "refer_clk (Rise) clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From refer_clk (Rise) to clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678721558503 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1678721558503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678721558545 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678721558545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.017 " "Worst-case setup slack is -12.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.017          -12280.484 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.017          -12280.484 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.925            -405.223 refer_clk  " "   -4.925            -405.223 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721558557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 refer_clk  " "    0.158               0.000 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.185               0.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721558605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678721558611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678721558614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.000               0.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327               0.000 refer_clk  " "    9.327               0.000 refer_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678721558620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678721558620 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678721558894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678721558894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678721558894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678721558894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.773 ns " "Worst Case Available Settling Time: 1.773 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678721558894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678721558894 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678721558894 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678721559221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678721559257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 50 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678721559350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 23:32:39 2023 " "Processing ended: Mon Mar 13 23:32:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678721559350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678721559350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678721559350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678721559350 ""}
