Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Sep  4 18:33:06 2023
| Host         : jj-Inspiron-5558 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal              32          
SYNTH-10   Warning   Wide multiplier                                         4           
SYNTH-15   Warning   Byte wide write enable not inferred                     32          
TIMING-16  Warning   Large setup violation                                   1000        
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.551   -26682.500                   1445                 3446        0.046        0.000                      0                 3446        2.633        0.000                       0                  1006  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clock                  {0.000 5.000}      10.000          100.000         
  clk_35Mhz_clk_wiz_0  {0.000 14.286}     28.571          35.000          
  clkfbout_clk_wiz_0   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_35Mhz_clk_wiz_0      -20.551   -26682.500                   1445                 3446        0.046        0.000                      0                 3446       13.036        0.000                       0                  1002  
  clkfbout_clk_wiz_0                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_35Mhz_clk_wiz_0                       
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk_35Mhz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_35Mhz_clk_wiz_0
  To Clock:  clk_35Mhz_clk_wiz_0

Setup :         1445  Failing Endpoints,  Worst Slack      -20.551ns,  Total Violation   -26682.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.551ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_0_0_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.367ns  (logic 22.736ns (47.007%)  route 25.631ns (52.993%))
  Logic Levels:           66  (CARRY4=35 DSP48E1=2 LUT2=1 LUT3=5 LUT4=6 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 26.599 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.826    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.950 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    37.293    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    37.417 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    37.417    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    37.634 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    38.265    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    38.564 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    39.349    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    39.473 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    40.362    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.758 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    41.507    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    41.631 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    42.185    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    42.309 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.579    42.888    dual_port_ram_instance/take_branch
    SLICE_X44Y64         LUT6 (Prop_lut6_I4_O)        0.124    43.012 f  dual_port_ram_instance/prev_write_request_i_7/O
                         net (fo=8, routed)           0.324    43.336    riscv_steel_core_instance/data_fetch_store_unit_instance/take_trap
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.124    43.460 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_i_2/O
                         net (fo=18, routed)          1.238    44.698    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124    44.822 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_0_0_i_32/O
                         net (fo=3, routed)           1.113    45.935    dual_port_ram_instance/WEA[0]
    RAMB36_X1Y8          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.497    26.599    dual_port_ram_instance/clk_35Mhz
    RAMB36_X1Y8          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_2/CLKARDCLK
                         clock pessimism             -0.504    26.094    
                         clock uncertainty           -0.178    25.917    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.385    dual_port_ram_instance/ram_reg_0_0_2
  -------------------------------------------------------------------
                         required time                         25.385    
                         arrival time                         -45.935    
  -------------------------------------------------------------------
                         slack                                -20.551    

Slack (VIOLATED) :        -20.522ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_0_0_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.393ns  (logic 22.736ns (46.982%)  route 25.657ns (53.018%))
  Logic Levels:           66  (CARRY4=35 DSP48E1=2 LUT2=1 LUT3=5 LUT4=6 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 26.574 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.826    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.950 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    37.293    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    37.417 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    37.417    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    37.634 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    38.265    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    38.564 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    39.349    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    39.473 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    40.362    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.758 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    41.507    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    41.631 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    42.185    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    42.309 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.579    42.888    dual_port_ram_instance/take_branch
    SLICE_X44Y64         LUT6 (Prop_lut6_I4_O)        0.124    43.012 f  dual_port_ram_instance/prev_write_request_i_7/O
                         net (fo=8, routed)           0.324    43.336    riscv_steel_core_instance/data_fetch_store_unit_instance/take_trap
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.124    43.460 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_i_2/O
                         net (fo=18, routed)          0.835    44.295    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.419 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_0_5_i_2_comp/O
                         net (fo=3, routed)           1.542    45.961    dual_port_ram_instance/ram_reg_0_0_7_3[0]
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.472    26.574    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_5/CLKARDCLK
                         clock pessimism             -0.425    26.149    
                         clock uncertainty           -0.178    25.971    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.439    dual_port_ram_instance/ram_reg_0_0_5
  -------------------------------------------------------------------
                         required time                         25.439    
                         arrival time                         -45.961    
  -------------------------------------------------------------------
                         slack                                -20.522    

Slack (VIOLATED) :        -20.494ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_3_0_7/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.339ns  (logic 22.736ns (47.035%)  route 25.603ns (52.965%))
  Logic Levels:           66  (CARRY4=35 DSP48E1=2 LUT2=1 LUT3=5 LUT4=7 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 26.581 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.826    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.950 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    37.293    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    37.417 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    37.417    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    37.634 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    38.265    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    38.564 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    39.349    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    39.473 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    40.362    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.758 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    41.507    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    41.631 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    42.185    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    42.309 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.773    43.082    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    43.206 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_3/O
                         net (fo=3, routed)           0.341    43.547    riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_3_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    43.671 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_2/O
                         net (fo=3, routed)           0.936    44.607    riscv_steel_core_instance/csr_file_instance/next_program_counter[7]
    SLICE_X28Y66         LUT4 (Prop_lut4_I1_O)        0.124    44.731 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_0_6_i_18/O
                         net (fo=2, routed)           1.176    45.907    dual_port_ram_instance/port0_address[2]
    RAMB36_X0Y11         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_7/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.479    26.581    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y11         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_7/CLKBWRCLK
                         clock pessimism             -0.425    26.156    
                         clock uncertainty           -0.178    25.978    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    25.412    dual_port_ram_instance/ram_reg_3_0_7
  -------------------------------------------------------------------
                         required time                         25.412    
                         arrival time                         -45.907    
  -------------------------------------------------------------------
                         slack                                -20.494    

Slack (VIOLATED) :        -20.494ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_0_0_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.360ns  (logic 22.736ns (47.014%)  route 25.624ns (52.986%))
  Logic Levels:           66  (CARRY4=35 DSP48E1=2 LUT2=1 LUT3=5 LUT4=6 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 26.569 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.826    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.950 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    37.293    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    37.417 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    37.417    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    37.634 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    38.265    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    38.564 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    39.349    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    39.473 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    40.362    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.758 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    41.507    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    41.631 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    42.185    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    42.309 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.579    42.888    dual_port_ram_instance/take_branch
    SLICE_X44Y64         LUT6 (Prop_lut6_I4_O)        0.124    43.012 f  dual_port_ram_instance/prev_write_request_i_7/O
                         net (fo=8, routed)           0.324    43.336    riscv_steel_core_instance/data_fetch_store_unit_instance/take_trap
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.124    43.460 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_i_2/O
                         net (fo=18, routed)          0.835    44.295    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.419 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_0_5_i_2_comp/O
                         net (fo=3, routed)           1.509    45.928    dual_port_ram_instance/ram_reg_0_0_7_3[0]
    RAMB36_X0Y15         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.467    26.569    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y15         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_6/CLKARDCLK
                         clock pessimism             -0.425    26.144    
                         clock uncertainty           -0.178    25.966    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.434    dual_port_ram_instance/ram_reg_0_0_6
  -------------------------------------------------------------------
                         required time                         25.434    
                         arrival time                         -45.928    
  -------------------------------------------------------------------
                         slack                                -20.494    

Slack (VIOLATED) :        -20.485ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.260ns  (logic 23.212ns (48.098%)  route 25.048ns (51.902%))
  Logic Levels:           69  (CARRY4=41 DSP48E1=2 LUT2=1 LUT3=4 LUT4=5 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 26.583 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.761    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.885 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    37.535    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    37.659 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    38.553    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.677 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    38.677    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.209 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.209    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.323 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.323    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.437 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    39.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.560    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.674 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.674    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.788 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.788    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    40.023 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    40.393    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.692 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.757    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.881 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.744    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.868 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         0.891    43.758    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    43.882 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_1_0_2_i_14/O
                         net (fo=10, routed)          1.946    45.828    dual_port_ram_instance/ram_reg_1_0_2_1[1]
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.481    26.583    dual_port_ram_instance/clk_35Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/CLKARDCLK
                         clock pessimism             -0.496    26.087    
                         clock uncertainty           -0.178    25.909    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    25.343    dual_port_ram_instance/ram_reg_2_0_3
  -------------------------------------------------------------------
                         required time                         25.343    
                         arrival time                         -45.828    
  -------------------------------------------------------------------
                         slack                                -20.485    

Slack (VIOLATED) :        -20.482ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_3_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.266ns  (logic 22.736ns (47.106%)  route 25.530ns (52.894%))
  Logic Levels:           66  (CARRY4=35 DSP48E1=2 LUT2=1 LUT3=5 LUT4=7 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 26.600 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.826    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.950 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    37.293    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    37.417 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    37.417    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    37.634 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    38.265    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    38.564 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    39.349    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    39.473 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    40.362    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.758 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    41.507    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    41.631 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    42.185    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    42.309 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.590    42.899    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124    43.023 r  riscv_steel_core_instance/csr_file_instance/program_counter[15]_i_3/O
                         net (fo=1, routed)           0.162    43.185    riscv_steel_core_instance/csr_file_instance/program_counter[15]_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I5_O)        0.124    43.309 r  riscv_steel_core_instance/csr_file_instance/program_counter[15]_i_2/O
                         net (fo=12, routed)          0.650    43.958    riscv_steel_core_instance/csr_file_instance/next_program_counter[15]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    44.082 r  riscv_steel_core_instance/csr_file_instance/ram_reg_2_0_6_i_2/O
                         net (fo=8, routed)           1.751    45.834    dual_port_ram_instance/ram_reg_3_0_7_2[13]
    RAMB36_X2Y8          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.498    26.600    dual_port_ram_instance/clk_35Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_2/CLKBWRCLK
                         clock pessimism             -0.504    26.095    
                         clock uncertainty           -0.178    25.918    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    25.352    dual_port_ram_instance/ram_reg_3_0_2
  -------------------------------------------------------------------
                         required time                         25.352    
                         arrival time                         -45.834    
  -------------------------------------------------------------------
                         slack                                -20.482    

Slack (VIOLATED) :        -20.478ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.254ns  (logic 23.212ns (48.103%)  route 25.042ns (51.897%))
  Logic Levels:           69  (CARRY4=41 DSP48E1=2 LUT2=1 LUT3=4 LUT4=5 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 26.584 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.761    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.885 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    37.535    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    37.659 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    38.553    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.677 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    38.677    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.209 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.209    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.323 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.323    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.437 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    39.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.560    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.674 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.674    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.788 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.788    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    40.023 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    40.393    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.692 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.757    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.881 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.744    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.868 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         1.018    43.886    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.124    44.010 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_1_0_2_i_3/O
                         net (fo=10, routed)          1.813    45.822    dual_port_ram_instance/ram_reg_1_0_2_1[12]
    RAMB36_X2Y18         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.482    26.584    dual_port_ram_instance/clk_35Mhz
    RAMB36_X2Y18         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_0/CLKARDCLK
                         clock pessimism             -0.496    26.088    
                         clock uncertainty           -0.178    25.910    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    25.344    dual_port_ram_instance/ram_reg_2_0_0
  -------------------------------------------------------------------
                         required time                         25.344    
                         arrival time                         -45.822    
  -------------------------------------------------------------------
                         slack                                -20.478    

Slack (VIOLATED) :        -20.448ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.218ns  (logic 23.212ns (48.140%)  route 25.006ns (51.860%))
  Logic Levels:           69  (CARRY4=41 DSP48E1=2 LUT2=1 LUT3=4 LUT4=5 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 26.577 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.761    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.885 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    37.535    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    37.659 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    38.553    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.677 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    38.677    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.209 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.209    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.323 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.323    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.437 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    39.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.560    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.674 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.674    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.788 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.788    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    40.023 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    40.393    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.692 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.757    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.881 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.744    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.868 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         1.000    43.867    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y62         LUT5 (Prop_lut5_I4_O)        0.124    43.991 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_2_0_4_i_8/O
                         net (fo=10, routed)          1.794    45.786    dual_port_ram_instance/ram_reg_2_0_4_0[7]
    RAMB36_X2Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.475    26.577    dual_port_ram_instance/clk_35Mhz
    RAMB36_X2Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_7/CLKARDCLK
                         clock pessimism             -0.496    26.081    
                         clock uncertainty           -0.178    25.903    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.337    dual_port_ram_instance/ram_reg_2_0_7
  -------------------------------------------------------------------
                         required time                         25.337    
                         arrival time                         -45.786    
  -------------------------------------------------------------------
                         slack                                -20.448    

Slack (VIOLATED) :        -20.444ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.220ns  (logic 23.212ns (48.137%)  route 25.008ns (51.863%))
  Logic Levels:           69  (CARRY4=41 DSP48E1=2 LUT2=1 LUT3=4 LUT4=5 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 26.584 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.761    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.885 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    37.535    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    37.659 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    38.553    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.677 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    38.677    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.209 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.209    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.323 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.323    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.437 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    39.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.560    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.674 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.674    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.788 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.788    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    40.023 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    40.393    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.692 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.757    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.881 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.744    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.868 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         0.891    43.758    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    43.882 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_1_0_2_i_14/O
                         net (fo=10, routed)          1.906    45.788    dual_port_ram_instance/ram_reg_1_0_2_1[1]
    RAMB36_X2Y18         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.482    26.584    dual_port_ram_instance/clk_35Mhz
    RAMB36_X2Y18         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_0/CLKARDCLK
                         clock pessimism             -0.496    26.088    
                         clock uncertainty           -0.178    25.910    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    25.344    dual_port_ram_instance/ram_reg_2_0_0
  -------------------------------------------------------------------
                         required time                         25.344    
                         arrival time                         -45.788    
  -------------------------------------------------------------------
                         slack                                -20.444    

Slack (VIOLATED) :        -20.442ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.251ns  (logic 22.612ns (46.863%)  route 25.639ns (53.137%))
  Logic Levels:           65  (CARRY4=35 DSP48E1=2 LUT2=1 LUT3=5 LUT4=6 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 26.583 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.542    -2.432    riscv_steel_core_instance/clk_35Mhz
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.467    -1.546    riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep_n_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.299    -1.247 r  riscv_steel_core_instance/rd2_data_delay[0]_i_51/O
                         net (fo=1, routed)           0.479    -0.767    riscv_steel_core_instance/mux1[0]
    SLICE_X33Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.187 r  riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    -0.187    riscv_steel_core_instance/rd2_data_delay_reg[0]_i_34_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -0.073    riscv_steel_core_instance/rd2_data_delay_reg[7]_i_24_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.041    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.155 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.155    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.269 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.269    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.383 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.383    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.605 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.827     1.431    riscv_steel_core_instance/mux110[25]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.730 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.510     2.240    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.364 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.208    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.758 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=18, routed)          0.824     4.582    riscv_steel_core_instance/modsub_correction21
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.706 r  riscv_steel_core_instance/mult_i_124/O
                         net (fo=8, routed)           0.635     5.342    riscv_steel_core_instance/modsub_correction2[22]
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.466 r  riscv_steel_core_instance/mult__1_i_36/O
                         net (fo=1, routed)           0.000     5.466    riscv_steel_core_instance/mult__1_i_36_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.999 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.999    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.218 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.733    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     7.028 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.443    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.479 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.481    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.999 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768    13.767    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.891 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.891    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.471 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787    15.259    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.561 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.561    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.808 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752    16.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299    16.858 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166    17.024    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.148 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305    17.453    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.577 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.577    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.157 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665    18.822    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    19.704 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    20.284    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    20.582 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.582    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    20.983 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    21.659    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    21.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    22.518    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.914 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.914    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.031    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.260 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.668    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    24.462 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.837    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    25.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.783    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.309 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    27.572    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    27.696 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    28.139    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.263 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    28.263    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.639 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.639    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.756    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.873 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.873    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.990    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    29.233    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    29.350    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    30.432    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.733 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.733    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.134 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    32.194    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    32.318 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.850    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.357 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.357    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.471    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.784 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    34.571    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.877 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.877    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.410 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    35.410    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.527 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.826    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.950 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    37.293    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    37.417 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    37.417    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    37.634 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    38.265    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    38.564 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    39.349    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    39.473 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    40.362    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.758 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    41.507    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    41.631 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    42.185    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    42.309 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.669    42.978    dual_port_ram_instance/take_branch
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    43.102 r  dual_port_ram_instance/ram_reg_2_0_0_i_3_comp/O
                         net (fo=14, routed)          1.126    44.228    dual_port_ram_instance/ram_reg_1_0_5_3
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    44.352 r  dual_port_ram_instance/ram_reg_2_0_2_i_2/O
                         net (fo=2, routed)           1.468    45.819    dual_port_ram_instance/ram_reg_2_0_2_i_2_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.481    26.583    dual_port_ram_instance/clk_35Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/CLKARDCLK
                         clock pessimism             -0.496    26.087    
                         clock uncertainty           -0.178    25.909    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.377    dual_port_ram_instance/ram_reg_2_0_3
  -------------------------------------------------------------------
                         required time                         25.377    
                         arrival time                         -45.819    
  -------------------------------------------------------------------
                         slack                                -20.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mie_meie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.275%)  route 0.244ns (56.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.558    -0.537    riscv_steel_core_instance/clk_35Mhz
    SLICE_X36Y90         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/Q
                         net (fo=27, routed)          0.244    -0.152    riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[6]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.107 r  riscv_steel_core_instance/csr_file_instance/mie_meie_i_1/O
                         net (fo=1, routed)           0.000    -0.107    riscv_steel_core_instance/csr_file_instance/mie_meie_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mie_meie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.826    -0.307    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X30Y92         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mie_meie_reg/C
                         clock pessimism              0.034    -0.273    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120    -0.153    riscv_steel_core_instance/csr_file_instance/mie_meie_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.139%)  route 0.235ns (55.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.553    -0.542    riscv_steel_core_instance/clk_35Mhz
    SLICE_X40Y82         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  riscv_steel_core_instance/program_counter_stage3_reg[4]/Q
                         net (fo=1, routed)           0.235    -0.166    riscv_steel_core_instance/csr_file_instance/mepc_reg[4]_1
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.121 r  riscv_steel_core_instance/csr_file_instance/mepc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    riscv_steel_core_instance/csr_file_instance/mepc0_in[4]
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.819    -0.314    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[4]/C
                         clock pessimism              0.034    -0.280    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.092    -0.188    riscv_steel_core_instance/csr_file_instance/mepc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.226ns (46.953%)  route 0.255ns (53.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.553    -0.542    riscv_steel_core_instance/clk_35Mhz
    SLICE_X40Y82         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDSE (Prop_fdse_C_Q)         0.128    -0.414 r  riscv_steel_core_instance/program_counter_stage3_reg[7]/Q
                         net (fo=1, routed)           0.255    -0.159    riscv_steel_core_instance/csr_file_instance/mepc_reg[7]_1
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.098    -0.061 r  riscv_steel_core_instance/csr_file_instance/mepc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    riscv_steel_core_instance/csr_file_instance/mepc0_in[7]
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.819    -0.314    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[7]/C
                         clock pessimism              0.034    -0.280    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.092    -0.188    riscv_steel_core_instance/csr_file_instance/mepc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_instance/rx_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.560    -0.535    uart_instance/clk_35Mhz
    SLICE_X15Y88         FDRE                                         r  uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.272    uart_instance/p_2_in[2]
    SLICE_X14Y88         FDRE                                         r  uart_instance/rx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.830    -0.304    uart_instance/clk_35Mhz
    SLICE_X14Y88         FDRE                                         r  uart_instance/rx_register_reg[2]/C
                         clock pessimism             -0.218    -0.522    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.063    -0.459    uart_instance/rx_register_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/target_address_adder_stage3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mtval_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.527%)  route 0.369ns (66.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.546    -0.549    riscv_steel_core_instance/clk_35Mhz
    SLICE_X41Y75         FDRE                                         r  riscv_steel_core_instance/target_address_adder_stage3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  riscv_steel_core_instance/target_address_adder_stage3_reg[12]/Q
                         net (fo=2, routed)           0.369    -0.039    riscv_steel_core_instance/csr_file_instance/mtval_reg[31]_0[12]
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.045     0.006 r  riscv_steel_core_instance/csr_file_instance/mtval[12]_i_1/O
                         net (fo=1, routed)           0.000     0.006    riscv_steel_core_instance/csr_file_instance/mtval0_in[12]
    SLICE_X33Y83         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mtval_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.821    -0.313    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X33Y83         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mtval_reg[12]/C
                         clock pessimism              0.034    -0.279    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.091    -0.188    riscv_steel_core_instance/csr_file_instance/mtval_reg[12]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.852%)  route 0.123ns (35.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.553    -0.542    riscv_steel_core_instance/clk_35Mhz
    SLICE_X40Y82         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDSE (Prop_fdse_C_Q)         0.128    -0.414 r  riscv_steel_core_instance/program_counter_stage3_reg[8]/Q
                         net (fo=1, routed)           0.123    -0.291    riscv_steel_core_instance/csr_file_instance/mepc_reg[8]_1
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.099    -0.192 r  riscv_steel_core_instance/csr_file_instance/mepc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    riscv_steel_core_instance/csr_file_instance/mepc0_in[8]
    SLICE_X38Y83         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.821    -0.313    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X38Y83         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[8]/C
                         clock pessimism             -0.195    -0.508    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.120    -0.388    riscv_steel_core_instance/csr_file_instance/mepc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/target_address_adder_stage3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.256ns (79.481%)  route 0.066ns (20.519%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.549    -0.546    riscv_steel_core_instance/clk_35Mhz
    SLICE_X40Y78         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  riscv_steel_core_instance/program_counter_reg[24]/Q
                         net (fo=3, routed)           0.066    -0.339    dual_port_ram_instance/program_counter[15]
    SLICE_X41Y78         LUT4 (Prop_lut4_I2_O)        0.045    -0.294 r  dual_port_ram_instance/target_address_adder_stage3[27]_i_5/O
                         net (fo=1, routed)           0.000    -0.294    dual_port_ram_instance/target_address_adder_stage3[27]_i_5_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.224 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.224    riscv_steel_core_instance/target_address_adder_stage3_reg[31]_0[15]
    SLICE_X41Y78         FDRE                                         r  riscv_steel_core_instance/target_address_adder_stage3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.817    -0.317    riscv_steel_core_instance/clk_35Mhz
    SLICE_X41Y78         FDRE                                         r  riscv_steel_core_instance/target_address_adder_stage3_reg[24]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.102    -0.431    riscv_steel_core_instance/target_address_adder_stage3_reg[24]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_instance/rx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_instance/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.560    -0.535    uart_instance/clk_35Mhz
    SLICE_X14Y88         FDRE                                         r  uart_instance/rx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  uart_instance/rx_register_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.255    uart_instance/rx_register_reg_n_0_[0]
    SLICE_X14Y86         FDRE                                         r  uart_instance/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.826    -0.307    uart_instance/clk_35Mhz
    SLICE_X14Y86         FDRE                                         r  uart_instance/rx_data_reg[0]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.059    -0.463    uart_instance/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mie_mtie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.833%)  route 0.380ns (67.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.558    -0.537    riscv_steel_core_instance/clk_35Mhz
    SLICE_X36Y90         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/Q
                         net (fo=27, routed)          0.380    -0.016    riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[6]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.029 r  riscv_steel_core_instance/csr_file_instance/mie_mtie_i_1/O
                         net (fo=1, routed)           0.000     0.029    riscv_steel_core_instance/csr_file_instance/mie_mtie_i_1_n_0
    SLICE_X29Y91         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mie_mtie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.828    -0.306    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X29Y91         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mie_mtie_reg/C
                         clock pessimism              0.034    -0.272    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.092    -0.180    riscv_steel_core_instance/csr_file_instance/mie_mtie_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.545%)  route 0.386ns (67.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.551    -0.544    riscv_steel_core_instance/clk_35Mhz
    SLICE_X39Y80         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  riscv_steel_core_instance/program_counter_stage3_reg[11]/Q
                         net (fo=1, routed)           0.386    -0.018    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[5]
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.027 r  riscv_steel_core_instance/csr_file_instance/mepc[11]_i_1/O
                         net (fo=1, routed)           0.000     0.027    riscv_steel_core_instance/csr_file_instance/mepc0_in[11]
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.819    -0.314    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[11]/C
                         clock pessimism              0.034    -0.280    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.091    -0.189    riscv_steel_core_instance/csr_file_instance/mepc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_35Mhz_clk_wiz_0
Waveform(ns):       { 0.000 14.286 }
Period(ns):         28.571
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y12    dual_port_ram_instance/ram_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y11    dual_port_ram_instance/ram_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y8     dual_port_ram_instance/ram_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y15    dual_port_ram_instance/ram_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y14    dual_port_ram_instance/ram_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X0Y16    dual_port_ram_instance/ram_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X0Y15    dual_port_ram_instance/ram_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y13    dual_port_ram_instance/ram_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y10    dual_port_ram_instance/ram_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X0Y17    dual_port_ram_instance/ram_reg_1_0_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       28.571      131.429    PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_35Mhz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.039ns (51.526%)  route 3.800ns (48.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.544    -2.430    uart_instance/clk_35Mhz
    SLICE_X38Y65         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           3.800     1.888    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     5.409 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.409    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.386ns (51.300%)  route 1.316ns (48.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.555    -0.540    uart_instance/clk_35Mhz
    SLICE_X38Y65         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.316     0.940    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.162 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.162    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clock (IN)
                         net (fo=0)                   0.000    25.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.926    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634    23.292 f  inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    23.837    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.866 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.818    24.684    inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.004    inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_35Mhz_clk_wiz_0

Max Delay          2282 Endpoints
Min Delay          2282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            dual_port_ram_instance/ram_reg_0_0_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.603ns  (logic 16.463ns (44.977%)  route 20.140ns (55.023%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    27.467    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    27.591 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    27.935    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.059 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    28.059    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.276 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    28.907    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    29.206 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    29.991    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    30.115 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    31.004    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.400 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    32.148    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.272 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    32.827    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.951 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.579    33.530    dual_port_ram_instance/take_branch
    SLICE_X44Y64         LUT6 (Prop_lut6_I4_O)        0.124    33.654 f  dual_port_ram_instance/prev_write_request_i_7/O
                         net (fo=8, routed)           0.324    33.978    riscv_steel_core_instance/data_fetch_store_unit_instance/take_trap
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.124    34.102 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_i_2/O
                         net (fo=18, routed)          0.835    34.937    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    35.061 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_0_5_i_2_comp/O
                         net (fo=3, routed)           1.542    36.603    dual_port_ram_instance/ram_reg_0_0_7_3[0]
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.472    -1.997    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_5/CLKARDCLK

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.588ns  (logic 17.187ns (46.974%)  route 19.401ns (53.026%))
  Logic Levels:           54  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=7)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    27.402    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.526 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    28.177    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    29.195    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    29.319 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    29.319    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.851 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.851    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.965 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.965    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.088    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.202    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.316    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.430    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.665 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    31.035    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    31.334 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    32.398    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.522 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    33.385    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.509 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         0.790    34.300    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.424 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.848    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.972 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.569    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.693 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.896    36.589    uart_instance/tx_register
    SLICE_X45Y64         FDRE                                         r  uart_instance/tx_register_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.430    -2.040    uart_instance/clk_35Mhz
    SLICE_X45Y64         FDRE                                         r  uart_instance/tx_register_reg[5]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.588ns  (logic 17.187ns (46.974%)  route 19.401ns (53.026%))
  Logic Levels:           54  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=7)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    27.402    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.526 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    28.177    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    29.195    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    29.319 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    29.319    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.851 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.851    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.965 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.965    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.088    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.202    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.316    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.430    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.665 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    31.035    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    31.334 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    32.398    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.522 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    33.385    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.509 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         0.790    34.300    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.424 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.848    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.972 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.569    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.693 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.896    36.589    uart_instance/tx_register
    SLICE_X45Y64         FDRE                                         r  uart_instance/tx_register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.430    -2.040    uart_instance/clk_35Mhz
    SLICE_X45Y64         FDRE                                         r  uart_instance/tx_register_reg[7]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.584ns  (logic 17.187ns (46.979%)  route 19.397ns (53.021%))
  Logic Levels:           54  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=7)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    27.402    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.526 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    28.177    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    29.195    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    29.319 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    29.319    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.851 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.851    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.965 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.965    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.088    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.202    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.316    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.430    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.665 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    31.035    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    31.334 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    32.398    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.522 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    33.385    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.509 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         0.790    34.300    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.424 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.848    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.972 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.569    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.693 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.891    36.584    uart_instance/tx_register
    SLICE_X46Y64         FDRE                                         r  uart_instance/tx_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.430    -2.040    uart_instance/clk_35Mhz
    SLICE_X46Y64         FDRE                                         r  uart_instance/tx_register_reg[3]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            dual_port_ram_instance/ram_reg_0_0_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.577ns  (logic 16.463ns (45.009%)  route 20.114ns (54.991%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    27.467    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    27.591 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    27.935    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.059 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    28.059    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.276 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    28.907    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    29.206 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    29.991    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    30.115 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    31.004    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.400 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    32.148    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.272 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    32.827    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.951 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.579    33.530    dual_port_ram_instance/take_branch
    SLICE_X44Y64         LUT6 (Prop_lut6_I4_O)        0.124    33.654 f  dual_port_ram_instance/prev_write_request_i_7/O
                         net (fo=8, routed)           0.324    33.978    riscv_steel_core_instance/data_fetch_store_unit_instance/take_trap
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.124    34.102 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_i_2/O
                         net (fo=18, routed)          1.238    35.340    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124    35.464 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_0_0_i_32/O
                         net (fo=3, routed)           1.113    36.577    dual_port_ram_instance/WEA[0]
    RAMB36_X1Y8          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.497    -1.973    dual_port_ram_instance/clk_35Mhz
    RAMB36_X1Y8          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_2/CLKARDCLK

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            dual_port_ram_instance/ram_reg_0_0_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.570ns  (logic 16.463ns (45.018%)  route 20.107ns (54.982%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    27.467    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    27.591 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    27.935    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.059 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    28.059    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.276 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    28.907    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    29.206 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    29.991    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    30.115 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    31.004    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.400 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    32.148    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.272 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    32.827    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.951 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.579    33.530    dual_port_ram_instance/take_branch
    SLICE_X44Y64         LUT6 (Prop_lut6_I4_O)        0.124    33.654 f  dual_port_ram_instance/prev_write_request_i_7/O
                         net (fo=8, routed)           0.324    33.978    riscv_steel_core_instance/data_fetch_store_unit_instance/take_trap
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.124    34.102 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_i_2/O
                         net (fo=18, routed)          0.835    34.937    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    35.061 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_0_5_i_2_comp/O
                         net (fo=3, routed)           1.509    36.570    dual_port_ram_instance/ram_reg_0_0_7_3[0]
    RAMB36_X0Y15         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.467    -2.002    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y15         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_6/CLKARDCLK

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            dual_port_ram_instance/ram_reg_3_0_7/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.548ns  (logic 16.463ns (45.044%)  route 20.085ns (54.956%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=1 LUT2=1 LUT3=4 LUT4=6 LUT5=4 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    27.467    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    27.591 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    27.935    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.059 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    28.059    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.276 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    28.907    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    29.206 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    29.991    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    30.115 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    31.004    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.400 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    32.148    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.272 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    32.827    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.951 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.773    33.724    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    33.848 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_3/O
                         net (fo=3, routed)           0.341    34.189    riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_3_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.313 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_2/O
                         net (fo=3, routed)           0.936    35.249    riscv_steel_core_instance/csr_file_instance/next_program_counter[7]
    SLICE_X28Y66         LUT4 (Prop_lut4_I1_O)        0.124    35.373 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_0_6_i_18/O
                         net (fo=2, routed)           1.176    36.548    dual_port_ram_instance/port0_address[2]
    RAMB36_X0Y11         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_7/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.479    -1.990    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y11         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_7/CLKBWRCLK

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            riscv_steel_core_instance/program_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.534ns  (logic 16.488ns (45.130%)  route 20.046ns (54.870%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=4 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    27.467    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    27.591 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    27.935    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.059 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    28.059    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    28.276 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    28.907    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    29.206 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    29.991    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    30.115 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.889    31.004    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.400 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    32.148    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.272 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    32.827    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.951 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.773    33.724    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    33.848 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_3/O
                         net (fo=3, routed)           0.341    34.189    riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_3_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.313 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_2/O
                         net (fo=3, routed)           1.441    35.754    riscv_steel_core_instance/csr_file_instance/next_program_counter[7]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.149    35.903 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_1/O
                         net (fo=1, routed)           0.631    36.534    riscv_steel_core_instance/csr_file_instance_n_295
    SLICE_X42Y81         FDSE                                         r  riscv_steel_core_instance/program_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.424    -2.046    riscv_steel_core_instance/clk_35Mhz
    SLICE_X42Y81         FDSE                                         r  riscv_steel_core_instance/program_counter_reg[7]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.481ns  (logic 17.187ns (47.112%)  route 19.294ns (52.888%))
  Logic Levels:           54  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=7)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    27.402    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.526 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    28.177    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    29.195    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    29.319 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    29.319    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.851 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.851    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.965 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.965    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.088    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.202    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.316    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.430    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.665 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    31.035    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    31.334 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    32.398    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.522 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    33.385    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.509 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         0.790    34.300    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.424 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.848    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.972 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.569    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.693 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.788    36.481    uart_instance/tx_register
    SLICE_X38Y65         FDRE                                         r  uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.426    -2.044    uart_instance/clk_35Mhz
    SLICE_X38Y65         FDRE                                         r  uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.481ns  (logic 17.187ns (47.112%)  route 19.294ns (52.888%))
  Logic Levels:           54  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=7)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.768     4.409    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.533    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.113 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.787     5.900    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.202 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.202    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.449 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[0]
                         net (fo=3, routed)           0.752     7.201    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_7
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.299     7.500 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10/O
                         net (fo=2, routed)           0.166     7.666    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_10_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3/O
                         net (fo=2, routed)           0.305     8.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.219 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.219    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_7_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.799 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/O[2]
                         net (fo=7, routed)           0.665     9.464    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[6]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    10.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__0/O[2]
                         net (fo=5, routed)           0.579    10.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[7]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.298    11.223 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.223    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev2[7]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.624 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__0/O[3]
                         net (fo=2, routed)           0.676    12.301    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[8]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.306    12.607 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_i_1/O
                         net (fo=5, routed)           0.553    13.160    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[8]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.556 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.902 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.310    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.104 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.479    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.789 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.425    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.951 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          1.263    18.214    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    18.338 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_2/O
                         net (fo=9, routed)           0.443    18.781    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_10_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.905 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           0.000    18.905    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.281 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.398 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.398    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.515 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.515    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.632 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.749 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.749    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.866 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.875    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.992 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.992    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.231 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    21.073    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    21.374 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    21.374    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.775 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.836    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.960 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.492    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.999 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.999    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.113 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.113    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.426 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    25.213    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.519 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.519    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.052 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.052    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    27.402    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.526 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    28.177    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    29.195    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    29.319 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    29.319    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.851 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.851    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.965 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.965    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.088    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.202    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.316    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.430    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.665 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    31.035    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    31.334 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    32.398    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.522 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    33.385    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.509 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=107, routed)         0.790    34.300    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.424 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.848    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.972 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.569    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.693 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.788    36.481    uart_instance/tx_register
    SLICE_X38Y64         FDRE                                         r  uart_instance/tx_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.427    -2.043    uart_instance/clk_35Mhz
    SLICE_X38Y64         FDRE                                         r  uart_instance/tx_register_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.306ns (23.833%)  route 0.978ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.978     1.284    uart_instance/D[0]
    SLICE_X13Y90         FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.831    -0.303    uart_instance/clk_35Mhz
    SLICE_X13Y90         FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.396ns (26.635%)  route 1.091ns (73.365%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.977     1.283    uart_instance/D[0]
    SLICE_X14Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.328 r  uart_instance/rx_active_i_1/O
                         net (fo=2, routed)           0.114     1.442    uart_instance/rx_active_i_1_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.487 r  uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.487    uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X15Y90         FDRE                                         r  uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.831    -0.303    uart_instance/clk_35Mhz
    SLICE_X15Y90         FDRE                                         r  uart_instance/rx_bit_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.351ns (23.290%)  route 1.156ns (76.710%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.977     1.283    uart_instance/D[0]
    SLICE_X14Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.328 r  uart_instance/rx_active_i_1/O
                         net (fo=2, routed)           0.179     1.507    uart_instance/rx_active_i_1_n_0
    SLICE_X14Y90         FDRE                                         r  uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.831    -0.303    uart_instance/clk_35Mhz
    SLICE_X14Y90         FDRE                                         r  uart_instance/rx_active_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1_0_1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.235ns (14.974%)  route 1.333ns (85.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=818, routed)         1.333     1.568    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.872    -0.262    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1_0_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.235ns (14.775%)  route 1.354ns (85.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=818, routed)         1.354     1.589    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.869    -0.265    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/CLKBWRCLK

Slack:                    inf
  Source:                 halt
                            (input port)
  Destination:            riscv_steel_core_instance/halt_register_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.294ns (17.700%)  route 1.369ns (82.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  halt (IN)
                         net (fo=0)                   0.000     0.000    halt
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  halt_IBUF_inst/O
                         net (fo=1, routed)           1.369     1.663    riscv_steel_core_instance/halt_IBUF
    SLICE_X45Y86         FDRE                                         r  riscv_steel_core_instance/halt_register_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.825    -0.309    riscv_steel_core_instance/clk_35Mhz
    SLICE_X45Y86         FDRE                                         r  riscv_steel_core_instance/halt_register_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_0_0_5/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.235ns (13.708%)  route 1.478ns (86.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=818, routed)         1.478     1.713    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_5/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.867    -0.267    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_5/CLKARDCLK

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.351ns (20.312%)  route 1.377ns (79.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.204     1.510    uart_instance/D[0]
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.555 r  uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=13, routed)          0.173     1.728    uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.831    -0.303    uart_instance/clk_35Mhz
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.351ns (20.312%)  route 1.377ns (79.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.204     1.510    uart_instance/D[0]
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.555 r  uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=13, routed)          0.173     1.728    uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.831    -0.303    uart_instance/clk_35Mhz
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.351ns (20.312%)  route 1.377ns (79.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.204     1.510    uart_instance/D[0]
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.555 r  uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=13, routed)          0.173     1.728    uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.831    -0.303    uart_instance/clk_35Mhz
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/C





