{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694630249849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694630249850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 12:37:29 2023 " "Processing started: Wed Sep 13 12:37:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694630249850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694630249850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema_1 -c Problema_1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema_1 -c Problema_1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694630249850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694630250955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694630250955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 resta " "Found entity 1: resta" {  } { { "resta.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/shiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/shiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma_tb " "Found entity 1: suma_tb" {  } { { "suma_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/suma_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 resta_tb " "Found entity 1: resta_tb" {  } { { "resta_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/resta_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_tb " "Found entity 1: and_gate_tb" {  } { { "and_gate_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/and_gate_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion_tb " "Found entity 1: multiplicacion_tb" {  } { { "multiplicacion_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/multiplicacion_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file division_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division_tb " "Found entity 1: division_tb" {  } { { "division_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/division_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_tb " "Found entity 1: modulo_tb" {  } { { "modulo_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/modulo_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_tb " "Found entity 1: or_gate_tb" {  } { { "or_gate_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/or_gate_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_tb " "Found entity 1: xor_gate_tb" {  } { { "xor_gate_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/xor_gate_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_tb " "Found entity 1: shiftLeft_tb" {  } { { "shiftLeft_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/shiftLeft_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_tb " "Found entity 1: shiftRight_tb" {  } { { "shiftRight_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/shiftRight_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule_tb " "Found entity 1: TopModule_tb" {  } { { "TopModule_tb.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694630278160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694630278160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694630278320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 TopModule.sv(179) " "Verilog HDL assignment warning at TopModule.sv(179): truncated value with size 8 to match size of target (4)" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694630278341 "|TopModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma suma:generate_sumas\[0\].add " "Elaborating entity \"suma\" for hierarchy \"suma:generate_sumas\[0\].add\"" {  } { { "TopModule.sv" "generate_sumas\[0\].add" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacion multiplicacion:mult " "Elaborating entity \"multiplicacion\" for hierarchy \"multiplicacion:mult\"" {  } { { "TopModule.sv" "mult" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division division:div " "Elaborating entity \"division\" for hierarchy \"division:div\"" {  } { { "TopModule.sv" "div" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo modulo:mod " "Elaborating entity \"modulo\" for hierarchy \"modulo:mod\"" {  } { { "TopModule.sv" "mod" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:and_gate " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:and_gate\"" {  } { { "TopModule.sv" "and_gate" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 and_gate.sv(7) " "Verilog HDL assignment warning at and_gate.sv(7): truncated value with size 4 to match size of target (1)" {  } { { "and_gate.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/and_gate.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694630278426 "|TopModule|and_gate:and_gate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:or_gate " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:or_gate\"" {  } { { "TopModule.sv" "or_gate" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 or_gate.sv(7) " "Verilog HDL assignment warning at or_gate.sv(7): truncated value with size 4 to match size of target (1)" {  } { { "or_gate.sv" "" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/or_gate.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694630278429 "|TopModule|or_gate:or_gate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate xor_gate:xor_gate " "Elaborating entity \"xor_gate\" for hierarchy \"xor_gate:xor_gate\"" {  } { { "TopModule.sv" "xor_gate" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:shl " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:shl\"" {  } { { "TopModule.sv" "shl" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight shiftRight:shr " "Elaborating entity \"shiftRight\" for hierarchy \"shiftRight:shr\"" {  } { { "TopModule.sv" "shr" { Text "C:/Users/Bojtronic/Desktop/ALU_FPGA/TopModule.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694630278450 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1694630278576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694630278646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 12:37:58 2023 " "Processing ended: Wed Sep 13 12:37:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694630278646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694630278646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694630278646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694630278646 ""}
