
SpaceShooter-v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fc8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  0800a158  0800a158  0000b158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8a8  0800a8a8  0000c074  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8a8  0800a8a8  0000b8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8b0  0800a8b0  0000c074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8b0  0800a8b0  0000b8b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8b4  0800a8b4  0000b8b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800a8b8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d90  20000074  0800a92c  0000c074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e04  0800a92c  0000ce04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015540  00000000  00000000  0000c0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003433  00000000  00000000  000215e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  00024a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000105b  00000000  00000000  00025f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024444  00000000  00000000  00026fdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000189fa  00000000  00000000  0004b41f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db08c  00000000  00000000  00063e19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013eea5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006760  00000000  00000000  0013eee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00145648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a140 	.word	0x0800a140

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800a140 	.word	0x0800a140

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <GFX_DrowLine>:
	        }
	   }
}

//Bresenham's algorithm - Wikipedia
void GFX_DrowLine(int X1, int Y1,int X2,int Y2,int I_O) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08e      	sub	sp, #56	@ 0x38
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
 8000b54:	603b      	str	r3, [r7, #0]
	int CurrentX, CurrentY, Xinc, Yinc,
		Dx, Dy, TwoDx, TwoDy,
		TwoDxAccumulatedError, TwoDyAccumulatedError;

	Dx = (X2-X1);
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	627b      	str	r3, [r7, #36]	@ 0x24
	Dy = (Y2-Y1);
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	623b      	str	r3, [r7, #32]

	TwoDx = Dx + Dx;
 8000b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	61fb      	str	r3, [r7, #28]
	TwoDy = Dy + Dy;
 8000b6c:	6a3b      	ldr	r3, [r7, #32]
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	61bb      	str	r3, [r7, #24]

	CurrentX = X1;
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	637b      	str	r3, [r7, #52]	@ 0x34
	CurrentY = Y1;
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	633b      	str	r3, [r7, #48]	@ 0x30

	Xinc = 1;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Yinc = 1;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	62bb      	str	r3, [r7, #40]	@ 0x28

	if(Dx < 0) {
 8000b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	da08      	bge.n	8000b9a <GFX_DrowLine+0x52>

		Xinc = -1;
 8000b88:	f04f 33ff 	mov.w	r3, #4294967295
 8000b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		Dx = -Dx;
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b90:	425b      	negs	r3, r3
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
		TwoDx = -TwoDx;
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	425b      	negs	r3, r3
 8000b98:	61fb      	str	r3, [r7, #28]
	}

	if (Dy < 0) {
 8000b9a:	6a3b      	ldr	r3, [r7, #32]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	da08      	bge.n	8000bb2 <GFX_DrowLine+0x6a>
		Yinc = -1;
 8000ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
		Dy = -Dy;
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	425b      	negs	r3, r3
 8000baa:	623b      	str	r3, [r7, #32]
		TwoDy = -TwoDy;
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	425b      	negs	r3, r3
 8000bb0:	61bb      	str	r3, [r7, #24]
	}

	SSD1327_SetPixel(X1,Y1,I_O);
 8000bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	68b9      	ldr	r1, [r7, #8]
 8000bba:	68f8      	ldr	r0, [r7, #12]
 8000bbc:	f002 ffd4 	bl	8003b68 <SSD1327_SetPixel>

	if ((Dx != 0) || (Dy != 0)) {
 8000bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d102      	bne.n	8000bcc <GFX_DrowLine+0x84>
 8000bc6:	6a3b      	ldr	r3, [r7, #32]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d046      	beq.n	8000c5a <GFX_DrowLine+0x112>

		if (Dy <= Dx) {
 8000bcc:	6a3a      	ldr	r2, [r7, #32]
 8000bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	dc21      	bgt.n	8000c18 <GFX_DrowLine+0xd0>
			TwoDxAccumulatedError = 0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]
			do {
			    CurrentX += Xinc;
 8000bd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bdc:	4413      	add	r3, r2
 8000bde:	637b      	str	r3, [r7, #52]	@ 0x34
			    TwoDxAccumulatedError += TwoDy;
 8000be0:	697a      	ldr	r2, [r7, #20]
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	4413      	add	r3, r2
 8000be6:	617b      	str	r3, [r7, #20]
			    if(TwoDxAccumulatedError > Dx) {
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dd07      	ble.n	8000c00 <GFX_DrowLine+0xb8>
			        CurrentY += Yinc;
 8000bf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bf4:	4413      	add	r3, r2
 8000bf6:	633b      	str	r3, [r7, #48]	@ 0x30
			        TwoDxAccumulatedError -= TwoDx;
 8000bf8:	697a      	ldr	r2, [r7, #20]
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	617b      	str	r3, [r7, #20]
			    }
			    SSD1327_SetPixel(CurrentX,CurrentY,I_O);
 8000c00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	461a      	mov	r2, r3
 8000c06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000c08:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c0a:	f002 ffad 	bl	8003b68 <SSD1327_SetPixel>
			  } while (CurrentX != X2);
 8000c0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d1e0      	bne.n	8000bd8 <GFX_DrowLine+0x90>
			      }
			      SSD1327_SetPixel(CurrentX,CurrentY,I_O);
			  } while (CurrentY != Y2);
		  }
	}
}
 8000c16:	e020      	b.n	8000c5a <GFX_DrowLine+0x112>
			  TwoDyAccumulatedError = 0;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	613b      	str	r3, [r7, #16]
			      CurrentY += Yinc;
 8000c1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c20:	4413      	add	r3, r2
 8000c22:	633b      	str	r3, [r7, #48]	@ 0x30
			      TwoDyAccumulatedError += TwoDx;
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	4413      	add	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
			      if(TwoDyAccumulatedError>Dy) {
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	6a3b      	ldr	r3, [r7, #32]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	dd07      	ble.n	8000c44 <GFX_DrowLine+0xfc>
				      CurrentX += Xinc;
 8000c34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c38:	4413      	add	r3, r2
 8000c3a:	637b      	str	r3, [r7, #52]	@ 0x34
				      TwoDyAccumulatedError -= TwoDy;
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	613b      	str	r3, [r7, #16]
			      SSD1327_SetPixel(CurrentX,CurrentY,I_O);
 8000c44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	461a      	mov	r2, r3
 8000c4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000c4c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c4e:	f002 ff8b 	bl	8003b68 <SSD1327_SetPixel>
			  } while (CurrentY != Y2);
 8000c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d1e0      	bne.n	8000c1c <GFX_DrowLine+0xd4>
}
 8000c5a:	bf00      	nop
 8000c5c:	3738      	adds	r7, #56	@ 0x38
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <GFX_DrowBitMap_P>:
		GFX_DrowLine(x0-y, y0+x, x0-y, y0-x,I_O);
  	}
}

void GFX_DrowBitMap_P (int x, int y, const uint8_t *bitmap, uint8_t w, uint8_t h, uint8_t color)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b086      	sub	sp, #24
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	60f8      	str	r0, [r7, #12]
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
 8000c6e:	70fb      	strb	r3, [r7, #3]
//
//			ssd1327_setPixel(x+i, y+j, );
//		}
//	}

	uint8_t i, j, byteWidth = (w+7)/8;
 8000c70:	78fb      	ldrb	r3, [r7, #3]
 8000c72:	3307      	adds	r3, #7
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	da00      	bge.n	8000c7a <GFX_DrowBitMap_P+0x18>
 8000c78:	3307      	adds	r3, #7
 8000c7a:	10db      	asrs	r3, r3, #3
 8000c7c:	757b      	strb	r3, [r7, #21]

	for(j = 0; j < h; j++)
 8000c7e:	2300      	movs	r3, #0
 8000c80:	75bb      	strb	r3, [r7, #22]
 8000c82:	e02d      	b.n	8000ce0 <GFX_DrowBitMap_P+0x7e>
	{
		for(i = 0; i < w; i++)
 8000c84:	2300      	movs	r3, #0
 8000c86:	75fb      	strb	r3, [r7, #23]
 8000c88:	e023      	b.n	8000cd2 <GFX_DrowBitMap_P+0x70>
		{
			if(*(bitmap + j *byteWidth + i /8) & (128 >> (i&7)) )
 8000c8a:	7dbb      	ldrb	r3, [r7, #22]
 8000c8c:	7d7a      	ldrb	r2, [r7, #21]
 8000c8e:	fb02 f303 	mul.w	r3, r2, r3
 8000c92:	461a      	mov	r2, r3
 8000c94:	7dfb      	ldrb	r3, [r7, #23]
 8000c96:	08db      	lsrs	r3, r3, #3
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	4413      	add	r3, r2
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	7dfb      	ldrb	r3, [r7, #23]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	2280      	movs	r2, #128	@ 0x80
 8000cac:	fa42 f303 	asr.w	r3, r2, r3
 8000cb0:	400b      	ands	r3, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d00a      	beq.n	8000ccc <GFX_DrowBitMap_P+0x6a>
				SSD1327_SetPixel(x+i, y+j, color);
 8000cb6:	7dfa      	ldrb	r2, [r7, #23]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	18d0      	adds	r0, r2, r3
 8000cbc:	7dba      	ldrb	r2, [r7, #22]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f002 ff4e 	bl	8003b68 <SSD1327_SetPixel>
		for(i = 0; i < w; i++)
 8000ccc:	7dfb      	ldrb	r3, [r7, #23]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	75fb      	strb	r3, [r7, #23]
 8000cd2:	7dfa      	ldrb	r2, [r7, #23]
 8000cd4:	78fb      	ldrb	r3, [r7, #3]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d3d7      	bcc.n	8000c8a <GFX_DrowBitMap_P+0x28>
	for(j = 0; j < h; j++)
 8000cda:	7dbb      	ldrb	r3, [r7, #22]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	75bb      	strb	r3, [r7, #22]
 8000ce0:	7dba      	ldrb	r2, [r7, #22]
 8000ce2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d3cc      	bcc.n	8000c84 <GFX_DrowBitMap_P+0x22>
		}
	}

}
 8000cea:	bf00      	nop
 8000cec:	bf00      	nop
 8000cee:	3718      	adds	r7, #24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <GFX_DrowChar>:

void GFX_DrowChar(int x, int y, char c, uint8_t color, uint8_t bg, uint8_t size)
{
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b089      	sub	sp, #36	@ 0x24
 8000cf8:	af02      	add	r7, sp, #8
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	4611      	mov	r1, r2
 8000d00:	461a      	mov	r2, r3
 8000d02:	460b      	mov	r3, r1
 8000d04:	71fb      	strb	r3, [r7, #7]
 8000d06:	4613      	mov	r3, r2
 8000d08:	71bb      	strb	r3, [r7, #6]

	  uint8_t line;
	  int8_t i,j;
	  if((x >= SSD1327_WIDTH)            || // Clip right
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d0e:	f300 80a9 	bgt.w	8000e64 <GFX_DrowChar+0x170>
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d16:	f300 80a5 	bgt.w	8000e64 <GFX_DrowChar+0x170>
	     (y >= SSD1327_HEIGHT)           || // Clip bottom
	     ((x + 6 * size - 1) < 0) || // Clip left
 8000d1a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000d1e:	4613      	mov	r3, r2
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	4413      	add	r3, r2
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	461a      	mov	r2, r3
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	4413      	add	r3, r2
	     (y >= SSD1327_HEIGHT)           || // Clip bottom
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	f340 8099 	ble.w	8000e64 <GFX_DrowChar+0x170>
	     ((y + 8 * size - 1) < 0))   // Clip top
 8000d32:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000d36:	00da      	lsls	r2, r3, #3
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	4413      	add	r3, r2
	     ((x + 6 * size - 1) < 0) || // Clip left
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f340 8091 	ble.w	8000e64 <GFX_DrowChar+0x170>
	    return;

	  for  (i=0; i<6; i++ ) {
 8000d42:	2300      	movs	r3, #0
 8000d44:	75bb      	strb	r3, [r7, #22]
 8000d46:	e087      	b.n	8000e58 <GFX_DrowChar+0x164>
	    if (i == 5)
 8000d48:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000d4c:	2b05      	cmp	r3, #5
 8000d4e:	d102      	bne.n	8000d56 <GFX_DrowChar+0x62>
	      line = 0x0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	75fb      	strb	r3, [r7, #23]
 8000d54:	e009      	b.n	8000d6a <GFX_DrowChar+0x76>
	    else
	      //line = pgm_read_byte(font+(c*5)+i);
	    	line = (font[(c*5)+i]);
 8000d56:	79fa      	ldrb	r2, [r7, #7]
 8000d58:	4613      	mov	r3, r2
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	441a      	add	r2, r3
 8000d5e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000d62:	4413      	add	r3, r2
 8000d64:	4a41      	ldr	r2, [pc, #260]	@ (8000e6c <GFX_DrowChar+0x178>)
 8000d66:	5cd3      	ldrb	r3, [r2, r3]
 8000d68:	75fb      	strb	r3, [r7, #23]
	    for (j = 0; j<8; j++) {
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	757b      	strb	r3, [r7, #21]
 8000d6e:	e069      	b.n	8000e44 <GFX_DrowChar+0x150>
	      if (line & 0x1) {
 8000d70:	7dfb      	ldrb	r3, [r7, #23]
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d02a      	beq.n	8000dd0 <GFX_DrowChar+0xdc>
	        if (size == 1) // default size
 8000d7a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d10c      	bne.n	8000d9c <GFX_DrowChar+0xa8>
	        	SSD1327_SetPixel(x+i, y+j, color);
 8000d82:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	18d0      	adds	r0, r2, r3
 8000d8a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	4413      	add	r3, r2
 8000d92:	79ba      	ldrb	r2, [r7, #6]
 8000d94:	4619      	mov	r1, r3
 8000d96:	f002 fee7 	bl	8003b68 <SSD1327_SetPixel>
 8000d9a:	e04a      	b.n	8000e32 <GFX_DrowChar+0x13e>
	        else {  // big size
	        	GFX_FillRect(x+(i*size), y+(j*size), size, size, color);
 8000d9c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000da0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000da4:	fb03 f202 	mul.w	r2, r3, r2
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	18d0      	adds	r0, r2, r3
 8000dac:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000db0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000db4:	fb03 f202 	mul.w	r2, r3, r2
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	18d1      	adds	r1, r2, r3
 8000dbc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000dc0:	f897 402c 	ldrb.w	r4, [r7, #44]	@ 0x2c
 8000dc4:	79bb      	ldrb	r3, [r7, #6]
 8000dc6:	9300      	str	r3, [sp, #0]
 8000dc8:	4623      	mov	r3, r4
 8000dca:	f000 f851 	bl	8000e70 <GFX_FillRect>
 8000dce:	e030      	b.n	8000e32 <GFX_DrowChar+0x13e>
	        }
	      } else if (bg != color) {
 8000dd0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000dd4:	79bb      	ldrb	r3, [r7, #6]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d02b      	beq.n	8000e32 <GFX_DrowChar+0x13e>
	        if (size == 1) // default size
 8000dda:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d10d      	bne.n	8000dfe <GFX_DrowChar+0x10a>
	        	SSD1327_SetPixel(x+i, y+j, bg);
 8000de2:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	18d0      	adds	r0, r2, r3
 8000dea:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	4413      	add	r3, r2
 8000df2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000df6:	4619      	mov	r1, r3
 8000df8:	f002 feb6 	bl	8003b68 <SSD1327_SetPixel>
 8000dfc:	e019      	b.n	8000e32 <GFX_DrowChar+0x13e>
	        else {  // big size
	        	GFX_FillRect(x+i*size, y+j*size, size, size, bg);
 8000dfe:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000e02:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000e06:	fb03 f202 	mul.w	r2, r3, r2
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	18d0      	adds	r0, r2, r3
 8000e0e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000e12:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000e16:	fb03 f202 	mul.w	r2, r3, r2
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	18d1      	adds	r1, r2, r3
 8000e1e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000e22:	f897 402c 	ldrb.w	r4, [r7, #44]	@ 0x2c
 8000e26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000e2a:	9300      	str	r3, [sp, #0]
 8000e2c:	4623      	mov	r3, r4
 8000e2e:	f000 f81f 	bl	8000e70 <GFX_FillRect>
	        }
	      }
	      line >>= 1;
 8000e32:	7dfb      	ldrb	r3, [r7, #23]
 8000e34:	085b      	lsrs	r3, r3, #1
 8000e36:	75fb      	strb	r3, [r7, #23]
	    for (j = 0; j<8; j++) {
 8000e38:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	3301      	adds	r3, #1
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	757b      	strb	r3, [r7, #21]
 8000e44:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000e48:	2b07      	cmp	r3, #7
 8000e4a:	dd91      	ble.n	8000d70 <GFX_DrowChar+0x7c>
	  for  (i=0; i<6; i++ ) {
 8000e4c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	3301      	adds	r3, #1
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	75bb      	strb	r3, [r7, #22]
 8000e58:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000e5c:	2b05      	cmp	r3, #5
 8000e5e:	f77f af73 	ble.w	8000d48 <GFX_DrowChar+0x54>
 8000e62:	e000      	b.n	8000e66 <GFX_DrowChar+0x172>
	    return;
 8000e64:	bf00      	nop
	    }
	  }
}
 8000e66:	371c      	adds	r7, #28
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd90      	pop	{r4, r7, pc}
 8000e6c:	0800a158 	.word	0x0800a158

08000e70 <GFX_FillRect>:

void GFX_FillRect (int x, int y, int w, int h, uint8_t color )
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
 8000e7c:	603b      	str	r3, [r7, #0]
	int16_t i;
	for(i=x; i <x+w; i++)
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	82fb      	strh	r3, [r7, #22]
 8000e82:	e00d      	b.n	8000ea0 <GFX_FillRect+0x30>
	{
		GFX_DrowFastVLine(i, y, h, color);
 8000e84:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 8000e88:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e8c:	683a      	ldr	r2, [r7, #0]
 8000e8e:	68b9      	ldr	r1, [r7, #8]
 8000e90:	f000 f812 	bl	8000eb8 <GFX_DrowFastVLine>
	for(i=x; i <x+w; i++)
 8000e94:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	82fb      	strh	r3, [r7, #22]
 8000ea0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000ea4:	68f9      	ldr	r1, [r7, #12]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	440b      	add	r3, r1
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	dbea      	blt.n	8000e84 <GFX_FillRect+0x14>
	}
}
 8000eae:	bf00      	nop
 8000eb0:	bf00      	nop
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <GFX_DrowFastVLine>:

void GFX_DrowFastVLine(int x, int y, int h, uint8_t color)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af02      	add	r7, sp, #8
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
 8000ec4:	70fb      	strb	r3, [r7, #3]
	GFX_DrowLine(x, y, x, y+h-1, color);
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4413      	add	r3, r2
 8000ecc:	1e5a      	subs	r2, r3, #1
 8000ece:	78fb      	ldrb	r3, [r7, #3]
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	68fa      	ldr	r2, [r7, #12]
 8000ed6:	68b9      	ldr	r1, [r7, #8]
 8000ed8:	68f8      	ldr	r0, [r7, #12]
 8000eda:	f7ff fe35 	bl	8000b48 <GFX_DrowLine>
}
 8000ede:	bf00      	nop
 8000ee0:	3710      	adds	r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
	...

08000ee8 <GFX_PutString>:
{
	GFX_DrowLine(x, y, x+w-1 ,y , color);
}

void GFX_PutString(int x, int y, char* str, uint8_t txt_size, uint8_t color, uint8_t bg)
{
 8000ee8:	b590      	push	{r4, r7, lr}
 8000eea:	b087      	sub	sp, #28
 8000eec:	af02      	add	r7, sp, #8
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
 8000ef4:	70fb      	strb	r3, [r7, #3]
	cursor_x = x;
 8000ef6:	4a16      	ldr	r2, [pc, #88]	@ (8000f50 <GFX_PutString+0x68>)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	6013      	str	r3, [r2, #0]
	cursor_y = y;
 8000efc:	4a15      	ldr	r2, [pc, #84]	@ (8000f54 <GFX_PutString+0x6c>)
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	6013      	str	r3, [r2, #0]

	while(*str)		//do kiedy jest cos w stringu
 8000f02:	e01c      	b.n	8000f3e <GFX_PutString+0x56>
	{
		GFX_DrowChar(cursor_x,cursor_y, *str++, color, bg, txt_size);
 8000f04:	4b12      	ldr	r3, [pc, #72]	@ (8000f50 <GFX_PutString+0x68>)
 8000f06:	6818      	ldr	r0, [r3, #0]
 8000f08:	4b12      	ldr	r3, [pc, #72]	@ (8000f54 <GFX_PutString+0x6c>)
 8000f0a:	6819      	ldr	r1, [r3, #0]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	1c5a      	adds	r2, r3, #1
 8000f10:	607a      	str	r2, [r7, #4]
 8000f12:	781a      	ldrb	r2, [r3, #0]
 8000f14:	f897 4020 	ldrb.w	r4, [r7, #32]
 8000f18:	78fb      	ldrb	r3, [r7, #3]
 8000f1a:	9301      	str	r3, [sp, #4]
 8000f1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	4623      	mov	r3, r4
 8000f24:	f7ff fee6 	bl	8000cf4 <GFX_DrowChar>
		cursor_x += txt_size*6; // tylko pod dany font trzeba potem to korygowa�
 8000f28:	78fa      	ldrb	r2, [r7, #3]
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	4413      	add	r3, r2
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	461a      	mov	r2, r3
 8000f34:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <GFX_PutString+0x68>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4413      	add	r3, r2
 8000f3a:	4a05      	ldr	r2, [pc, #20]	@ (8000f50 <GFX_PutString+0x68>)
 8000f3c:	6013      	str	r3, [r2, #0]
	while(*str)		//do kiedy jest cos w stringu
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1de      	bne.n	8000f04 <GFX_PutString+0x1c>
	}
}
 8000f46:	bf00      	nop
 8000f48:	bf00      	nop
 8000f4a:	3714      	adds	r7, #20
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd90      	pop	{r4, r7, pc}
 8000f50:	20000090 	.word	0x20000090
 8000f54:	20000094 	.word	0x20000094

08000f58 <GFX_PutInt>:

void GFX_PutInt (int x, int y, int data, uint8_t txt_size, uint8_t color, uint8_t bg)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08a      	sub	sp, #40	@ 0x28
 8000f5c:	af02      	add	r7, sp, #8
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
 8000f64:	70fb      	strb	r3, [r7, #3]
	char buf[16];
	GFX_PutString(x, y, itoa(data, buf,10), txt_size, color, bg);
 8000f66:	f107 0310 	add.w	r3, r7, #16
 8000f6a:	220a      	movs	r2, #10
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f002 f9ac 	bl	80032cc <itoa>
 8000f74:	4601      	mov	r1, r0
 8000f76:	78fa      	ldrb	r2, [r7, #3]
 8000f78:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f7c:	9301      	str	r3, [sp, #4]
 8000f7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	4613      	mov	r3, r2
 8000f86:	460a      	mov	r2, r1
 8000f88:	68b9      	ldr	r1, [r7, #8]
 8000f8a:	68f8      	ldr	r0, [r7, #12]
 8000f8c:	f7ff ffac 	bl	8000ee8 <GFX_PutString>
	//GFX_PutString(x, y, dtoa((double)data,1,1,1,1,buf), txt_size, color, bg);
	//itoa(data,buf);
	//GFX_PutString(x, y, buf , txt_size, color, bg);
}
 8000f90:	bf00      	nop
 8000f92:	3720      	adds	r7, #32
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <GameInit>:
#include <stdlib.h>
#include <math.h>

GameCtx g_singleton;

void GameInit(GameCtx *g) {
 8000f98:	b480      	push	{r7}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	 * the player and the first boss. Furthermore, it "resets"
	 * the arrays of shot, opponents and bonuses.
	 */
	uint8_t i;
	//Player initial settings
	g->player.lives = INITIAL_LIVES;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	611a      	str	r2, [r3, #16]
	g->player.score = INITIAL_SCORE;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
	g->player.x = INITIAL_X;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2202      	movs	r2, #2
 8000fb0:	601a      	str	r2, [r3, #0]
	g->player.y = INITIAL_Y;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2240      	movs	r2, #64	@ 0x40
 8000fb6:	605a      	str	r2, [r3, #4]
	g->player.level = INITIAL_LEVEL;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2201      	movs	r2, #1
 8000fbc:	615a      	str	r2, [r3, #20]
	g->player.gameProgres = INITIAL_GAME_PROGRES;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	619a      	str	r2, [r3, #24]
	g->player.shootType = ST_Normal;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	771a      	strb	r2, [r3, #28]

	//Deactivation of player shots
	for (i = 0; i < NUMBER_SHOTS; ++i)
 8000fca:	2300      	movs	r3, #0
 8000fcc:	73fb      	strb	r3, [r7, #15]
 8000fce:	e00c      	b.n	8000fea <GameInit+0x52>
		g->shots[i].active = false;
 8000fd0:	7bfa      	ldrb	r2, [r7, #15]
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4413      	add	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	440b      	add	r3, r1
 8000fde:	3324      	adds	r3, #36	@ 0x24
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < NUMBER_SHOTS; ++i)
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	73fb      	strb	r3, [r7, #15]
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	2b18      	cmp	r3, #24
 8000fee:	d9ef      	bls.n	8000fd0 <GameInit+0x38>

	//Deactivation of boss shots
	for (i = 0; i < NUMBER_BOSS_SHOTS; ++i)
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	73fb      	strb	r3, [r7, #15]
 8000ff4:	e00d      	b.n	8001012 <GameInit+0x7a>
		g->bossShots[i].active = false;
 8000ff6:	7bfa      	ldrb	r2, [r7, #15]
 8000ff8:	6879      	ldr	r1, [r7, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	4413      	add	r3, r2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	440b      	add	r3, r1
 8001004:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001008:	2200      	movs	r2, #0
 800100a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < NUMBER_BOSS_SHOTS; ++i)
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	3301      	adds	r3, #1
 8001010:	73fb      	strb	r3, [r7, #15]
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	2b04      	cmp	r3, #4
 8001016:	d9ee      	bls.n	8000ff6 <GameInit+0x5e>

	//Deactivation enemies
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 8001018:	2300      	movs	r3, #0
 800101a:	73fb      	strb	r3, [r7, #15]
 800101c:	e023      	b.n	8001066 <GameInit+0xce>
		g->enemies[i].active = false;
 800101e:	7bfa      	ldrb	r2, [r7, #15]
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	4613      	mov	r3, r2
 8001024:	00db      	lsls	r3, r3, #3
 8001026:	4413      	add	r3, r2
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	440b      	add	r3, r1
 800102c:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8001030:	2200      	movs	r2, #0
 8001032:	701a      	strb	r2, [r3, #0]
		g->enemies[i].trackNumber = 0;
 8001034:	7bfa      	ldrb	r2, [r7, #15]
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	4613      	mov	r3, r2
 800103a:	00db      	lsls	r3, r3, #3
 800103c:	4413      	add	r3, r2
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	440b      	add	r3, r1
 8001042:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
		g->enemies[i].trackedByMissile = false;
 800104a:	7bfa      	ldrb	r2, [r7, #15]
 800104c:	6879      	ldr	r1, [r7, #4]
 800104e:	4613      	mov	r3, r2
 8001050:	00db      	lsls	r3, r3, #3
 8001052:	4413      	add	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	440b      	add	r3, r1
 8001058:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	3301      	adds	r3, #1
 8001064:	73fb      	strb	r3, [r7, #15]
 8001066:	7bfb      	ldrb	r3, [r7, #15]
 8001068:	2b09      	cmp	r3, #9
 800106a:	d9d8      	bls.n	800101e <GameInit+0x86>
	}

	//Deactivation bonuses
	for (i = 0; i < NUMBER_BONUS; i++)
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]
 8001070:	e00d      	b.n	800108e <GameInit+0xf6>
		g->bonuses[i].active = false;
 8001072:	7bfa      	ldrb	r2, [r7, #15]
 8001074:	6879      	ldr	r1, [r7, #4]
 8001076:	4613      	mov	r3, r2
 8001078:	00db      	lsls	r3, r3, #3
 800107a:	1a9b      	subs	r3, r3, r2
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	440b      	add	r3, r1
 8001080:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < NUMBER_BONUS; i++)
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	3301      	adds	r3, #1
 800108c:	73fb      	strb	r3, [r7, #15]
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	2b02      	cmp	r3, #2
 8001092:	d9ee      	bls.n	8001072 <GameInit+0xda>

	//Deactivation boss
	g->boss.active = false;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	f883 2a24 	strb.w	r2, [r3, #2596]	@ 0xa24
	g->boss.x = INITIAL_BOSS_X;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	228c      	movs	r2, #140	@ 0x8c
 80010a0:	f8c3 2a28 	str.w	r2, [r3, #2600]	@ 0xa28
	g->boss.y = INITIAL_BOSS_Y;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2240      	movs	r2, #64	@ 0x40
 80010a8:	f8c3 2a2c 	str.w	r2, [r3, #2604]	@ 0xa2c
	g->boss.updateDelay = INITIAL_BOSS_UPDATE_DELAY;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2203      	movs	r2, #3
 80010b0:	f8c3 2a34 	str.w	r2, [r3, #2612]	@ 0xa34
}
 80010b4:	bf00      	nop
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <GameTick>:

void GameTick(GameCtx *g, InputSnapshot* in) {
 80010c0:	b5b0      	push	{r4, r5, r7, lr}
 80010c2:	b088      	sub	sp, #32
 80010c4:	af02      	add	r7, sp, #8
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	 */
	uint8_t i, j;

	static uint8_t y = 0, dy = 1;
	// Read analog stick
	int stick = in->joystickYValue;
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	60bb      	str	r3, [r7, #8]

	if (stick < 1000)
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80010d6:	da05      	bge.n	80010e4 <GameTick+0x24>
		g->player.y -= 1;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	1e5a      	subs	r2, r3, #1
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	e009      	b.n	80010f8 <GameTick+0x38>
	else if (stick > 3500)
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	f640 52ac 	movw	r2, #3500	@ 0xdac
 80010ea:	4293      	cmp	r3, r2
 80010ec:	dd04      	ble.n	80010f8 <GameTick+0x38>
		g->player.y += 1;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	1c5a      	adds	r2, r3, #1
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	605a      	str	r2, [r3, #4]

	// Keeping the player within the screen
	if (g->player.y < 10)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	2b09      	cmp	r3, #9
 80010fe:	dc02      	bgt.n	8001106 <GameTick+0x46>
		g->player.y = 10;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	220a      	movs	r2, #10
 8001104:	605a      	str	r2, [r3, #4]
	if (g->player.y > (SCREEN_HEIGHT - 14))
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2b72      	cmp	r3, #114	@ 0x72
 800110c:	dd02      	ble.n	8001114 <GameTick+0x54>
		g->player.y = (SCREEN_HEIGHT - 14);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2272      	movs	r2, #114	@ 0x72
 8001112:	605a      	str	r2, [r3, #4]

	// Shifting shots forward
	bool shoot_updated = false;
 8001114:	2300      	movs	r3, #0
 8001116:	757b      	strb	r3, [r7, #21]

	for (i = 0; i < NUMBER_SHOTS; ++i) {
 8001118:	2300      	movs	r3, #0
 800111a:	75fb      	strb	r3, [r7, #23]
 800111c:	e151      	b.n	80013c2 <GameTick+0x302>
		switch (g->shots[i].type) {
 800111e:	7dfa      	ldrb	r2, [r7, #23]
 8001120:	6879      	ldr	r1, [r7, #4]
 8001122:	4613      	mov	r3, r2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	440b      	add	r3, r1
 800112c:	3330      	adds	r3, #48	@ 0x30
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d002      	beq.n	800113a <GameTick+0x7a>
 8001134:	2b01      	cmp	r3, #1
 8001136:	d034      	beq.n	80011a2 <GameTick+0xe2>
 8001138:	e140      	b.n	80013bc <GameTick+0x2fc>
		case ST_Normal:
			if (g->shots[i].active)
 800113a:	7dfa      	ldrb	r2, [r7, #23]
 800113c:	6879      	ldr	r1, [r7, #4]
 800113e:	4613      	mov	r3, r2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	440b      	add	r3, r1
 8001148:	3324      	adds	r3, #36	@ 0x24
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d011      	beq.n	8001174 <GameTick+0xb4>
				g->shots[i].x++;
 8001150:	7dfa      	ldrb	r2, [r7, #23]
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	4613      	mov	r3, r2
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	4413      	add	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	440b      	add	r3, r1
 800115e:	3328      	adds	r3, #40	@ 0x28
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	1c59      	adds	r1, r3, #1
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	4613      	mov	r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	4413      	add	r3, r2
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	4403      	add	r3, r0
 8001170:	3328      	adds	r3, #40	@ 0x28
 8001172:	6019      	str	r1, [r3, #0]
			if (g->shots[i].x > SCREEN_WIDTH)
 8001174:	7dfa      	ldrb	r2, [r7, #23]
 8001176:	6879      	ldr	r1, [r7, #4]
 8001178:	4613      	mov	r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4413      	add	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	440b      	add	r3, r1
 8001182:	3328      	adds	r3, #40	@ 0x28
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b80      	cmp	r3, #128	@ 0x80
 8001188:	f340 8115 	ble.w	80013b6 <GameTick+0x2f6>
				g->shots[i].active = false;
 800118c:	7dfa      	ldrb	r2, [r7, #23]
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	4613      	mov	r3, r2
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	4413      	add	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	440b      	add	r3, r1
 800119a:	3324      	adds	r3, #36	@ 0x24
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
			break;
 80011a0:	e109      	b.n	80013b6 <GameTick+0x2f6>
		case ST_Tracker:

			for (int j = 0; j < NUMBER_ENEMIES; j++) {
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	e0bb      	b.n	8001320 <GameTick+0x260>
				if (g->shots[i].trackNumber == g->enemies[j].trackNumber) {
 80011a8:	7dfa      	ldrb	r2, [r7, #23]
 80011aa:	6879      	ldr	r1, [r7, #4]
 80011ac:	4613      	mov	r3, r2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	4413      	add	r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	440b      	add	r3, r1
 80011b6:	3334      	adds	r3, #52	@ 0x34
 80011b8:	6819      	ldr	r1, [r3, #0]
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4613      	mov	r3, r2
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	4413      	add	r3, r2
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	4403      	add	r3, r0
 80011c8:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4299      	cmp	r1, r3
 80011d0:	f040 80a3 	bne.w	800131a <GameTick+0x25a>
					if (g->shots[i].x > g->enemies[j].x)
 80011d4:	7dfa      	ldrb	r2, [r7, #23]
 80011d6:	6879      	ldr	r1, [r7, #4]
 80011d8:	4613      	mov	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4413      	add	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	440b      	add	r3, r1
 80011e2:	3328      	adds	r3, #40	@ 0x28
 80011e4:	6819      	ldr	r1, [r3, #0]
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	4613      	mov	r3, r2
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	4413      	add	r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	4403      	add	r3, r0
 80011f4:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4299      	cmp	r1, r3
 80011fc:	dd12      	ble.n	8001224 <GameTick+0x164>
						g->shots[i].x -= 2;
 80011fe:	7dfa      	ldrb	r2, [r7, #23]
 8001200:	6879      	ldr	r1, [r7, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	440b      	add	r3, r1
 800120c:	3328      	adds	r3, #40	@ 0x28
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	7dfa      	ldrb	r2, [r7, #23]
 8001212:	1e99      	subs	r1, r3, #2
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	4613      	mov	r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4413      	add	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4403      	add	r3, r0
 8001220:	3328      	adds	r3, #40	@ 0x28
 8001222:	6019      	str	r1, [r3, #0]
					if (g->shots[i].x < g->enemies[j].x)
 8001224:	7dfa      	ldrb	r2, [r7, #23]
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	4613      	mov	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	440b      	add	r3, r1
 8001232:	3328      	adds	r3, #40	@ 0x28
 8001234:	6819      	ldr	r1, [r3, #0]
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	4613      	mov	r3, r2
 800123c:	00db      	lsls	r3, r3, #3
 800123e:	4413      	add	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	4403      	add	r3, r0
 8001244:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4299      	cmp	r1, r3
 800124c:	da12      	bge.n	8001274 <GameTick+0x1b4>
						g->shots[i].x += 2;
 800124e:	7dfa      	ldrb	r2, [r7, #23]
 8001250:	6879      	ldr	r1, [r7, #4]
 8001252:	4613      	mov	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	440b      	add	r3, r1
 800125c:	3328      	adds	r3, #40	@ 0x28
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	7dfa      	ldrb	r2, [r7, #23]
 8001262:	1c99      	adds	r1, r3, #2
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	4613      	mov	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	4413      	add	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	4403      	add	r3, r0
 8001270:	3328      	adds	r3, #40	@ 0x28
 8001272:	6019      	str	r1, [r3, #0]
					if (g->shots[i].y > g->enemies[j].y)
 8001274:	7dfa      	ldrb	r2, [r7, #23]
 8001276:	6879      	ldr	r1, [r7, #4]
 8001278:	4613      	mov	r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	4413      	add	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	440b      	add	r3, r1
 8001282:	332c      	adds	r3, #44	@ 0x2c
 8001284:	6819      	ldr	r1, [r3, #0]
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	4613      	mov	r3, r2
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	4413      	add	r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4403      	add	r3, r0
 8001294:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4299      	cmp	r1, r3
 800129c:	dd12      	ble.n	80012c4 <GameTick+0x204>
						g->shots[i].y -= 2;
 800129e:	7dfa      	ldrb	r2, [r7, #23]
 80012a0:	6879      	ldr	r1, [r7, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	4413      	add	r3, r2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	440b      	add	r3, r1
 80012ac:	332c      	adds	r3, #44	@ 0x2c
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	7dfa      	ldrb	r2, [r7, #23]
 80012b2:	1e99      	subs	r1, r3, #2
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	4613      	mov	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4413      	add	r3, r2
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	4403      	add	r3, r0
 80012c0:	332c      	adds	r3, #44	@ 0x2c
 80012c2:	6019      	str	r1, [r3, #0]
					if (g->shots[i].y < g->enemies[j].y)
 80012c4:	7dfa      	ldrb	r2, [r7, #23]
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	4613      	mov	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	440b      	add	r3, r1
 80012d2:	332c      	adds	r3, #44	@ 0x2c
 80012d4:	6819      	ldr	r1, [r3, #0]
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	4613      	mov	r3, r2
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	4413      	add	r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	4403      	add	r3, r0
 80012e4:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4299      	cmp	r1, r3
 80012ec:	da12      	bge.n	8001314 <GameTick+0x254>
						g->shots[i].y += 2;
 80012ee:	7dfa      	ldrb	r2, [r7, #23]
 80012f0:	6879      	ldr	r1, [r7, #4]
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	440b      	add	r3, r1
 80012fc:	332c      	adds	r3, #44	@ 0x2c
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	7dfa      	ldrb	r2, [r7, #23]
 8001302:	1c99      	adds	r1, r3, #2
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	4613      	mov	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	4413      	add	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	4403      	add	r3, r0
 8001310:	332c      	adds	r3, #44	@ 0x2c
 8001312:	6019      	str	r1, [r3, #0]
					shoot_updated = true;
 8001314:	2301      	movs	r3, #1
 8001316:	757b      	strb	r3, [r7, #21]
					break;
 8001318:	e006      	b.n	8001328 <GameTick+0x268>
			for (int j = 0; j < NUMBER_ENEMIES; j++) {
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	3301      	adds	r3, #1
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	2b09      	cmp	r3, #9
 8001324:	f77f af40 	ble.w	80011a8 <GameTick+0xe8>
				}
			}
			//Remove tracking missiles that have no target
			if (!shoot_updated && g->shots[i].type == ST_Tracker) {
 8001328:	7d7b      	ldrb	r3, [r7, #21]
 800132a:	f083 0301 	eor.w	r3, r3, #1
 800132e:	b2db      	uxtb	r3, r3
 8001330:	2b00      	cmp	r3, #0
 8001332:	d020      	beq.n	8001376 <GameTick+0x2b6>
 8001334:	7dfa      	ldrb	r2, [r7, #23]
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	440b      	add	r3, r1
 8001342:	3330      	adds	r3, #48	@ 0x30
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d115      	bne.n	8001376 <GameTick+0x2b6>
				g->shots[i].active = false;
 800134a:	7dfa      	ldrb	r2, [r7, #23]
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	4613      	mov	r3, r2
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	4413      	add	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	440b      	add	r3, r1
 8001358:	3324      	adds	r3, #36	@ 0x24
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
				g->shots[i].trackNumber = 0;
 800135e:	7dfa      	ldrb	r2, [r7, #23]
 8001360:	6879      	ldr	r1, [r7, #4]
 8001362:	4613      	mov	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	440b      	add	r3, r1
 800136c:	3334      	adds	r3, #52	@ 0x34
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
				shoot_updated = false;
 8001372:	2300      	movs	r3, #0
 8001374:	757b      	strb	r3, [r7, #21]
			}

			//Remove off-map shots
			if (g->shots[i].x > SCREEN_WIDTH) {
 8001376:	7dfa      	ldrb	r2, [r7, #23]
 8001378:	6879      	ldr	r1, [r7, #4]
 800137a:	4613      	mov	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4413      	add	r3, r2
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	3328      	adds	r3, #40	@ 0x28
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b80      	cmp	r3, #128	@ 0x80
 800138a:	dd16      	ble.n	80013ba <GameTick+0x2fa>
				g->shots[i].active = false;
 800138c:	7dfa      	ldrb	r2, [r7, #23]
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	4613      	mov	r3, r2
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	4413      	add	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	440b      	add	r3, r1
 800139a:	3324      	adds	r3, #36	@ 0x24
 800139c:	2200      	movs	r2, #0
 800139e:	701a      	strb	r2, [r3, #0]
				g->shots[i].trackNumber = 0;
 80013a0:	7dfa      	ldrb	r2, [r7, #23]
 80013a2:	6879      	ldr	r1, [r7, #4]
 80013a4:	4613      	mov	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4413      	add	r3, r2
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	440b      	add	r3, r1
 80013ae:	3334      	adds	r3, #52	@ 0x34
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
			}
			break;
 80013b4:	e001      	b.n	80013ba <GameTick+0x2fa>
			break;
 80013b6:	bf00      	nop
 80013b8:	e000      	b.n	80013bc <GameTick+0x2fc>
			break;
 80013ba:	bf00      	nop
	for (i = 0; i < NUMBER_SHOTS; ++i) {
 80013bc:	7dfb      	ldrb	r3, [r7, #23]
 80013be:	3301      	adds	r3, #1
 80013c0:	75fb      	strb	r3, [r7, #23]
 80013c2:	7dfb      	ldrb	r3, [r7, #23]
 80013c4:	2b18      	cmp	r3, #24
 80013c6:	f67f aeaa 	bls.w	800111e <GameTick+0x5e>

	}

	//Remove the markers on enemies whose shots have been used on others
	bool is_there_a_missile;
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 80013ca:	2300      	movs	r3, #0
 80013cc:	75fb      	strb	r3, [r7, #23]
 80013ce:	e035      	b.n	800143c <GameTick+0x37c>
		is_there_a_missile = false;
 80013d0:	2300      	movs	r3, #0
 80013d2:	73fb      	strb	r3, [r7, #15]

		for (j = 0; j < NUMBER_SHOTS; j++) {
 80013d4:	2300      	movs	r3, #0
 80013d6:	75bb      	strb	r3, [r7, #22]
 80013d8:	e019      	b.n	800140e <GameTick+0x34e>
			if (g->enemies[i].trackNumber == g->shots[j].trackNumber)
 80013da:	7dfa      	ldrb	r2, [r7, #23]
 80013dc:	6879      	ldr	r1, [r7, #4]
 80013de:	4613      	mov	r3, r2
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	4413      	add	r3, r2
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	440b      	add	r3, r1
 80013e8:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 80013ec:	6819      	ldr	r1, [r3, #0]
 80013ee:	7dba      	ldrb	r2, [r7, #22]
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	4613      	mov	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4403      	add	r3, r0
 80013fc:	3334      	adds	r3, #52	@ 0x34
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4299      	cmp	r1, r3
 8001402:	d101      	bne.n	8001408 <GameTick+0x348>
				is_there_a_missile = true;
 8001404:	2301      	movs	r3, #1
 8001406:	73fb      	strb	r3, [r7, #15]
		for (j = 0; j < NUMBER_SHOTS; j++) {
 8001408:	7dbb      	ldrb	r3, [r7, #22]
 800140a:	3301      	adds	r3, #1
 800140c:	75bb      	strb	r3, [r7, #22]
 800140e:	7dbb      	ldrb	r3, [r7, #22]
 8001410:	2b18      	cmp	r3, #24
 8001412:	d9e2      	bls.n	80013da <GameTick+0x31a>
		}

		if (!is_there_a_missile)
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	f083 0301 	eor.w	r3, r3, #1
 800141a:	b2db      	uxtb	r3, r3
 800141c:	2b00      	cmp	r3, #0
 800141e:	d00a      	beq.n	8001436 <GameTick+0x376>
			g->enemies[i].trackNumber = 0;
 8001420:	7dfa      	ldrb	r2, [r7, #23]
 8001422:	6879      	ldr	r1, [r7, #4]
 8001424:	4613      	mov	r3, r2
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	4413      	add	r3, r2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	440b      	add	r3, r1
 800142e:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 8001436:	7dfb      	ldrb	r3, [r7, #23]
 8001438:	3301      	adds	r3, #1
 800143a:	75fb      	strb	r3, [r7, #23]
 800143c:	7dfb      	ldrb	r3, [r7, #23]
 800143e:	2b09      	cmp	r3, #9
 8001440:	d9c6      	bls.n	80013d0 <GameTick+0x310>
	}

	// Updated enemies
	for (i = 0; i < NUMBER_ENEMIES; ++i) {
 8001442:	2300      	movs	r3, #0
 8001444:	75fb      	strb	r3, [r7, #23]
 8001446:	e29f      	b.n	8001988 <GameTick+0x8c8>

		if (g->enemies[i].active) {
 8001448:	7dfa      	ldrb	r2, [r7, #23]
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	4613      	mov	r3, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	4413      	add	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	440b      	add	r3, r1
 8001456:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	f000 8290 	beq.w	8001982 <GameTick+0x8c2>
			g->enemies[i].nextUpdate -= 1;
 8001462:	7dfa      	ldrb	r2, [r7, #23]
 8001464:	6879      	ldr	r1, [r7, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	4413      	add	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	440b      	add	r3, r1
 8001470:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	7dfa      	ldrb	r2, [r7, #23]
 8001478:	1e59      	subs	r1, r3, #1
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	4613      	mov	r3, r2
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	4413      	add	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4403      	add	r3, r0
 8001486:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 800148a:	6019      	str	r1, [r3, #0]
			if (g->enemies[i].nextUpdate <= 0) {
 800148c:	7dfa      	ldrb	r2, [r7, #23]
 800148e:	6879      	ldr	r1, [r7, #4]
 8001490:	4613      	mov	r3, r2
 8001492:	00db      	lsls	r3, r3, #3
 8001494:	4413      	add	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	440b      	add	r3, r1
 800149a:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	f300 826e 	bgt.w	8001982 <GameTick+0x8c2>
				if (g->enemies[i].active) {
 80014a6:	7dfa      	ldrb	r2, [r7, #23]
 80014a8:	6879      	ldr	r1, [r7, #4]
 80014aa:	4613      	mov	r3, r2
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	4413      	add	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	440b      	add	r3, r1
 80014b4:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	f000 8261 	beq.w	8001982 <GameTick+0x8c2>

					g->enemies[i].nextUpdate = g->enemies[i].updateDelay;
 80014c0:	7df9      	ldrb	r1, [r7, #23]
 80014c2:	7dfa      	ldrb	r2, [r7, #23]
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	460b      	mov	r3, r1
 80014c8:	00db      	lsls	r3, r3, #3
 80014ca:	440b      	add	r3, r1
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4403      	add	r3, r0
 80014d0:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80014d4:	6819      	ldr	r1, [r3, #0]
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	4613      	mov	r3, r2
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	4413      	add	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4403      	add	r3, r0
 80014e2:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 80014e6:	6019      	str	r1, [r3, #0]

					//Checking for collisions between opponents and the player
					if (Colliding(g->enemies[i].x, g->enemies[i].y, g->player.x,
 80014e8:	7dfa      	ldrb	r2, [r7, #23]
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	4613      	mov	r3, r2
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	4413      	add	r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	440b      	add	r3, r1
 80014f6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	7dfa      	ldrb	r2, [r7, #23]
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	4613      	mov	r3, r2
 8001502:	00db      	lsls	r3, r3, #3
 8001504:	4413      	add	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	440b      	add	r3, r1
 800150a:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800150e:	6819      	ldr	r1, [r3, #0]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f001 fd34 	bl	8002f84 <Colliding>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d15a      	bne.n	80015d8 <GameTick+0x518>
							g->player.y)
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 8001522:	7dfa      	ldrb	r2, [r7, #23]
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	4613      	mov	r3, r2
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	4413      	add	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	440b      	add	r3, r1
 8001530:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001534:	6818      	ldr	r0, [r3, #0]
 8001536:	7dfa      	ldrb	r2, [r7, #23]
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	4613      	mov	r3, r2
 800153c:	00db      	lsls	r3, r3, #3
 800153e:	4413      	add	r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	440b      	add	r3, r1
 8001544:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001548:	6819      	ldr	r1, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681a      	ldr	r2, [r3, #0]
									g->player.x, g->player.y + 5)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 8001552:	3305      	adds	r3, #5
 8001554:	f001 fd16 	bl	8002f84 <Colliding>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d13c      	bne.n	80015d8 <GameTick+0x518>
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 800155e:	7dfa      	ldrb	r2, [r7, #23]
 8001560:	6879      	ldr	r1, [r7, #4]
 8001562:	4613      	mov	r3, r2
 8001564:	00db      	lsls	r3, r3, #3
 8001566:	4413      	add	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	440b      	add	r3, r1
 800156c:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001570:	6818      	ldr	r0, [r3, #0]
 8001572:	7dfa      	ldrb	r2, [r7, #23]
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	4613      	mov	r3, r2
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001584:	6819      	ldr	r1, [r3, #0]
									g->player.x + 7, g->player.y)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 800158a:	1dda      	adds	r2, r3, #7
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f001 fcf8 	bl	8002f84 <Colliding>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d11e      	bne.n	80015d8 <GameTick+0x518>
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 800159a:	7dfa      	ldrb	r2, [r7, #23]
 800159c:	6879      	ldr	r1, [r7, #4]
 800159e:	4613      	mov	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	4413      	add	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	440b      	add	r3, r1
 80015a8:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80015ac:	6818      	ldr	r0, [r3, #0]
 80015ae:	7dfa      	ldrb	r2, [r7, #23]
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	4613      	mov	r3, r2
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	4413      	add	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	440b      	add	r3, r1
 80015bc:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80015c0:	6819      	ldr	r1, [r3, #0]
									g->player.x + 7, g->player.y + 5)) {
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 80015c6:	1dda      	adds	r2, r3, #7
									g->player.x + 7, g->player.y + 5)) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
							|| Colliding(g->enemies[i].x, g->enemies[i].y,
 80015cc:	3305      	adds	r3, #5
 80015ce:	f001 fcd9 	bl	8002f84 <Colliding>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d067      	beq.n	80016a8 <GameTick+0x5e8>
						g->player.lives -= 1;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	1e5a      	subs	r2, r3, #1
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	611a      	str	r2, [r3, #16]
						;
						g->enemies[i].active = false;
 80015e2:	7dfa      	ldrb	r2, [r7, #23]
 80015e4:	6879      	ldr	r1, [r7, #4]
 80015e6:	4613      	mov	r3, r2
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	4413      	add	r3, r2
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	440b      	add	r3, r1
 80015f0:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
						g->enemies[i].trackedByMissile = false;
 80015f8:	7dfa      	ldrb	r2, [r7, #23]
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	4613      	mov	r3, r2
 80015fe:	00db      	lsls	r3, r3, #3
 8001600:	4413      	add	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	440b      	add	r3, r1
 8001606:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]
						g->enemies[i].trackNumber = 0;
 800160e:	7dfa      	ldrb	r2, [r7, #23]
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	4613      	mov	r3, r2
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4413      	add	r3, r2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	440b      	add	r3, r1
 800161c:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
						GFX_DrowBitMap_P(g->enemies[i].x + 2, g->enemies[i].y,
 8001624:	7dfa      	ldrb	r2, [r7, #23]
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	4613      	mov	r3, r2
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	4413      	add	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	440b      	add	r3, r1
 8001632:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	1c98      	adds	r0, r3, #2
 800163a:	7dfa      	ldrb	r2, [r7, #23]
 800163c:	6879      	ldr	r1, [r7, #4]
 800163e:	4613      	mov	r3, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	4413      	add	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	440b      	add	r3, r1
 8001648:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800164c:	6819      	ldr	r1, [r3, #0]
 800164e:	2301      	movs	r3, #1
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	230a      	movs	r3, #10
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	230a      	movs	r3, #10
 8001658:	4aaf      	ldr	r2, [pc, #700]	@ (8001918 <GameTick+0x858>)
 800165a:	f7ff fb02 	bl	8000c62 <GFX_DrowBitMap_P>
								explosion_map, 10, 10, 1);
						GFX_DrowBitMap_P(g->player.x + 8, g->player.y - 2,
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f103 0008 	add.w	r0, r3, #8
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	1e99      	subs	r1, r3, #2
 800166c:	2301      	movs	r3, #1
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	2310      	movs	r3, #16
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	230a      	movs	r3, #10
 8001676:	4aa9      	ldr	r2, [pc, #676]	@ (800191c <GameTick+0x85c>)
 8001678:	f7ff faf3 	bl	8000c62 <GFX_DrowBitMap_P>
								player_shield_map, 10, 16, 1);
						GFX_DrowBitMap_P(g->player.x, g->player.y, player_map,
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6818      	ldr	r0, [r3, #0]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6859      	ldr	r1, [r3, #4]
 8001684:	2301      	movs	r3, #1
 8001686:	9301      	str	r3, [sp, #4]
 8001688:	230b      	movs	r3, #11
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	230b      	movs	r3, #11
 800168e:	4aa4      	ldr	r2, [pc, #656]	@ (8001920 <GameTick+0x860>)
 8001690:	f7ff fae7 	bl	8000c62 <GFX_DrowBitMap_P>
								11, 11, 1);

						//SSD1327_Display();
						if (g->player.lives <= 0) {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	2b00      	cmp	r3, #0
 800169a:	dc05      	bgt.n	80016a8 <GameTick+0x5e8>
							PlayDeadAnim();
 800169c:	f002 f8d8 	bl	8003850 <PlayDeadAnim>
							g->state = GS_Dead;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2202      	movs	r2, #2
 80016a4:	f883 2a94 	strb.w	r2, [r3, #2708]	@ 0xa94
						}
					}

					// Moving to the left and making special moves
					g->enemies[i].x -= 1;
 80016a8:	7dfa      	ldrb	r2, [r7, #23]
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	4613      	mov	r3, r2
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	4413      	add	r3, r2
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	440b      	add	r3, r1
 80016b6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	7dfa      	ldrb	r2, [r7, #23]
 80016be:	1e59      	subs	r1, r3, #1
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	4613      	mov	r3, r2
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	4413      	add	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4403      	add	r3, r0
 80016cc:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80016d0:	6019      	str	r1, [r3, #0]

					switch (g->enemies[i].type) {
 80016d2:	7dfa      	ldrb	r2, [r7, #23]
 80016d4:	6879      	ldr	r1, [r7, #4]
 80016d6:	4613      	mov	r3, r2
 80016d8:	00db      	lsls	r3, r3, #3
 80016da:	4413      	add	r3, r2
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	440b      	add	r3, r1
 80016e0:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d05d      	beq.n	80017a6 <GameTick+0x6e6>
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	f300 811b 	bgt.w	8001926 <GameTick+0x866>
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f000 810d 	beq.w	8001910 <GameTick+0x850>
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	f040 8115 	bne.w	8001926 <GameTick+0x866>
					case ET_Tracker:
						if (g->enemies[i].x < 70) {
 80016fc:	7dfa      	ldrb	r2, [r7, #23]
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	4613      	mov	r3, r2
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	4413      	add	r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	440b      	add	r3, r1
 800170a:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b45      	cmp	r3, #69	@ 0x45
 8001712:	f300 80ff 	bgt.w	8001914 <GameTick+0x854>
							if (g->player.y > g->enemies[i].y)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6859      	ldr	r1, [r3, #4]
 800171a:	7dfa      	ldrb	r2, [r7, #23]
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	4613      	mov	r3, r2
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	4413      	add	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4403      	add	r3, r0
 8001728:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4299      	cmp	r1, r3
 8001730:	dd14      	ble.n	800175c <GameTick+0x69c>
								g->enemies[i].y += 1;
 8001732:	7dfa      	ldrb	r2, [r7, #23]
 8001734:	6879      	ldr	r1, [r7, #4]
 8001736:	4613      	mov	r3, r2
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	4413      	add	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	440b      	add	r3, r1
 8001740:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	7dfa      	ldrb	r2, [r7, #23]
 8001748:	1c59      	adds	r1, r3, #1
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	4613      	mov	r3, r2
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	4413      	add	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4403      	add	r3, r0
 8001756:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800175a:	6019      	str	r1, [r3, #0]
							if (g->player.y < g->enemies[i].y)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6859      	ldr	r1, [r3, #4]
 8001760:	7dfa      	ldrb	r2, [r7, #23]
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	4613      	mov	r3, r2
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	4413      	add	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4403      	add	r3, r0
 800176e:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4299      	cmp	r1, r3
 8001776:	f280 80cd 	bge.w	8001914 <GameTick+0x854>
								g->enemies[i].y -= 1;
 800177a:	7dfa      	ldrb	r2, [r7, #23]
 800177c:	6879      	ldr	r1, [r7, #4]
 800177e:	4613      	mov	r3, r2
 8001780:	00db      	lsls	r3, r3, #3
 8001782:	4413      	add	r3, r2
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	440b      	add	r3, r1
 8001788:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	7dfa      	ldrb	r2, [r7, #23]
 8001790:	1e59      	subs	r1, r3, #1
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	4613      	mov	r3, r2
 8001796:	00db      	lsls	r3, r3, #3
 8001798:	4413      	add	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4403      	add	r3, r0
 800179e:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80017a2:	6019      	str	r1, [r3, #0]
						}
						break;
 80017a4:	e0b6      	b.n	8001914 <GameTick+0x854>
					case ET_Diver:
						break;
					case ET_Bobber:
						if ((g->enemies[i].x % 4 == 0)
 80017a6:	7dfa      	ldrb	r2, [r7, #23]
 80017a8:	6879      	ldr	r1, [r7, #4]
 80017aa:	4613      	mov	r3, r2
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	4413      	add	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	440b      	add	r3, r1
 80017b4:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d122      	bne.n	8001808 <GameTick+0x748>
								&& (g->enemies[i].x % 8 == 0))
 80017c2:	7dfa      	ldrb	r2, [r7, #23]
 80017c4:	6879      	ldr	r1, [r7, #4]
 80017c6:	4613      	mov	r3, r2
 80017c8:	00db      	lsls	r3, r3, #3
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	440b      	add	r3, r1
 80017d0:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d114      	bne.n	8001808 <GameTick+0x748>
							g->enemies[i].y += 4;
 80017de:	7dfa      	ldrb	r2, [r7, #23]
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	4613      	mov	r3, r2
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	4413      	add	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	440b      	add	r3, r1
 80017ec:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	7dfa      	ldrb	r2, [r7, #23]
 80017f4:	1d19      	adds	r1, r3, #4
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	4613      	mov	r3, r2
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	4413      	add	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4403      	add	r3, r0
 8001802:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001806:	6019      	str	r1, [r3, #0]
						if ((g->enemies[i].x % 4 == 0)
 8001808:	7dfa      	ldrb	r2, [r7, #23]
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	4613      	mov	r3, r2
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4413      	add	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	440b      	add	r3, r1
 8001816:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	2b00      	cmp	r3, #0
 8001822:	d122      	bne.n	800186a <GameTick+0x7aa>
								&& !(g->enemies[i].x % 8 == 0))
 8001824:	7dfa      	ldrb	r2, [r7, #23]
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	4613      	mov	r3, r2
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	4413      	add	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	440b      	add	r3, r1
 8001832:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0307 	and.w	r3, r3, #7
 800183c:	2b00      	cmp	r3, #0
 800183e:	d014      	beq.n	800186a <GameTick+0x7aa>
							g->enemies[i].y -= 4;
 8001840:	7dfa      	ldrb	r2, [r7, #23]
 8001842:	6879      	ldr	r1, [r7, #4]
 8001844:	4613      	mov	r3, r2
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	7dfa      	ldrb	r2, [r7, #23]
 8001856:	1f19      	subs	r1, r3, #4
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	4613      	mov	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	4413      	add	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4403      	add	r3, r0
 8001864:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001868:	6019      	str	r1, [r3, #0]
						if (g->enemies[i].x < 70) {
 800186a:	7dfa      	ldrb	r2, [r7, #23]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	4413      	add	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b45      	cmp	r3, #69	@ 0x45
 8001880:	dc50      	bgt.n	8001924 <GameTick+0x864>
							if (g->player.y > g->enemies[i].y)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6859      	ldr	r1, [r3, #4]
 8001886:	7dfa      	ldrb	r2, [r7, #23]
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	4613      	mov	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	4413      	add	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4403      	add	r3, r0
 8001894:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4299      	cmp	r1, r3
 800189c:	dd14      	ble.n	80018c8 <GameTick+0x808>
								g->enemies[i].y += 1;
 800189e:	7dfa      	ldrb	r2, [r7, #23]
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	4613      	mov	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4413      	add	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	440b      	add	r3, r1
 80018ac:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	7dfa      	ldrb	r2, [r7, #23]
 80018b4:	1c59      	adds	r1, r3, #1
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	4613      	mov	r3, r2
 80018ba:	00db      	lsls	r3, r3, #3
 80018bc:	4413      	add	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4403      	add	r3, r0
 80018c2:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80018c6:	6019      	str	r1, [r3, #0]
							if (g->player.y < g->enemies[i].y)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6859      	ldr	r1, [r3, #4]
 80018cc:	7dfa      	ldrb	r2, [r7, #23]
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	4613      	mov	r3, r2
 80018d2:	00db      	lsls	r3, r3, #3
 80018d4:	4413      	add	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	4403      	add	r3, r0
 80018da:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4299      	cmp	r1, r3
 80018e2:	da1f      	bge.n	8001924 <GameTick+0x864>
								g->enemies[i].y -= 1;
 80018e4:	7dfa      	ldrb	r2, [r7, #23]
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	4613      	mov	r3, r2
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	4413      	add	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	440b      	add	r3, r1
 80018f2:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	7dfa      	ldrb	r2, [r7, #23]
 80018fa:	1e59      	subs	r1, r3, #1
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	4613      	mov	r3, r2
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	4413      	add	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4403      	add	r3, r0
 8001908:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800190c:	6019      	str	r1, [r3, #0]
						}
						break;
 800190e:	e009      	b.n	8001924 <GameTick+0x864>
						break;
 8001910:	bf00      	nop
 8001912:	e008      	b.n	8001926 <GameTick+0x866>
						break;
 8001914:	bf00      	nop
 8001916:	e006      	b.n	8001926 <GameTick+0x866>
 8001918:	0800a6c8 	.word	0x0800a6c8
 800191c:	0800a690 	.word	0x0800a690
 8001920:	0800a658 	.word	0x0800a658
						break;
 8001924:	bf00      	nop
					}

					// If off-screen, deactivation
					if (g->enemies[i].x < -4) {
 8001926:	7dfa      	ldrb	r2, [r7, #23]
 8001928:	6879      	ldr	r1, [r7, #4]
 800192a:	4613      	mov	r3, r2
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4413      	add	r3, r2
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	440b      	add	r3, r1
 8001934:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f113 0f04 	cmn.w	r3, #4
 800193e:	da20      	bge.n	8001982 <GameTick+0x8c2>
						g->enemies[i].active = false;
 8001940:	7dfa      	ldrb	r2, [r7, #23]
 8001942:	6879      	ldr	r1, [r7, #4]
 8001944:	4613      	mov	r3, r2
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	4413      	add	r3, r2
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	440b      	add	r3, r1
 800194e:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8001952:	2200      	movs	r2, #0
 8001954:	701a      	strb	r2, [r3, #0]
						g->enemies[i].trackedByMissile = false;
 8001956:	7dfa      	ldrb	r2, [r7, #23]
 8001958:	6879      	ldr	r1, [r7, #4]
 800195a:	4613      	mov	r3, r2
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	4413      	add	r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	440b      	add	r3, r1
 8001964:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
						g->enemies[i].trackNumber = 0;
 800196c:	7dfa      	ldrb	r2, [r7, #23]
 800196e:	6879      	ldr	r1, [r7, #4]
 8001970:	4613      	mov	r3, r2
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	4413      	add	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	440b      	add	r3, r1
 800197a:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
	for (i = 0; i < NUMBER_ENEMIES; ++i) {
 8001982:	7dfb      	ldrb	r3, [r7, #23]
 8001984:	3301      	adds	r3, #1
 8001986:	75fb      	strb	r3, [r7, #23]
 8001988:	7dfb      	ldrb	r3, [r7, #23]
 800198a:	2b09      	cmp	r3, #9
 800198c:	f67f ad5c 	bls.w	8001448 <GameTick+0x388>
			}
		}
	}

	//------------- Boss service ---------------
	if (g->boss.active) {
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f893 3a24 	ldrb.w	r3, [r3, #2596]	@ 0xa24
 8001996:	2b00      	cmp	r3, #0
 8001998:	f000 8249 	beq.w	8001e2e <GameTick+0xd6e>
		g->boss.nextUpdate -= 1;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f8d3 3a30 	ldr.w	r3, [r3, #2608]	@ 0xa30
 80019a2:	1e5a      	subs	r2, r3, #1
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f8c3 2a30 	str.w	r2, [r3, #2608]	@ 0xa30

		//Boss position
		if (g->boss.nextUpdate <= 0) {
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f8d3 3a30 	ldr.w	r3, [r3, #2608]	@ 0xa30
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	dc43      	bgt.n	8001a3c <GameTick+0x97c>
			g->boss.nextUpdate = g->boss.updateDelay;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f8d3 2a34 	ldr.w	r2, [r3, #2612]	@ 0xa34
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f8c3 2a30 	str.w	r2, [r3, #2608]	@ 0xa30

			y += dy;
 80019c0:	4b4c      	ldr	r3, [pc, #304]	@ (8001af4 <GameTick+0xa34>)
 80019c2:	781a      	ldrb	r2, [r3, #0]
 80019c4:	4b4c      	ldr	r3, [pc, #304]	@ (8001af8 <GameTick+0xa38>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	4413      	add	r3, r2
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	4b49      	ldr	r3, [pc, #292]	@ (8001af4 <GameTick+0xa34>)
 80019ce:	701a      	strb	r2, [r3, #0]
			if (y < 1 || y > (SCREEN_HEIGHT - 24))
 80019d0:	4b48      	ldr	r3, [pc, #288]	@ (8001af4 <GameTick+0xa34>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d003      	beq.n	80019e0 <GameTick+0x920>
 80019d8:	4b46      	ldr	r3, [pc, #280]	@ (8001af4 <GameTick+0xa34>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b68      	cmp	r3, #104	@ 0x68
 80019de:	d905      	bls.n	80019ec <GameTick+0x92c>
				dy = -dy;
 80019e0:	4b45      	ldr	r3, [pc, #276]	@ (8001af8 <GameTick+0xa38>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	425b      	negs	r3, r3
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	4b43      	ldr	r3, [pc, #268]	@ (8001af8 <GameTick+0xa38>)
 80019ea:	701a      	strb	r2, [r3, #0]

			g->boss.y = y;
 80019ec:	4b41      	ldr	r3, [pc, #260]	@ (8001af4 <GameTick+0xa34>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f8c3 2a2c 	str.w	r2, [r3, #2604]	@ 0xa2c

			if (g->boss.y < 10)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f8d3 3a2c 	ldr.w	r3, [r3, #2604]	@ 0xa2c
 80019fe:	2b09      	cmp	r3, #9
 8001a00:	dc03      	bgt.n	8001a0a <GameTick+0x94a>
				g->boss.y = 10;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	220a      	movs	r2, #10
 8001a06:	f8c3 2a2c 	str.w	r2, [r3, #2604]	@ 0xa2c
			if (g->boss.y > (SCREEN_HEIGHT - 24))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f8d3 3a2c 	ldr.w	r3, [r3, #2604]	@ 0xa2c
 8001a10:	2b68      	cmp	r3, #104	@ 0x68
 8001a12:	dd03      	ble.n	8001a1c <GameTick+0x95c>
				g->boss.y = (SCREEN_HEIGHT - 24);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2268      	movs	r2, #104	@ 0x68
 8001a18:	f8c3 2a2c 	str.w	r2, [r3, #2604]	@ 0xa2c

			g->boss.x -= 1;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f8d3 3a28 	ldr.w	r3, [r3, #2600]	@ 0xa28
 8001a22:	1e5a      	subs	r2, r3, #1
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f8c3 2a28 	str.w	r2, [r3, #2600]	@ 0xa28
			if (g->boss.x < 100)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f8d3 3a28 	ldr.w	r3, [r3, #2600]	@ 0xa28
 8001a30:	2b63      	cmp	r3, #99	@ 0x63
 8001a32:	dc03      	bgt.n	8001a3c <GameTick+0x97c>
				g->boss.x = 100;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2264      	movs	r2, #100	@ 0x64
 8001a38:	f8c3 2a28 	str.w	r2, [r3, #2600]	@ 0xa28
		}

		//Frequency of boss shots
		if ((rand() % 100) < (g->boss.level * 5))
 8001a3c:	f006 fc1a 	bl	8008274 <rand>
 8001a40:	4602      	mov	r2, r0
 8001a42:	4b2e      	ldr	r3, [pc, #184]	@ (8001afc <GameTick+0xa3c>)
 8001a44:	fb83 1302 	smull	r1, r3, r3, r2
 8001a48:	1159      	asrs	r1, r3, #5
 8001a4a:	17d3      	asrs	r3, r2, #31
 8001a4c:	1acb      	subs	r3, r1, r3
 8001a4e:	2164      	movs	r1, #100	@ 0x64
 8001a50:	fb01 f303 	mul.w	r3, r1, r3
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	f8d2 1a3c 	ldr.w	r1, [r2, #2620]	@ 0xa3c
 8001a5c:	460a      	mov	r2, r1
 8001a5e:	0092      	lsls	r2, r2, #2
 8001a60:	440a      	add	r2, r1
 8001a62:	4293      	cmp	r3, r2
 8001a64:	da02      	bge.n	8001a6c <GameTick+0x9ac>
			GameShotBoss(g);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f001 fa44 	bl	8002ef4 <GameShotBoss>


		for (i = 0; i < NUMBER_BOSS_SHOTS; ++i) {
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	75fb      	strb	r3, [r7, #23]
 8001a70:	e03a      	b.n	8001ae8 <GameTick+0xa28>
			if (g->bossShots[i].active)
 8001a72:	7dfa      	ldrb	r2, [r7, #23]
 8001a74:	6879      	ldr	r1, [r7, #4]
 8001a76:	4613      	mov	r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	4413      	add	r3, r2
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	440b      	add	r3, r1
 8001a80:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d013      	beq.n	8001ab2 <GameTick+0x9f2>
				g->bossShots[i].x--;
 8001a8a:	7dfa      	ldrb	r2, [r7, #23]
 8001a8c:	6879      	ldr	r1, [r7, #4]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	440b      	add	r3, r1
 8001a98:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	1e59      	subs	r1, r3, #1
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4413      	add	r3, r2
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	4403      	add	r3, r0
 8001aac:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001ab0:	6019      	str	r1, [r3, #0]
			if (g->bossShots[i].x < -4)
 8001ab2:	7dfa      	ldrb	r2, [r7, #23]
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	440b      	add	r3, r1
 8001ac0:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f113 0f04 	cmn.w	r3, #4
 8001aca:	da0a      	bge.n	8001ae2 <GameTick+0xa22>
				g->bossShots[i].active = false;
 8001acc:	7dfa      	ldrb	r2, [r7, #23]
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	4413      	add	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	440b      	add	r3, r1
 8001ada:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001ade:	2200      	movs	r2, #0
 8001ae0:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < NUMBER_BOSS_SHOTS; ++i) {
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	75fb      	strb	r3, [r7, #23]
 8001ae8:	7dfb      	ldrb	r3, [r7, #23]
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	d9c1      	bls.n	8001a72 <GameTick+0x9b2>
		}

		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8001aee:	2300      	movs	r3, #0
 8001af0:	75fb      	strb	r3, [r7, #23]
 8001af2:	e0df      	b.n	8001cb4 <GameTick+0xbf4>
 8001af4:	20000b30 	.word	0x20000b30
 8001af8:	20000000 	.word	0x20000000
 8001afc:	51eb851f 	.word	0x51eb851f
			if (g->bossShots[i].active) {
 8001b00:	7dfa      	ldrb	r2, [r7, #23]
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	4613      	mov	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f000 80ca 	beq.w	8001cae <GameTick+0xbee>
				if (Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001b1a:	7dfa      	ldrb	r2, [r7, #23]
 8001b1c:	6879      	ldr	r1, [r7, #4]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4413      	add	r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	440b      	add	r3, r1
 8001b28:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001b2c:	6818      	ldr	r0, [r3, #0]
 8001b2e:	7dfa      	ldrb	r2, [r7, #23]
 8001b30:	6879      	ldr	r1, [r7, #4]
 8001b32:	4613      	mov	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	4413      	add	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001b40:	6819      	ldr	r1, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f001 fa1b 	bl	8002f84 <Colliding>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d15a      	bne.n	8001c0a <GameTick+0xb4a>
						g->player.x, g->player.y)
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001b54:	7dfa      	ldrb	r2, [r7, #23]
 8001b56:	6879      	ldr	r1, [r7, #4]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	440b      	add	r3, r1
 8001b62:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001b66:	6818      	ldr	r0, [r3, #0]
 8001b68:	7dfa      	ldrb	r2, [r7, #23]
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	440b      	add	r3, r1
 8001b76:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001b7a:	6819      	ldr	r1, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681a      	ldr	r2, [r3, #0]
								g->player.x, g->player.y + 5)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001b84:	3305      	adds	r3, #5
 8001b86:	f001 f9fd 	bl	8002f84 <Colliding>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d13c      	bne.n	8001c0a <GameTick+0xb4a>
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001b90:	7dfa      	ldrb	r2, [r7, #23]
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001ba2:	6818      	ldr	r0, [r3, #0]
 8001ba4:	7dfa      	ldrb	r2, [r7, #23]
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001bb6:	6819      	ldr	r1, [r3, #0]
								g->player.x + 7, g->player.y)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001bbc:	1dda      	adds	r2, r3, #7
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f001 f9df 	bl	8002f84 <Colliding>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d11e      	bne.n	8001c0a <GameTick+0xb4a>
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001bcc:	7dfa      	ldrb	r2, [r7, #23]
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	4413      	add	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001bde:	6818      	ldr	r0, [r3, #0]
 8001be0:	7dfa      	ldrb	r2, [r7, #23]
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	4613      	mov	r3, r2
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	440b      	add	r3, r1
 8001bee:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001bf2:	6819      	ldr	r1, [r3, #0]
								g->player.x + 7, g->player.y + 5)) {
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001bf8:	1dda      	adds	r2, r3, #7
								g->player.x + 7, g->player.y + 5)) {
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
						|| Colliding(g->bossShots[i].x, g->bossShots[i].y,
 8001bfe:	3305      	adds	r3, #5
 8001c00:	f001 f9c0 	bl	8002f84 <Colliding>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d051      	beq.n	8001cae <GameTick+0xbee>
					g->player.lives -= 1;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	691b      	ldr	r3, [r3, #16]
 8001c0e:	1e5a      	subs	r2, r3, #1
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	611a      	str	r2, [r3, #16]
					;
					g->bossShots[i].active = false;
 8001c14:	7dfa      	ldrb	r2, [r7, #23]
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
					GFX_DrowBitMap_P(g->bossShots[i].x + 2, g->bossShots[i].y,
 8001c2a:	7dfa      	ldrb	r2, [r7, #23]
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	440b      	add	r3, r1
 8001c38:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	1c98      	adds	r0, r3, #2
 8001c40:	7dfa      	ldrb	r2, [r7, #23]
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	4613      	mov	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	4413      	add	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001c52:	6819      	ldr	r1, [r3, #0]
 8001c54:	2301      	movs	r3, #1
 8001c56:	9301      	str	r3, [sp, #4]
 8001c58:	230a      	movs	r3, #10
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	230a      	movs	r3, #10
 8001c5e:	4a9c      	ldr	r2, [pc, #624]	@ (8001ed0 <GameTick+0xe10>)
 8001c60:	f7fe ffff 	bl	8000c62 <GFX_DrowBitMap_P>
							explosion_map, 10, 10, 1);
					GFX_DrowBitMap_P(g->player.x + 8, g->player.y - 2,
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f103 0008 	add.w	r0, r3, #8
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	1e99      	subs	r1, r3, #2
 8001c72:	2301      	movs	r3, #1
 8001c74:	9301      	str	r3, [sp, #4]
 8001c76:	2310      	movs	r3, #16
 8001c78:	9300      	str	r3, [sp, #0]
 8001c7a:	230a      	movs	r3, #10
 8001c7c:	4a95      	ldr	r2, [pc, #596]	@ (8001ed4 <GameTick+0xe14>)
 8001c7e:	f7fe fff0 	bl	8000c62 <GFX_DrowBitMap_P>
							player_shield_map, 10, 16, 1);
					GFX_DrowBitMap_P(g->player.x, g->player.y, player_map, 11,
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6818      	ldr	r0, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6859      	ldr	r1, [r3, #4]
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	9301      	str	r3, [sp, #4]
 8001c8e:	230b      	movs	r3, #11
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	230b      	movs	r3, #11
 8001c94:	4a90      	ldr	r2, [pc, #576]	@ (8001ed8 <GameTick+0xe18>)
 8001c96:	f7fe ffe4 	bl	8000c62 <GFX_DrowBitMap_P>
							11, 1);

					//SSD1327_Display();
					if (g->player.lives <= 0) {
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	dc05      	bgt.n	8001cae <GameTick+0xbee>
						PlayDeadAnim();
 8001ca2:	f001 fdd5 	bl	8003850 <PlayDeadAnim>
						g->state = GS_Dead;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2202      	movs	r2, #2
 8001caa:	f883 2a94 	strb.w	r2, [r3, #2708]	@ 0xa94
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8001cae:	7dfb      	ldrb	r3, [r7, #23]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	75fb      	strb	r3, [r7, #23]
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	f67f af22 	bls.w	8001b00 <GameTick+0xa40>
				}
			}
		}

		// Player's shots to the boss
		for (i = 0; i < NUMBER_SHOTS; i++) {
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	75fb      	strb	r3, [r7, #23]
 8001cc0:	e0b1      	b.n	8001e26 <GameTick+0xd66>
			if (g->shots[i].active) {
 8001cc2:	7dfa      	ldrb	r2, [r7, #23]
 8001cc4:	6879      	ldr	r1, [r7, #4]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	440b      	add	r3, r1
 8001cd0:	3324      	adds	r3, #36	@ 0x24
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f000 80a3 	beq.w	8001e20 <GameTick+0xd60>
				if (Colliding(g->boss.x, g->boss.y, g->shots[i].x,
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f8d3 0a28 	ldr.w	r0, [r3, #2600]	@ 0xa28
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f8d3 4a2c 	ldr.w	r4, [r3, #2604]	@ 0xa2c
 8001ce6:	7dfa      	ldrb	r2, [r7, #23]
 8001ce8:	6879      	ldr	r1, [r7, #4]
 8001cea:	4613      	mov	r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	440b      	add	r3, r1
 8001cf4:	3328      	adds	r3, #40	@ 0x28
 8001cf6:	681d      	ldr	r5, [r3, #0]
 8001cf8:	7dfa      	ldrb	r2, [r7, #23]
 8001cfa:	6879      	ldr	r1, [r7, #4]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	440b      	add	r3, r1
 8001d06:	332c      	adds	r3, #44	@ 0x2c
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	462a      	mov	r2, r5
 8001d0c:	4621      	mov	r1, r4
 8001d0e:	f001 f939 	bl	8002f84 <Colliding>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d140      	bne.n	8001d9a <GameTick+0xcda>
						g->shots[i].y)
						|| Colliding(g->boss.x, g->boss.y + 6, g->shots[i].x,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f8d3 0a28 	ldr.w	r0, [r3, #2600]	@ 0xa28
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f8d3 3a2c 	ldr.w	r3, [r3, #2604]	@ 0xa2c
 8001d24:	1d9c      	adds	r4, r3, #6
 8001d26:	7dfa      	ldrb	r2, [r7, #23]
 8001d28:	6879      	ldr	r1, [r7, #4]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4413      	add	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	440b      	add	r3, r1
 8001d34:	3328      	adds	r3, #40	@ 0x28
 8001d36:	681d      	ldr	r5, [r3, #0]
 8001d38:	7dfa      	ldrb	r2, [r7, #23]
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	440b      	add	r3, r1
 8001d46:	332c      	adds	r3, #44	@ 0x2c
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	462a      	mov	r2, r5
 8001d4c:	4621      	mov	r1, r4
 8001d4e:	f001 f919 	bl	8002f84 <Colliding>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d120      	bne.n	8001d9a <GameTick+0xcda>
								g->shots[i].y)
						|| Colliding(g->boss.x, g->boss.y + 12, g->shots[i].x,
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f8d3 0a28 	ldr.w	r0, [r3, #2600]	@ 0xa28
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f8d3 3a2c 	ldr.w	r3, [r3, #2604]	@ 0xa2c
 8001d64:	f103 040c 	add.w	r4, r3, #12
 8001d68:	7dfa      	ldrb	r2, [r7, #23]
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	3328      	adds	r3, #40	@ 0x28
 8001d78:	681d      	ldr	r5, [r3, #0]
 8001d7a:	7dfa      	ldrb	r2, [r7, #23]
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	440b      	add	r3, r1
 8001d88:	332c      	adds	r3, #44	@ 0x2c
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	462a      	mov	r2, r5
 8001d8e:	4621      	mov	r1, r4
 8001d90:	f001 f8f8 	bl	8002f84 <Colliding>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d042      	beq.n	8001e20 <GameTick+0xd60>
								g->shots[i].y)) {
					g->boss.lives -= 1;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f8d3 3a38 	ldr.w	r3, [r3, #2616]	@ 0xa38
 8001da0:	1e5a      	subs	r2, r3, #1
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f8c3 2a38 	str.w	r2, [r3, #2616]	@ 0xa38
					g->shots[i].active = false;
 8001da8:	7dfa      	ldrb	r2, [r7, #23]
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	3324      	adds	r3, #36	@ 0x24
 8001db8:	2200      	movs	r2, #0
 8001dba:	701a      	strb	r2, [r3, #0]
					g->shots[i].trackNumber = 0;
 8001dbc:	7dfa      	ldrb	r2, [r7, #23]
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	440b      	add	r3, r1
 8001dca:	3334      	adds	r3, #52	@ 0x34
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
					GFX_DrowBitMap_P(g->shots[i].x, g->shots[i].y,
 8001dd0:	7dfa      	ldrb	r2, [r7, #23]
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	4413      	add	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	440b      	add	r3, r1
 8001dde:	3328      	adds	r3, #40	@ 0x28
 8001de0:	6818      	ldr	r0, [r3, #0]
 8001de2:	7dfa      	ldrb	r2, [r7, #23]
 8001de4:	6879      	ldr	r1, [r7, #4]
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	440b      	add	r3, r1
 8001df0:	332c      	adds	r3, #44	@ 0x2c
 8001df2:	6819      	ldr	r1, [r3, #0]
 8001df4:	2301      	movs	r3, #1
 8001df6:	9301      	str	r3, [sp, #4]
 8001df8:	230a      	movs	r3, #10
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	230a      	movs	r3, #10
 8001dfe:	4a34      	ldr	r2, [pc, #208]	@ (8001ed0 <GameTick+0xe10>)
 8001e00:	f7fe ff2f 	bl	8000c62 <GFX_DrowBitMap_P>
							explosion_map, 10, 10, 1);

					if (g->boss.lives <= 0) {
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f8d3 3a38 	ldr.w	r3, [r3, #2616]	@ 0xa38
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	dc08      	bgt.n	8001e20 <GameTick+0xd60>
						g->boss.active = false;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2a24 	strb.w	r2, [r3, #2596]	@ 0xa24
						g->boss.lives = 0;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f8c3 2a38 	str.w	r2, [r3, #2616]	@ 0xa38
						break;
 8001e1e:	e006      	b.n	8001e2e <GameTick+0xd6e>
		for (i = 0; i < NUMBER_SHOTS; i++) {
 8001e20:	7dfb      	ldrb	r3, [r7, #23]
 8001e22:	3301      	adds	r3, #1
 8001e24:	75fb      	strb	r3, [r7, #23]
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	2b18      	cmp	r3, #24
 8001e2a:	f67f af4a 	bls.w	8001cc2 <GameTick+0xc02>
			}
		}
	}

	//Painting over and deactivating shots left over from the boss
	if (!g->boss.active) {
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f893 3a24 	ldrb.w	r3, [r3, #2596]	@ 0xa24
 8001e34:	f083 0301 	eor.w	r3, r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d03b      	beq.n	8001eb6 <GameTick+0xdf6>
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8001e3e:	2300      	movs	r3, #0
 8001e40:	75fb      	strb	r3, [r7, #23]
 8001e42:	e035      	b.n	8001eb0 <GameTick+0xdf0>
			if (g->bossShots[i].active) {
 8001e44:	7dfa      	ldrb	r2, [r7, #23]
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	440b      	add	r3, r1
 8001e52:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d026      	beq.n	8001eaa <GameTick+0xdea>
				g->bossShots[i].active = false;
 8001e5c:	7dfa      	ldrb	r2, [r7, #23]
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001e6e:	2200      	movs	r2, #0
 8001e70:	701a      	strb	r2, [r3, #0]
				GFX_DrowBitMap_P(g->bossShots[i].x, g->bossShots[i].y,
 8001e72:	7dfa      	ldrb	r2, [r7, #23]
 8001e74:	6879      	ldr	r1, [r7, #4]
 8001e76:	4613      	mov	r3, r2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	4413      	add	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	440b      	add	r3, r1
 8001e80:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8001e84:	6818      	ldr	r0, [r3, #0]
 8001e86:	7dfa      	ldrb	r2, [r7, #23]
 8001e88:	6879      	ldr	r1, [r7, #4]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	440b      	add	r3, r1
 8001e94:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8001e98:	6819      	ldr	r1, [r3, #0]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	9301      	str	r3, [sp, #4]
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	2304      	movs	r3, #4
 8001ea4:	4a0d      	ldr	r2, [pc, #52]	@ (8001edc <GameTick+0xe1c>)
 8001ea6:	f7fe fedc 	bl	8000c62 <GFX_DrowBitMap_P>
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8001eaa:	7dfb      	ldrb	r3, [r7, #23]
 8001eac:	3301      	adds	r3, #1
 8001eae:	75fb      	strb	r3, [r7, #23]
 8001eb0:	7dfb      	ldrb	r3, [r7, #23]
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	d9c6      	bls.n	8001e44 <GameTick+0xd84>
			}
		}
	}
	//-------------------------------------------

	if (in->btn1State == GPIO_PIN_SET)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	791b      	ldrb	r3, [r3, #4]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d102      	bne.n	8001ec4 <GameTick+0xe04>
		GameShot(g);//shot();
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 fef2 	bl	8002ca8 <GameShot>

	// Checking the collision of a player's shots with opponents. Adding Bonuses
	for (i = 0; i < NUMBER_SHOTS; ++i) {
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	75fb      	strb	r3, [r7, #23]
 8001ec8:	e0ce      	b.n	8002068 <GameTick+0xfa8>
		for (j = 0; j < NUMBER_ENEMIES; ++j) {
 8001eca:	2300      	movs	r3, #0
 8001ecc:	75bb      	strb	r3, [r7, #22]
 8001ece:	e0c4      	b.n	800205a <GameTick+0xf9a>
 8001ed0:	0800a6c8 	.word	0x0800a6c8
 8001ed4:	0800a690 	.word	0x0800a690
 8001ed8:	0800a658 	.word	0x0800a658
 8001edc:	0800a654 	.word	0x0800a654
			if (g->shots[i].active && g->enemies[j].active) {
 8001ee0:	7dfa      	ldrb	r2, [r7, #23]
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	3324      	adds	r3, #36	@ 0x24
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 80ae 	beq.w	8002054 <GameTick+0xf94>
 8001ef8:	7dba      	ldrb	r2, [r7, #22]
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	4613      	mov	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4413      	add	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	440b      	add	r3, r1
 8001f06:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 80a1 	beq.w	8002054 <GameTick+0xf94>
				if (Colliding(g->enemies[j].x, g->enemies[j].y, g->shots[i].x,
 8001f12:	7dba      	ldrb	r2, [r7, #22]
 8001f14:	6879      	ldr	r1, [r7, #4]
 8001f16:	4613      	mov	r3, r2
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	4413      	add	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001f24:	6818      	ldr	r0, [r3, #0]
 8001f26:	7dba      	ldrb	r2, [r7, #22]
 8001f28:	6879      	ldr	r1, [r7, #4]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	4413      	add	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	440b      	add	r3, r1
 8001f34:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001f38:	681c      	ldr	r4, [r3, #0]
 8001f3a:	7dfa      	ldrb	r2, [r7, #23]
 8001f3c:	6879      	ldr	r1, [r7, #4]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4413      	add	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	440b      	add	r3, r1
 8001f48:	3328      	adds	r3, #40	@ 0x28
 8001f4a:	681d      	ldr	r5, [r3, #0]
 8001f4c:	7dfa      	ldrb	r2, [r7, #23]
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	4613      	mov	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4413      	add	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	440b      	add	r3, r1
 8001f5a:	332c      	adds	r3, #44	@ 0x2c
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	462a      	mov	r2, r5
 8001f60:	4621      	mov	r1, r4
 8001f62:	f001 f80f 	bl	8002f84 <Colliding>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d073      	beq.n	8002054 <GameTick+0xf94>
						g->shots[i].y)) {
					g->enemies[j].active = false;
 8001f6c:	7dba      	ldrb	r2, [r7, #22]
 8001f6e:	6879      	ldr	r1, [r7, #4]
 8001f70:	4613      	mov	r3, r2
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	4413      	add	r3, r2
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	440b      	add	r3, r1
 8001f7a:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8001f7e:	2200      	movs	r2, #0
 8001f80:	701a      	strb	r2, [r3, #0]
					g->enemies[j].trackedByMissile = false;
 8001f82:	7dba      	ldrb	r2, [r7, #22]
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8001f94:	2200      	movs	r2, #0
 8001f96:	701a      	strb	r2, [r3, #0]
					g->enemies[j].trackNumber = 0;
 8001f98:	7dba      	ldrb	r2, [r7, #22]
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	4413      	add	r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
					g->shots[i].active = false;
 8001fae:	7dfa      	ldrb	r2, [r7, #23]
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	440b      	add	r3, r1
 8001fbc:	3324      	adds	r3, #36	@ 0x24
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	701a      	strb	r2, [r3, #0]
					g->player.score += 1;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	1c5a      	adds	r2, r3, #1
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	609a      	str	r2, [r3, #8]
					GFX_DrowBitMap_P(g->enemies[j].x, g->enemies[j].y,
 8001fcc:	7dba      	ldrb	r2, [r7, #22]
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	00db      	lsls	r3, r3, #3
 8001fd4:	4413      	add	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001fde:	6818      	ldr	r0, [r3, #0]
 8001fe0:	7dba      	ldrb	r2, [r7, #22]
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	4413      	add	r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	440b      	add	r3, r1
 8001fee:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8001ff2:	6819      	ldr	r1, [r3, #0]
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	9301      	str	r3, [sp, #4]
 8001ff8:	230a      	movs	r3, #10
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	230a      	movs	r3, #10
 8001ffe:	4a2d      	ldr	r2, [pc, #180]	@ (80020b4 <GameTick+0xff4>)
 8002000:	f7fe fe2f 	bl	8000c62 <GFX_DrowBitMap_P>
							explosion_map, 10, 10, 1);

					//Dodanie bonusa w miejscu zestrzelenia
					if ((rand() % 100) < BONUS_FREQUENCY)
 8002004:	f006 f936 	bl	8008274 <rand>
 8002008:	4602      	mov	r2, r0
 800200a:	4b2b      	ldr	r3, [pc, #172]	@ (80020b8 <GameTick+0xff8>)
 800200c:	fb83 1302 	smull	r1, r3, r3, r2
 8002010:	1159      	asrs	r1, r3, #5
 8002012:	17d3      	asrs	r3, r2, #31
 8002014:	1acb      	subs	r3, r1, r3
 8002016:	2164      	movs	r1, #100	@ 0x64
 8002018:	fb01 f303 	mul.w	r3, r1, r3
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b0e      	cmp	r3, #14
 8002020:	dc18      	bgt.n	8002054 <GameTick+0xf94>
						GameAddBonus(g, g->enemies[j].x, g->enemies[j].y);//add_bonus(g->enemies[j].x, g->enemies[j].y);
 8002022:	7dba      	ldrb	r2, [r7, #22]
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	4613      	mov	r3, r2
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	4413      	add	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	440b      	add	r3, r1
 8002030:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8002034:	6818      	ldr	r0, [r3, #0]
 8002036:	7dba      	ldrb	r2, [r7, #22]
 8002038:	6879      	ldr	r1, [r7, #4]
 800203a:	4613      	mov	r3, r2
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	4413      	add	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	440b      	add	r3, r1
 8002044:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	461a      	mov	r2, r3
 800204c:	4601      	mov	r1, r0
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 fc3c 	bl	80028cc <GameAddBonus>
		for (j = 0; j < NUMBER_ENEMIES; ++j) {
 8002054:	7dbb      	ldrb	r3, [r7, #22]
 8002056:	3301      	adds	r3, #1
 8002058:	75bb      	strb	r3, [r7, #22]
 800205a:	7dbb      	ldrb	r3, [r7, #22]
 800205c:	2b09      	cmp	r3, #9
 800205e:	f67f af3f 	bls.w	8001ee0 <GameTick+0xe20>
	for (i = 0; i < NUMBER_SHOTS; ++i) {
 8002062:	7dfb      	ldrb	r3, [r7, #23]
 8002064:	3301      	adds	r3, #1
 8002066:	75fb      	strb	r3, [r7, #23]
 8002068:	7dfb      	ldrb	r3, [r7, #23]
 800206a:	2b18      	cmp	r3, #24
 800206c:	f67f af2d 	bls.w	8001eca <GameTick+0xe0a>
				}
			}
		}
	}
	if ((rand() % 100) < (g->player.level * 2) && !(g->boss.active)) //Frequency of adding opponents according to level
 8002070:	f006 f900 	bl	8008274 <rand>
 8002074:	4602      	mov	r2, r0
 8002076:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <GameTick+0xff8>)
 8002078:	fb83 1302 	smull	r1, r3, r3, r2
 800207c:	1159      	asrs	r1, r3, #5
 800207e:	17d3      	asrs	r3, r2, #31
 8002080:	1acb      	subs	r3, r1, r3
 8002082:	2164      	movs	r1, #100	@ 0x64
 8002084:	fb01 f303 	mul.w	r3, r1, r3
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6952      	ldr	r2, [r2, #20]
 800208e:	0052      	lsls	r2, r2, #1
 8002090:	4293      	cmp	r3, r2
 8002092:	da0a      	bge.n	80020aa <GameTick+0xfea>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 3a24 	ldrb.w	r3, [r3, #2596]	@ 0xa24
 800209a:	f083 0301 	eor.w	r3, r3, #1
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d002      	beq.n	80020aa <GameTick+0xfea>
		GameAddEnemy(g);//add_enemy();
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 ff95 	bl	8002fd4 <GameAddEnemy>
}
 80020aa:	bf00      	nop
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bdb0      	pop	{r4, r5, r7, pc}
 80020b2:	bf00      	nop
 80020b4:	0800a6c8 	.word	0x0800a6c8
 80020b8:	51eb851f 	.word	0x51eb851f

080020bc <GameDraw>:

void GameDraw(GameCtx *g, InputSnapshot* in) {
 80020bc:	b5b0      	push	{r4, r5, r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af02      	add	r7, sp, #8
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
	 * Drawing all game graphics
	 */
	uint8_t i;

	//Drowing the game information
	GFX_PutInt(5, 0, g->player.score, 1, 1, 0);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	2300      	movs	r3, #0
 80020cc:	9301      	str	r3, [sp, #4]
 80020ce:	2301      	movs	r3, #1
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2301      	movs	r3, #1
 80020d4:	2100      	movs	r1, #0
 80020d6:	2005      	movs	r0, #5
 80020d8:	f7fe ff3e 	bl	8000f58 <GFX_PutInt>
	GFX_DrowBitMap_P(102, 0, lives_map, 8, 6, 1);
 80020dc:	2301      	movs	r3, #1
 80020de:	9301      	str	r3, [sp, #4]
 80020e0:	2306      	movs	r3, #6
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	2308      	movs	r3, #8
 80020e6:	4aa2      	ldr	r2, [pc, #648]	@ (8002370 <GameDraw+0x2b4>)
 80020e8:	2100      	movs	r1, #0
 80020ea:	2066      	movs	r0, #102	@ 0x66
 80020ec:	f7fe fdb9 	bl	8000c62 <GFX_DrowBitMap_P>
	GFX_PutInt(114, 0, g->player.lives, 1, 1, 0);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	691a      	ldr	r2, [r3, #16]
 80020f4:	2300      	movs	r3, #0
 80020f6:	9301      	str	r3, [sp, #4]
 80020f8:	2301      	movs	r3, #1
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	2301      	movs	r3, #1
 80020fe:	2100      	movs	r1, #0
 8002100:	2072      	movs	r0, #114	@ 0x72
 8002102:	f7fe ff29 	bl	8000f58 <GFX_PutInt>
	GFX_DrowBitMap_P(50, 0, Level_map, 20, 7, 1);
 8002106:	2301      	movs	r3, #1
 8002108:	9301      	str	r3, [sp, #4]
 800210a:	2307      	movs	r3, #7
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	2314      	movs	r3, #20
 8002110:	4a98      	ldr	r2, [pc, #608]	@ (8002374 <GameDraw+0x2b8>)
 8002112:	2100      	movs	r1, #0
 8002114:	2032      	movs	r0, #50	@ 0x32
 8002116:	f7fe fda4 	bl	8000c62 <GFX_DrowBitMap_P>
	GFX_PutInt(80, 0, g->player.level, 1, 1, 0);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	695a      	ldr	r2, [r3, #20]
 800211e:	2300      	movs	r3, #0
 8002120:	9301      	str	r3, [sp, #4]
 8002122:	2301      	movs	r3, #1
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	2301      	movs	r3, #1
 8002128:	2100      	movs	r1, #0
 800212a:	2050      	movs	r0, #80	@ 0x50
 800212c:	f7fe ff14 	bl	8000f58 <GFX_PutInt>

	//Drawing graphics of a player's shot
	for (i = 0; i < NUMBER_SHOTS; i++) {
 8002130:	2300      	movs	r3, #0
 8002132:	73fb      	strb	r3, [r7, #15]
 8002134:	e027      	b.n	8002186 <GameDraw+0xca>
		if (g->shots[i].active) {
 8002136:	7bfa      	ldrb	r2, [r7, #15]
 8002138:	6879      	ldr	r1, [r7, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	440b      	add	r3, r1
 8002144:	3324      	adds	r3, #36	@ 0x24
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d019      	beq.n	8002180 <GameDraw+0xc4>
			GFX_DrowBitMap_P(g->shots[i].x, g->shots[i].y, player_shot_map, 4, 1, 1);
 800214c:	7bfa      	ldrb	r2, [r7, #15]
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	3328      	adds	r3, #40	@ 0x28
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	7bfa      	ldrb	r2, [r7, #15]
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	440b      	add	r3, r1
 800216c:	332c      	adds	r3, #44	@ 0x2c
 800216e:	6819      	ldr	r1, [r3, #0]
 8002170:	2301      	movs	r3, #1
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	2301      	movs	r3, #1
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	2304      	movs	r3, #4
 800217a:	4a7f      	ldr	r2, [pc, #508]	@ (8002378 <GameDraw+0x2bc>)
 800217c:	f7fe fd71 	bl	8000c62 <GFX_DrowBitMap_P>
	for (i = 0; i < NUMBER_SHOTS; i++) {
 8002180:	7bfb      	ldrb	r3, [r7, #15]
 8002182:	3301      	adds	r3, #1
 8002184:	73fb      	strb	r3, [r7, #15]
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	2b18      	cmp	r3, #24
 800218a:	d9d4      	bls.n	8002136 <GameDraw+0x7a>
		}
	}

	//Drawing graphics of a boss shot
	if (g->boss.active) {
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f893 3a24 	ldrb.w	r3, [r3, #2596]	@ 0xa24
 8002192:	2b00      	cmp	r3, #0
 8002194:	d030      	beq.n	80021f8 <GameDraw+0x13c>
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 8002196:	2300      	movs	r3, #0
 8002198:	73fb      	strb	r3, [r7, #15]
 800219a:	e02a      	b.n	80021f2 <GameDraw+0x136>
			if (g->bossShots[i].active) {
 800219c:	7bfa      	ldrb	r2, [r7, #15]
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	4613      	mov	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	4413      	add	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	440b      	add	r3, r1
 80021aa:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d01b      	beq.n	80021ec <GameDraw+0x130>
				GFX_DrowBitMap_P(g->bossShots[i].x, g->bossShots[i].y,
 80021b4:	7bfa      	ldrb	r2, [r7, #15]
 80021b6:	6879      	ldr	r1, [r7, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	440b      	add	r3, r1
 80021c2:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80021c6:	6818      	ldr	r0, [r3, #0]
 80021c8:	7bfa      	ldrb	r2, [r7, #15]
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	440b      	add	r3, r1
 80021d6:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 80021da:	6819      	ldr	r1, [r3, #0]
 80021dc:	2301      	movs	r3, #1
 80021de:	9301      	str	r3, [sp, #4]
 80021e0:	2301      	movs	r3, #1
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	2304      	movs	r3, #4
 80021e6:	4a64      	ldr	r2, [pc, #400]	@ (8002378 <GameDraw+0x2bc>)
 80021e8:	f7fe fd3b 	bl	8000c62 <GFX_DrowBitMap_P>
		for (i = 0; i < NUMBER_BOSS_SHOTS; i++) {
 80021ec:	7bfb      	ldrb	r3, [r7, #15]
 80021ee:	3301      	adds	r3, #1
 80021f0:	73fb      	strb	r3, [r7, #15]
 80021f2:	7bfb      	ldrb	r3, [r7, #15]
 80021f4:	2b04      	cmp	r3, #4
 80021f6:	d9d1      	bls.n	800219c <GameDraw+0xe0>
			}
		}
	}

	//Drawing graphics of enemies
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 80021f8:	2300      	movs	r3, #0
 80021fa:	73fb      	strb	r3, [r7, #15]
 80021fc:	e0a5      	b.n	800234a <GameDraw+0x28e>
		if (g->enemies[i].active) {
 80021fe:	7bfa      	ldrb	r2, [r7, #15]
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	4613      	mov	r3, r2
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	4413      	add	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	440b      	add	r3, r1
 800220c:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	2b00      	cmp	r3, #0
 8002214:	f000 8096 	beq.w	8002344 <GameDraw+0x288>
			if (g->enemies[i].type == ET_Tracker)
 8002218:	7bfa      	ldrb	r2, [r7, #15]
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	4413      	add	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d125      	bne.n	800227c <GameDraw+0x1c0>
				GFX_DrowBitMap_P(g->enemies[i].x, g->enemies[i].y, g->enemies[i].bitMap,
 8002230:	7bfa      	ldrb	r2, [r7, #15]
 8002232:	6879      	ldr	r1, [r7, #4]
 8002234:	4613      	mov	r3, r2
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	4413      	add	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8002242:	6818      	ldr	r0, [r3, #0]
 8002244:	7bfa      	ldrb	r2, [r7, #15]
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	4613      	mov	r3, r2
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	4413      	add	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	440b      	add	r3, r1
 8002252:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002256:	681c      	ldr	r4, [r3, #0]
 8002258:	7bfa      	ldrb	r2, [r7, #15]
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	4413      	add	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	2301      	movs	r3, #1
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	2305      	movs	r3, #5
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	2305      	movs	r3, #5
 8002276:	4621      	mov	r1, r4
 8002278:	f7fe fcf3 	bl	8000c62 <GFX_DrowBitMap_P>
						5, 5, 1);
			if (g->enemies[i].type == ET_Diver)
 800227c:	7bfa      	ldrb	r2, [r7, #15]
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	4413      	add	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	440b      	add	r3, r1
 800228a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d125      	bne.n	80022e0 <GameDraw+0x224>
				GFX_DrowBitMap_P(g->enemies[i].x, g->enemies[i].y, g->enemies[i].bitMap,
 8002294:	7bfa      	ldrb	r2, [r7, #15]
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	4413      	add	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80022a6:	6818      	ldr	r0, [r3, #0]
 80022a8:	7bfa      	ldrb	r2, [r7, #15]
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	4613      	mov	r3, r2
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	4413      	add	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80022ba:	681c      	ldr	r4, [r3, #0]
 80022bc:	7bfa      	ldrb	r2, [r7, #15]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	4613      	mov	r3, r2
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	4413      	add	r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	2301      	movs	r3, #1
 80022d2:	9301      	str	r3, [sp, #4]
 80022d4:	2307      	movs	r3, #7
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	2303      	movs	r3, #3
 80022da:	4621      	mov	r1, r4
 80022dc:	f7fe fcc1 	bl	8000c62 <GFX_DrowBitMap_P>
						3, 7, 1);
			if (g->enemies[i].type == ET_Bobber)
 80022e0:	7bfa      	ldrb	r2, [r7, #15]
 80022e2:	6879      	ldr	r1, [r7, #4]
 80022e4:	4613      	mov	r3, r2
 80022e6:	00db      	lsls	r3, r3, #3
 80022e8:	4413      	add	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	440b      	add	r3, r1
 80022ee:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d125      	bne.n	8002344 <GameDraw+0x288>
				GFX_DrowBitMap_P(g->enemies[i].x, g->enemies[i].y, g->enemies[i].bitMap,
 80022f8:	7bfa      	ldrb	r2, [r7, #15]
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	4413      	add	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	440b      	add	r3, r1
 8002306:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800230a:	6818      	ldr	r0, [r3, #0]
 800230c:	7bfa      	ldrb	r2, [r7, #15]
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	440b      	add	r3, r1
 800231a:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800231e:	681c      	ldr	r4, [r3, #0]
 8002320:	7bfa      	ldrb	r2, [r7, #15]
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	4613      	mov	r3, r2
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	4413      	add	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	440b      	add	r3, r1
 800232e:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	2301      	movs	r3, #1
 8002336:	9301      	str	r3, [sp, #4]
 8002338:	2305      	movs	r3, #5
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	2305      	movs	r3, #5
 800233e:	4621      	mov	r1, r4
 8002340:	f7fe fc8f 	bl	8000c62 <GFX_DrowBitMap_P>
	for (i = 0; i < NUMBER_ENEMIES; i++) {
 8002344:	7bfb      	ldrb	r3, [r7, #15]
 8002346:	3301      	adds	r3, #1
 8002348:	73fb      	strb	r3, [r7, #15]
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	2b09      	cmp	r3, #9
 800234e:	f67f af56 	bls.w	80021fe <GameDraw+0x142>
						5, 5, 1);
		}
	}

	//Drawing the player's graphics
	GFX_DrowBitMap_P(g->player.x, g->player.y, player_map, 11, 11, 1);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6818      	ldr	r0, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6859      	ldr	r1, [r3, #4]
 800235a:	2301      	movs	r3, #1
 800235c:	9301      	str	r3, [sp, #4]
 800235e:	230b      	movs	r3, #11
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	230b      	movs	r3, #11
 8002364:	4a05      	ldr	r2, [pc, #20]	@ (800237c <GameDraw+0x2c0>)
 8002366:	f7fe fc7c 	bl	8000c62 <GFX_DrowBitMap_P>

	//Drawing a background
	for (i = 0; i < NUMBER_BACKGROUND; i++) {
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
 800236e:	e03e      	b.n	80023ee <GameDraw+0x332>
 8002370:	0800a688 	.word	0x0800a688
 8002374:	0800a670 	.word	0x0800a670
 8002378:	0800a654 	.word	0x0800a654
 800237c:	0800a658 	.word	0x0800a658
		if (g->background[i].active) {
 8002380:	7bfa      	ldrb	r2, [r7, #15]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	f503 7379 	add.w	r3, r3, #996	@ 0x3e4
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d027      	beq.n	80023e8 <GameDraw+0x32c>
			SSD1327_SetPixel(g->background[i].x, g->background[i].y, (rand() % 15));
 8002398:	7bfa      	ldrb	r2, [r7, #15]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80023aa:	681c      	ldr	r4, [r3, #0]
 80023ac:	7bfa      	ldrb	r2, [r7, #15]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	f503 737b 	add.w	r3, r3, #1004	@ 0x3ec
 80023be:	681d      	ldr	r5, [r3, #0]
 80023c0:	f005 ff58 	bl	8008274 <rand>
 80023c4:	4602      	mov	r2, r0
 80023c6:	4b54      	ldr	r3, [pc, #336]	@ (8002518 <GameDraw+0x45c>)
 80023c8:	fb83 1302 	smull	r1, r3, r3, r2
 80023cc:	4413      	add	r3, r2
 80023ce:	10d9      	asrs	r1, r3, #3
 80023d0:	17d3      	asrs	r3, r2, #31
 80023d2:	1ac9      	subs	r1, r1, r3
 80023d4:	460b      	mov	r3, r1
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	1a5b      	subs	r3, r3, r1
 80023da:	1ad1      	subs	r1, r2, r3
 80023dc:	b2cb      	uxtb	r3, r1
 80023de:	461a      	mov	r2, r3
 80023e0:	4629      	mov	r1, r5
 80023e2:	4620      	mov	r0, r4
 80023e4:	f001 fbc0 	bl	8003b68 <SSD1327_SetPixel>
	for (i = 0; i < NUMBER_BACKGROUND; i++) {
 80023e8:	7bfb      	ldrb	r3, [r7, #15]
 80023ea:	3301      	adds	r3, #1
 80023ec:	73fb      	strb	r3, [r7, #15]
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
 80023f0:	2b4f      	cmp	r3, #79	@ 0x4f
 80023f2:	d9c5      	bls.n	8002380 <GameDraw+0x2c4>
		}
	}

	//Drawing Boss
	if (g->boss.active && g->player.gameProgres == 30)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3a24 	ldrb.w	r3, [r3, #2596]	@ 0xa24
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d011      	beq.n	8002422 <GameDraw+0x366>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	2b1e      	cmp	r3, #30
 8002404:	d10d      	bne.n	8002422 <GameDraw+0x366>
		GFX_DrowBitMap_P(g->boss.x, g->boss.y, boss_map_1, 10, 18, 1);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f8d3 0a28 	ldr.w	r0, [r3, #2600]	@ 0xa28
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f8d3 1a2c 	ldr.w	r1, [r3, #2604]	@ 0xa2c
 8002412:	2301      	movs	r3, #1
 8002414:	9301      	str	r3, [sp, #4]
 8002416:	2312      	movs	r3, #18
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	230a      	movs	r3, #10
 800241c:	4a3f      	ldr	r2, [pc, #252]	@ (800251c <GameDraw+0x460>)
 800241e:	f7fe fc20 	bl	8000c62 <GFX_DrowBitMap_P>
	if (g->boss.active && g->player.gameProgres == 60)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f893 3a24 	ldrb.w	r3, [r3, #2596]	@ 0xa24
 8002428:	2b00      	cmp	r3, #0
 800242a:	d011      	beq.n	8002450 <GameDraw+0x394>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	2b3c      	cmp	r3, #60	@ 0x3c
 8002432:	d10d      	bne.n	8002450 <GameDraw+0x394>
		GFX_DrowBitMap_P(g->boss.x, g->boss.y, boss_map_2, 10, 18, 1);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f8d3 0a28 	ldr.w	r0, [r3, #2600]	@ 0xa28
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f8d3 1a2c 	ldr.w	r1, [r3, #2604]	@ 0xa2c
 8002440:	2301      	movs	r3, #1
 8002442:	9301      	str	r3, [sp, #4]
 8002444:	2312      	movs	r3, #18
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	230a      	movs	r3, #10
 800244a:	4a35      	ldr	r2, [pc, #212]	@ (8002520 <GameDraw+0x464>)
 800244c:	f7fe fc09 	bl	8000c62 <GFX_DrowBitMap_P>

	//Drawing bonuses
	for (i = 0; i < NUMBER_BONUS; i++) {
 8002450:	2300      	movs	r3, #0
 8002452:	73fb      	strb	r3, [r7, #15]
 8002454:	e057      	b.n	8002506 <GameDraw+0x44a>
		if (g->bonuses[i].active) {
 8002456:	7bfa      	ldrb	r2, [r7, #15]
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	00db      	lsls	r3, r3, #3
 800245e:	1a9b      	subs	r3, r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	440b      	add	r3, r1
 8002464:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d048      	beq.n	8002500 <GameDraw+0x444>
			switch (g->bonuses[i].type) {
 800246e:	7bfa      	ldrb	r2, [r7, #15]
 8002470:	6879      	ldr	r1, [r7, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	1a9b      	subs	r3, r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	440b      	add	r3, r1
 800247c:	f603 234c 	addw	r3, r3, #2636	@ 0xa4c
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d002      	beq.n	800248c <GameDraw+0x3d0>
 8002486:	2b01      	cmp	r3, #1
 8002488:	d01d      	beq.n	80024c6 <GameDraw+0x40a>
 800248a:	e039      	b.n	8002500 <GameDraw+0x444>
			case BT_Live:
				GFX_DrowBitMap_P(g->bonuses[i].x, g->bonuses[i].y, bonus_live_map, 7,
 800248c:	7bfa      	ldrb	r2, [r7, #15]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	1a9b      	subs	r3, r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 800249e:	6818      	ldr	r0, [r3, #0]
 80024a0:	7bfa      	ldrb	r2, [r7, #15]
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	1a9b      	subs	r3, r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	440b      	add	r3, r1
 80024ae:	f603 2348 	addw	r3, r3, #2632	@ 0xa48
 80024b2:	6819      	ldr	r1, [r3, #0]
 80024b4:	2301      	movs	r3, #1
 80024b6:	9301      	str	r3, [sp, #4]
 80024b8:	2307      	movs	r3, #7
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	2307      	movs	r3, #7
 80024be:	4a19      	ldr	r2, [pc, #100]	@ (8002524 <GameDraw+0x468>)
 80024c0:	f7fe fbcf 	bl	8000c62 <GFX_DrowBitMap_P>
						7, 1);
				break;
 80024c4:	e01c      	b.n	8002500 <GameDraw+0x444>
			case BT_TrackerShot:
				GFX_DrowBitMap_P(g->bonuses[i].x, g->bonuses[i].y,
 80024c6:	7bfa      	ldrb	r2, [r7, #15]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	1a9b      	subs	r3, r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	7bfa      	ldrb	r2, [r7, #15]
 80024dc:	6879      	ldr	r1, [r7, #4]
 80024de:	4613      	mov	r3, r2
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	1a9b      	subs	r3, r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	440b      	add	r3, r1
 80024e8:	f603 2348 	addw	r3, r3, #2632	@ 0xa48
 80024ec:	6819      	ldr	r1, [r3, #0]
 80024ee:	2301      	movs	r3, #1
 80024f0:	9301      	str	r3, [sp, #4]
 80024f2:	2307      	movs	r3, #7
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	2307      	movs	r3, #7
 80024f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002528 <GameDraw+0x46c>)
 80024fa:	f7fe fbb2 	bl	8000c62 <GFX_DrowBitMap_P>
						bonus_tracker_shoot_map, 7, 7, 1);
				break;
 80024fe:	bf00      	nop
	for (i = 0; i < NUMBER_BONUS; i++) {
 8002500:	7bfb      	ldrb	r3, [r7, #15]
 8002502:	3301      	adds	r3, #1
 8002504:	73fb      	strb	r3, [r7, #15]
 8002506:	7bfb      	ldrb	r3, [r7, #15]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d9a4      	bls.n	8002456 <GameDraw+0x39a>
			}
		}
	}

}
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bdb0      	pop	{r4, r5, r7, pc}
 8002516:	bf00      	nop
 8002518:	88888889 	.word	0x88888889
 800251c:	0800a6dc 	.word	0x0800a6dc
 8002520:	0800a700 	.word	0x0800a700
 8002524:	0800a724 	.word	0x0800a724
 8002528:	0800a72c 	.word	0x0800a72c

0800252c <GameLevelUpdate>:

void GameLevelUpdate(GameCtx* g) {
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
		 * their initial parameters and adjusts the level of play to its progress.
		 */
		static uint8_t i = 0;

		//Calculation of game progress
		if(i > 70)
 8002534:	4b5d      	ldr	r3, [pc, #372]	@ (80026ac <GameLevelUpdate+0x180>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b46      	cmp	r3, #70	@ 0x46
 800253a:	d907      	bls.n	800254c <GameLevelUpdate+0x20>
		{
			g->player.gameProgres += 1;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	1c5a      	adds	r2, r3, #1
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	619a      	str	r2, [r3, #24]
			i = 0;
 8002546:	4b59      	ldr	r3, [pc, #356]	@ (80026ac <GameLevelUpdate+0x180>)
 8002548:	2200      	movs	r2, #0
 800254a:	701a      	strb	r2, [r3, #0]
		}

		//If the boss is not active count the progress
		if(!g->boss.active) i++;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3a24 	ldrb.w	r3, [r3, #2596]	@ 0xa24
 8002552:	f083 0301 	eor.w	r3, r3, #1
 8002556:	b2db      	uxtb	r3, r3
 8002558:	2b00      	cmp	r3, #0
 800255a:	d005      	beq.n	8002568 <GameLevelUpdate+0x3c>
 800255c:	4b53      	ldr	r3, [pc, #332]	@ (80026ac <GameLevelUpdate+0x180>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	3301      	adds	r3, #1
 8002562:	b2da      	uxtb	r2, r3
 8002564:	4b51      	ldr	r3, [pc, #324]	@ (80026ac <GameLevelUpdate+0x180>)
 8002566:	701a      	strb	r2, [r3, #0]

		//---- Moments of boss appearance -----
		if(g->player.gameProgres == 29)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	2b1d      	cmp	r3, #29
 800256e:	d114      	bne.n	800259a <GameLevelUpdate+0x6e>
		{
			g->boss.active = true;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2a24 	strb.w	r2, [r3, #2596]	@ 0xa24
			g->boss.lives = 3;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2203      	movs	r2, #3
 800257c:	f8c3 2a38 	str.w	r2, [r3, #2616]	@ 0xa38
			g->boss.level = 3;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2203      	movs	r2, #3
 8002584:	f8c3 2a3c 	str.w	r2, [r3, #2620]	@ 0xa3c
			g->boss.updateDelay = 4;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2204      	movs	r2, #4
 800258c:	f8c3 2a34 	str.w	r2, [r3, #2612]	@ 0xa34
			g->player.gameProgres += 1;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	1c5a      	adds	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	619a      	str	r2, [r3, #24]

		}
		if(g->player.gameProgres == 59)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	2b3b      	cmp	r3, #59	@ 0x3b
 80025a0:	d114      	bne.n	80025cc <GameLevelUpdate+0xa0>
		{
			g->boss.active = true;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2201      	movs	r2, #1
 80025a6:	f883 2a24 	strb.w	r2, [r3, #2596]	@ 0xa24
			g->boss.lives = 6;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2206      	movs	r2, #6
 80025ae:	f8c3 2a38 	str.w	r2, [r3, #2616]	@ 0xa38
			g->boss.level = 6;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2206      	movs	r2, #6
 80025b6:	f8c3 2a3c 	str.w	r2, [r3, #2620]	@ 0xa3c
			g->boss.updateDelay = 2;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2202      	movs	r2, #2
 80025be:	f8c3 2a34 	str.w	r2, [r3, #2612]	@ 0xa34
			g->player.gameProgres += 1;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	1c5a      	adds	r2, r3, #1
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	619a      	str	r2, [r3, #24]
		}
		//--------------------------------------

		//Next levels
		if(g->player.gameProgres > 9 && g->player.gameProgres < 10 )
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	2b09      	cmp	r3, #9
 80025d2:	dd06      	ble.n	80025e2 <GameLevelUpdate+0xb6>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	2b09      	cmp	r3, #9
 80025da:	dc02      	bgt.n	80025e2 <GameLevelUpdate+0xb6>
			g->player.level = 1;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 10 && g->player.gameProgres < 19)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	2b0a      	cmp	r3, #10
 80025e8:	dd06      	ble.n	80025f8 <GameLevelUpdate+0xcc>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	2b12      	cmp	r3, #18
 80025f0:	dc02      	bgt.n	80025f8 <GameLevelUpdate+0xcc>
			g->player.level = 2;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2202      	movs	r2, #2
 80025f6:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 20 && g->player.gameProgres < 29)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	2b14      	cmp	r3, #20
 80025fe:	dd06      	ble.n	800260e <GameLevelUpdate+0xe2>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	2b1c      	cmp	r3, #28
 8002606:	dc02      	bgt.n	800260e <GameLevelUpdate+0xe2>
			g->player.level = 3;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2203      	movs	r2, #3
 800260c:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 30 && g->player.gameProgres < 39)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	2b1e      	cmp	r3, #30
 8002614:	dd06      	ble.n	8002624 <GameLevelUpdate+0xf8>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	2b26      	cmp	r3, #38	@ 0x26
 800261c:	dc02      	bgt.n	8002624 <GameLevelUpdate+0xf8>
			g->player.level = 4;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2204      	movs	r2, #4
 8002622:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 40 && g->player.gameProgres < 49)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	2b28      	cmp	r3, #40	@ 0x28
 800262a:	dd06      	ble.n	800263a <GameLevelUpdate+0x10e>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	2b30      	cmp	r3, #48	@ 0x30
 8002632:	dc02      	bgt.n	800263a <GameLevelUpdate+0x10e>
			g->player.level = 5;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2205      	movs	r2, #5
 8002638:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 50 && g->player.gameProgres < 59)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	2b32      	cmp	r3, #50	@ 0x32
 8002640:	dd06      	ble.n	8002650 <GameLevelUpdate+0x124>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	2b3a      	cmp	r3, #58	@ 0x3a
 8002648:	dc02      	bgt.n	8002650 <GameLevelUpdate+0x124>
			g->player.level = 6;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2206      	movs	r2, #6
 800264e:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 60 && g->player.gameProgres < 69)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	2b3c      	cmp	r3, #60	@ 0x3c
 8002656:	dd06      	ble.n	8002666 <GameLevelUpdate+0x13a>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	2b44      	cmp	r3, #68	@ 0x44
 800265e:	dc02      	bgt.n	8002666 <GameLevelUpdate+0x13a>
			g->player.level = 7;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2207      	movs	r2, #7
 8002664:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 70 && g->player.gameProgres < 79)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	2b46      	cmp	r3, #70	@ 0x46
 800266c:	dd06      	ble.n	800267c <GameLevelUpdate+0x150>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	2b4e      	cmp	r3, #78	@ 0x4e
 8002674:	dc02      	bgt.n	800267c <GameLevelUpdate+0x150>
			g->player.level = 8;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2208      	movs	r2, #8
 800267a:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 80 && g->player.gameProgres < 89)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	2b50      	cmp	r3, #80	@ 0x50
 8002682:	dd06      	ble.n	8002692 <GameLevelUpdate+0x166>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	2b58      	cmp	r3, #88	@ 0x58
 800268a:	dc02      	bgt.n	8002692 <GameLevelUpdate+0x166>
			g->player.level = 9;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2209      	movs	r2, #9
 8002690:	615a      	str	r2, [r3, #20]
		if(g->player.gameProgres > 90)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	2b5a      	cmp	r3, #90	@ 0x5a
 8002698:	dd02      	ble.n	80026a0 <GameLevelUpdate+0x174>
			g->player.level = 10;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	220a      	movs	r2, #10
 800269e:	615a      	str	r2, [r3, #20]

}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	20000b31 	.word	0x20000b31

080026b0 <GameUpdateBackgrand>:

void GameUpdateBackgrand(GameCtx* g) {
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
	 * Refreshes the background effect, stars.
	 * Moves elements and randomises when a new element have to be added.
	 */
	uint8_t i;

	for(i = 0; i < NUMBER_BACKGROUND; i++)
 80026b8:	2300      	movs	r3, #0
 80026ba:	73fb      	strb	r3, [r7, #15]
 80026bc:	e07c      	b.n	80027b8 <GameUpdateBackgrand+0x108>
	{
		if(g->background[i].active)
 80026be:	7bfa      	ldrb	r2, [r7, #15]
 80026c0:	6879      	ldr	r1, [r7, #4]
 80026c2:	4613      	mov	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	440b      	add	r3, r1
 80026cc:	f503 7379 	add.w	r3, r3, #996	@ 0x3e4
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d06d      	beq.n	80027b2 <GameUpdateBackgrand+0x102>
		{
			g->background[i].nextUpdate -= 1;
 80026d6:	7bfa      	ldrb	r2, [r7, #15]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	7bfa      	ldrb	r2, [r7, #15]
 80026ec:	1e59      	subs	r1, r3, #1
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	4403      	add	r3, r0
 80026fa:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 80026fe:	6019      	str	r1, [r3, #0]
			if(g->background[i].nextUpdate <= 0)
 8002700:	7bfa      	ldrb	r2, [r7, #15]
 8002702:	6879      	ldr	r1, [r7, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4413      	add	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	dc4c      	bgt.n	80027b2 <GameUpdateBackgrand+0x102>
			{
				g->background[i].nextUpdate = g->background[i].updateDelay;
 8002718:	7bf9      	ldrb	r1, [r7, #15]
 800271a:	7bfa      	ldrb	r2, [r7, #15]
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	460b      	mov	r3, r1
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	440b      	add	r3, r1
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4403      	add	r3, r0
 8002728:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 800272c:	6819      	ldr	r1, [r3, #0]
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4403      	add	r3, r0
 800273a:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800273e:	6019      	str	r1, [r3, #0]
				if(g->background[i].active)
 8002740:	7bfa      	ldrb	r2, [r7, #15]
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	f503 7379 	add.w	r3, r3, #996	@ 0x3e4
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d02c      	beq.n	80027b2 <GameUpdateBackgrand+0x102>
				{
					g->background[i].x -= 1;
 8002758:	7bfa      	ldrb	r2, [r7, #15]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	7bfa      	ldrb	r2, [r7, #15]
 800276e:	1e59      	subs	r1, r3, #1
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4403      	add	r3, r0
 800277c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002780:	6019      	str	r1, [r3, #0]

					if(g->background[i].x <= -2)
 8002782:	7bfa      	ldrb	r2, [r7, #15]
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	4613      	mov	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	440b      	add	r3, r1
 8002790:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279a:	da0a      	bge.n	80027b2 <GameUpdateBackgrand+0x102>
						g->background[i].active = false;
 800279c:	7bfa      	ldrb	r2, [r7, #15]
 800279e:	6879      	ldr	r1, [r7, #4]
 80027a0:	4613      	mov	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	4413      	add	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	440b      	add	r3, r1
 80027aa:	f503 7379 	add.w	r3, r3, #996	@ 0x3e4
 80027ae:	2200      	movs	r2, #0
 80027b0:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < NUMBER_BACKGROUND; i++)
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
 80027b4:	3301      	adds	r3, #1
 80027b6:	73fb      	strb	r3, [r7, #15]
 80027b8:	7bfb      	ldrb	r3, [r7, #15]
 80027ba:	2b4f      	cmp	r3, #79	@ 0x4f
 80027bc:	f67f af7f 	bls.w	80026be <GameUpdateBackgrand+0xe>
				}
			}
		}
	}

	if ((rand()%100) < NUMBER_BACKGROUND_FREQ) 		//Frequency of background additions
 80027c0:	f005 fd58 	bl	8008274 <rand>
 80027c4:	4602      	mov	r2, r0
 80027c6:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <GameUpdateBackgrand+0x13c>)
 80027c8:	fb83 1302 	smull	r1, r3, r3, r2
 80027cc:	1159      	asrs	r1, r3, #5
 80027ce:	17d3      	asrs	r3, r2, #31
 80027d0:	1acb      	subs	r3, r1, r3
 80027d2:	2164      	movs	r1, #100	@ 0x64
 80027d4:	fb01 f303 	mul.w	r3, r1, r3
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b0b      	cmp	r3, #11
 80027dc:	dc02      	bgt.n	80027e4 <GameUpdateBackgrand+0x134>
		GameAddBackground(g);//add_background();
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f806 	bl	80027f0 <GameAddBackground>

}
 80027e4:	bf00      	nop
 80027e6:	3710      	adds	r7, #16
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	51eb851f 	.word	0x51eb851f

080027f0 <GameAddBackground>:

void GameAddBackground(GameCtx* g){
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
	 * In addition, it sets the random parameters for its
	 * refreshment and a random position on the Y axis.
	 */
	uint8_t i;

	for(i = 0; i < NUMBER_BACKGROUND; i++)
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]
 80027fc:	e059      	b.n	80028b2 <GameAddBackground+0xc2>
	{
		if(!g->background[i].active)
 80027fe:	7bfa      	ldrb	r2, [r7, #15]
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	4613      	mov	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	440b      	add	r3, r1
 800280c:	f503 7379 	add.w	r3, r3, #996	@ 0x3e4
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	f083 0301 	eor.w	r3, r3, #1
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b00      	cmp	r3, #0
 800281a:	d047      	beq.n	80028ac <GameAddBackground+0xbc>
		{
			g->background[i].active 		= true;
 800281c:	7bfa      	ldrb	r2, [r7, #15]
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	f503 7379 	add.w	r3, r3, #996	@ 0x3e4
 800282e:	2201      	movs	r2, #1
 8002830:	701a      	strb	r2, [r3, #0]
			g->background[i].x 				= SCREEN_WIDTH;
 8002832:	7bfa      	ldrb	r2, [r7, #15]
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	440b      	add	r3, r1
 8002840:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002844:	2280      	movs	r2, #128	@ 0x80
 8002846:	601a      	str	r2, [r3, #0]
			g->background[i].y				= (rand()%(SCREEN_HEIGHT-10)) +10;
 8002848:	f005 fd14 	bl	8008274 <rand>
 800284c:	4602      	mov	r2, r0
 800284e:	4b1d      	ldr	r3, [pc, #116]	@ (80028c4 <GameAddBackground+0xd4>)
 8002850:	fb83 1302 	smull	r1, r3, r3, r2
 8002854:	1119      	asrs	r1, r3, #4
 8002856:	17d3      	asrs	r3, r2, #31
 8002858:	1acb      	subs	r3, r1, r3
 800285a:	2176      	movs	r1, #118	@ 0x76
 800285c:	fb01 f303 	mul.w	r3, r1, r3
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	7bfa      	ldrb	r2, [r7, #15]
 8002864:	f103 010a 	add.w	r1, r3, #10
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	4613      	mov	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	4403      	add	r3, r0
 8002874:	f503 737b 	add.w	r3, r3, #1004	@ 0x3ec
 8002878:	6019      	str	r1, [r3, #0]
			g->background[i].updateDelay 	= (rand()%6)+2; // def. (rand()%4)+2;
 800287a:	f005 fcfb 	bl	8008274 <rand>
 800287e:	4601      	mov	r1, r0
 8002880:	4b11      	ldr	r3, [pc, #68]	@ (80028c8 <GameAddBackground+0xd8>)
 8002882:	fb83 3201 	smull	r3, r2, r3, r1
 8002886:	17cb      	asrs	r3, r1, #31
 8002888:	1ad2      	subs	r2, r2, r3
 800288a:	4613      	mov	r3, r2
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	4413      	add	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	1aca      	subs	r2, r1, r3
 8002894:	7bf9      	ldrb	r1, [r7, #15]
 8002896:	3202      	adds	r2, #2
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	460b      	mov	r3, r1
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	440b      	add	r3, r1
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4403      	add	r3, r0
 80028a4:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 80028a8:	601a      	str	r2, [r3, #0]

			break;
 80028aa:	e006      	b.n	80028ba <GameAddBackground+0xca>
	for(i = 0; i < NUMBER_BACKGROUND; i++)
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
 80028ae:	3301      	adds	r3, #1
 80028b0:	73fb      	strb	r3, [r7, #15]
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	2b4f      	cmp	r3, #79	@ 0x4f
 80028b6:	d9a2      	bls.n	80027fe <GameAddBackground+0xe>
		}
	}
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	22b63cbf 	.word	0x22b63cbf
 80028c8:	2aaaaaab 	.word	0x2aaaaaab

080028cc <GameAddBonus>:

void GameAddBonus(GameCtx* g, int x, int y){
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
	 */

	uint8_t i;
	int bonus_type;

	for (i = 0; i < NUMBER_BONUS; i++)
 80028d8:	2300      	movs	r3, #0
 80028da:	75fb      	strb	r3, [r7, #23]
 80028dc:	e07e      	b.n	80029dc <GameAddBonus+0x110>
	{
		if (!g->bonuses[i].active)
 80028de:	7dfa      	ldrb	r2, [r7, #23]
 80028e0:	68f9      	ldr	r1, [r7, #12]
 80028e2:	4613      	mov	r3, r2
 80028e4:	00db      	lsls	r3, r3, #3
 80028e6:	1a9b      	subs	r3, r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	440b      	add	r3, r1
 80028ec:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	f083 0301 	eor.w	r3, r3, #1
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d06c      	beq.n	80029d6 <GameAddBonus+0x10a>
		{
			g->bonuses[i].active = true;
 80028fc:	7dfa      	ldrb	r2, [r7, #23]
 80028fe:	68f9      	ldr	r1, [r7, #12]
 8002900:	4613      	mov	r3, r2
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	1a9b      	subs	r3, r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	440b      	add	r3, r1
 800290a:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 800290e:	2201      	movs	r2, #1
 8002910:	701a      	strb	r2, [r3, #0]
			g->bonuses[i].x = x;
 8002912:	7dfa      	ldrb	r2, [r7, #23]
 8002914:	68f9      	ldr	r1, [r7, #12]
 8002916:	4613      	mov	r3, r2
 8002918:	00db      	lsls	r3, r3, #3
 800291a:	1a9b      	subs	r3, r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	440b      	add	r3, r1
 8002920:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 8002924:	68ba      	ldr	r2, [r7, #8]
 8002926:	601a      	str	r2, [r3, #0]
			g->bonuses[i].y = y;
 8002928:	7dfa      	ldrb	r2, [r7, #23]
 800292a:	68f9      	ldr	r1, [r7, #12]
 800292c:	4613      	mov	r3, r2
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	1a9b      	subs	r3, r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	440b      	add	r3, r1
 8002936:	f603 2348 	addw	r3, r3, #2632	@ 0xa48
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	601a      	str	r2, [r3, #0]
			g->bonuses[i].updateDelay = 3;
 800293e:	7dfa      	ldrb	r2, [r7, #23]
 8002940:	68f9      	ldr	r1, [r7, #12]
 8002942:	4613      	mov	r3, r2
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	1a9b      	subs	r3, r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	440b      	add	r3, r1
 800294c:	f603 2358 	addw	r3, r3, #2648	@ 0xa58
 8002950:	2203      	movs	r2, #3
 8002952:	601a      	str	r2, [r3, #0]

			bonus_type = rand()%100;
 8002954:	f005 fc8e 	bl	8008274 <rand>
 8002958:	4603      	mov	r3, r0
 800295a:	4a25      	ldr	r2, [pc, #148]	@ (80029f0 <GameAddBonus+0x124>)
 800295c:	fb82 1203 	smull	r1, r2, r2, r3
 8002960:	1151      	asrs	r1, r2, #5
 8002962:	17da      	asrs	r2, r3, #31
 8002964:	1a8a      	subs	r2, r1, r2
 8002966:	2164      	movs	r1, #100	@ 0x64
 8002968:	fb01 f202 	mul.w	r2, r1, r2
 800296c:	1a9b      	subs	r3, r3, r2
 800296e:	613b      	str	r3, [r7, #16]

			if(bonus_type > 30)
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	2b1e      	cmp	r3, #30
 8002974:	dd15      	ble.n	80029a2 <GameAddBonus+0xd6>
			{
				g->bonuses[i].bitMap = bonus_live_map;
 8002976:	7dfa      	ldrb	r2, [r7, #23]
 8002978:	68f9      	ldr	r1, [r7, #12]
 800297a:	4613      	mov	r3, r2
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	1a9b      	subs	r3, r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	440b      	add	r3, r1
 8002984:	f503 6325 	add.w	r3, r3, #2640	@ 0xa50
 8002988:	4a1a      	ldr	r2, [pc, #104]	@ (80029f4 <GameAddBonus+0x128>)
 800298a:	601a      	str	r2, [r3, #0]
				g->bonuses[i].type = ST_Normal;
 800298c:	7dfa      	ldrb	r2, [r7, #23]
 800298e:	68f9      	ldr	r1, [r7, #12]
 8002990:	4613      	mov	r3, r2
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	1a9b      	subs	r3, r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	f603 234c 	addw	r3, r3, #2636	@ 0xa4c
 800299e:	2200      	movs	r2, #0
 80029a0:	701a      	strb	r2, [r3, #0]
			}
			if(bonus_type < 30)
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	2b1d      	cmp	r3, #29
 80029a6:	dc1e      	bgt.n	80029e6 <GameAddBonus+0x11a>
			{
				g->bonuses[i].bitMap = bonus_tracker_shoot_map;
 80029a8:	7dfa      	ldrb	r2, [r7, #23]
 80029aa:	68f9      	ldr	r1, [r7, #12]
 80029ac:	4613      	mov	r3, r2
 80029ae:	00db      	lsls	r3, r3, #3
 80029b0:	1a9b      	subs	r3, r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	440b      	add	r3, r1
 80029b6:	f503 6325 	add.w	r3, r3, #2640	@ 0xa50
 80029ba:	4a0f      	ldr	r2, [pc, #60]	@ (80029f8 <GameAddBonus+0x12c>)
 80029bc:	601a      	str	r2, [r3, #0]
				g->bonuses[i].type = ST_Tracker;
 80029be:	7dfa      	ldrb	r2, [r7, #23]
 80029c0:	68f9      	ldr	r1, [r7, #12]
 80029c2:	4613      	mov	r3, r2
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	1a9b      	subs	r3, r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	f603 234c 	addw	r3, r3, #2636	@ 0xa4c
 80029d0:	2201      	movs	r2, #1
 80029d2:	701a      	strb	r2, [r3, #0]
			}
			return;
 80029d4:	e007      	b.n	80029e6 <GameAddBonus+0x11a>
	for (i = 0; i < NUMBER_BONUS; i++)
 80029d6:	7dfb      	ldrb	r3, [r7, #23]
 80029d8:	3301      	adds	r3, #1
 80029da:	75fb      	strb	r3, [r7, #23]
 80029dc:	7dfb      	ldrb	r3, [r7, #23]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	f67f af7d 	bls.w	80028de <GameAddBonus+0x12>
 80029e4:	e000      	b.n	80029e8 <GameAddBonus+0x11c>
			return;
 80029e6:	bf00      	nop
		}
	}
}
 80029e8:	3718      	adds	r7, #24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	51eb851f 	.word	0x51eb851f
 80029f4:	0800a724 	.word	0x0800a724
 80029f8:	0800a72c 	.word	0x0800a72c

080029fc <GameUpdateBonus>:

void GameUpdateBonus(GameCtx* g){
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
	/*
		 * Checking whether a player has hovered over a bonus.
		 * Moving a bonus on the map
		 * */
		int i = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	60fb      	str	r3, [r7, #12]

		//Check duration of st_tracekr if active

		if(g->player.bonusDuration > 0)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a1b      	ldr	r3, [r3, #32]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	dd04      	ble.n	8002a1a <GameUpdateBonus+0x1e>
			g->player.bonusDuration -= 1;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6a1b      	ldr	r3, [r3, #32]
 8002a14:	1e5a      	subs	r2, r3, #1
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	621a      	str	r2, [r3, #32]
		if(g->player.bonusDuration == 0 && g->player.shootType == ST_Tracker)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d106      	bne.n	8002a30 <GameUpdateBonus+0x34>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	7f1b      	ldrb	r3, [r3, #28]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d102      	bne.n	8002a30 <GameUpdateBonus+0x34>
			g->player.shootType = ST_Normal;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	771a      	strb	r2, [r3, #28]

		// Checking whether a player has hovered over a bonus
		for (i = 0; i < NUMBER_BONUS; i++)
 8002a30:	2300      	movs	r3, #0
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	e12f      	b.n	8002c96 <GameUpdateBonus+0x29a>
		{
			if(g->bonuses[i].active)
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	00db      	lsls	r3, r3, #3
 8002a3e:	1a9b      	subs	r3, r3, r2
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	440b      	add	r3, r1
 8002a44:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 8120 	beq.w	8002c90 <GameUpdateBonus+0x294>
			{
				g->bonuses[i].nextUpdate -= 1;
 8002a50:	6879      	ldr	r1, [r7, #4]
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	4613      	mov	r3, r2
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	1a9b      	subs	r3, r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	f603 2354 	addw	r3, r3, #2644	@ 0xa54
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	1e59      	subs	r1, r3, #1
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	68fa      	ldr	r2, [r7, #12]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	00db      	lsls	r3, r3, #3
 8002a6e:	1a9b      	subs	r3, r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4403      	add	r3, r0
 8002a74:	f603 2354 	addw	r3, r3, #2644	@ 0xa54
 8002a78:	6019      	str	r1, [r3, #0]
				if(g->bonuses[i].nextUpdate <= 0)
 8002a7a:	6879      	ldr	r1, [r7, #4]
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	1a9b      	subs	r3, r3, r2
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	440b      	add	r3, r1
 8002a88:	f603 2354 	addw	r3, r3, #2644	@ 0xa54
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f300 80fe 	bgt.w	8002c90 <GameUpdateBonus+0x294>
				{
					if(g->bonuses[i].active)
 8002a94:	6879      	ldr	r1, [r7, #4]
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	1a9b      	subs	r3, r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 80f1 	beq.w	8002c90 <GameUpdateBonus+0x294>
					{
						g->bonuses[i].nextUpdate = g->bonuses[i].updateDelay;
 8002aae:	6879      	ldr	r1, [r7, #4]
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	1a9b      	subs	r3, r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	440b      	add	r3, r1
 8002abc:	f603 2358 	addw	r3, r3, #2648	@ 0xa58
 8002ac0:	6819      	ldr	r1, [r3, #0]
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	4403      	add	r3, r0
 8002ad0:	f603 2354 	addw	r3, r3, #2644	@ 0xa54
 8002ad4:	6019      	str	r1, [r3, #0]

						if (Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x, g->player.y) 	||
 8002ad6:	6879      	ldr	r1, [r7, #4]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	4613      	mov	r3, r2
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	1a9b      	subs	r3, r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	4613      	mov	r3, r2
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	1a9b      	subs	r3, r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	f603 2348 	addw	r3, r3, #2632	@ 0xa48
 8002afc:	6819      	ldr	r1, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f000 fa3d 	bl	8002f84 <Colliding>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d15a      	bne.n	8002bc6 <GameUpdateBonus+0x1ca>
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x, g->player.y+5) 	||
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	4613      	mov	r3, r2
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	1a9b      	subs	r3, r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 8002b22:	6818      	ldr	r0, [r3, #0]
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	1a9b      	subs	r3, r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	f603 2348 	addw	r3, r3, #2632	@ 0xa48
 8002b36:	6819      	ldr	r1, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	3305      	adds	r3, #5
 8002b42:	f000 fa1f 	bl	8002f84 <Colliding>
 8002b46:	4603      	mov	r3, r0
						if (Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x, g->player.y) 	||
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d13c      	bne.n	8002bc6 <GameUpdateBonus+0x1ca>
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x+7, g->player.y)	||
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	4613      	mov	r3, r2
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	1a9b      	subs	r3, r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 8002b5e:	6818      	ldr	r0, [r3, #0]
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	4613      	mov	r3, r2
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	1a9b      	subs	r3, r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	440b      	add	r3, r1
 8002b6e:	f603 2348 	addw	r3, r3, #2632	@ 0xa48
 8002b72:	6819      	ldr	r1, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	1dda      	adds	r2, r3, #7
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f000 fa01 	bl	8002f84 <Colliding>
 8002b82:	4603      	mov	r3, r0
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x, g->player.y+5) 	||
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d11e      	bne.n	8002bc6 <GameUpdateBonus+0x1ca>
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x+7, g->player.y+5)
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	1a9b      	subs	r3, r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 8002b9a:	6818      	ldr	r0, [r3, #0]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	00db      	lsls	r3, r3, #3
 8002ba4:	1a9b      	subs	r3, r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	440b      	add	r3, r1
 8002baa:	f603 2348 	addw	r3, r3, #2632	@ 0xa48
 8002bae:	6819      	ldr	r1, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	1dda      	adds	r2, r3, #7
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	3305      	adds	r3, #5
 8002bbc:	f000 f9e2 	bl	8002f84 <Colliding>
 8002bc0:	4603      	mov	r3, r0
							Colliding(g->bonuses[i].x,g->bonuses[i].y, g->player.x+7, g->player.y)	||
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d037      	beq.n	8002c36 <GameUpdateBonus+0x23a>
							)
						{
							switch(g->bonuses[i].type)
 8002bc6:	6879      	ldr	r1, [r7, #4]
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	1a9b      	subs	r3, r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	f603 234c 	addw	r3, r3, #2636	@ 0xa4c
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <GameUpdateBonus+0x1e8>
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d011      	beq.n	8002c06 <GameUpdateBonus+0x20a>
 8002be2:	e028      	b.n	8002c36 <GameUpdateBonus+0x23a>
							{
							case BT_Live:
								g->player.lives += 1;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	1c5a      	adds	r2, r3, #1
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	611a      	str	r2, [r3, #16]
								g->bonuses[i].active = false;
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 8002c00:	2200      	movs	r2, #0
 8002c02:	701a      	strb	r2, [r3, #0]
								break;
 8002c04:	e017      	b.n	8002c36 <GameUpdateBonus+0x23a>
							case BT_TrackerShot:
								g->player.shootType = ST_Tracker;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	771a      	strb	r2, [r3, #28]
								g->player.bonusDuration = BONUS_DURATION + (g->player.level * 50);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	2232      	movs	r2, #50	@ 0x32
 8002c12:	fb02 f303 	mul.w	r3, r2, r3
 8002c16:	f103 0296 	add.w	r2, r3, #150	@ 0x96
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	621a      	str	r2, [r3, #32]
								g->bonuses[i].active = false;
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	4613      	mov	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	1a9b      	subs	r3, r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 8002c30:	2200      	movs	r2, #0
 8002c32:	701a      	strb	r2, [r3, #0]
								break;
 8002c34:	bf00      	nop
							}

						}

						g->bonuses[i].x -= 1;
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	440b      	add	r3, r1
 8002c44:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	1e59      	subs	r1, r3, #1
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	4613      	mov	r3, r2
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	1a9b      	subs	r3, r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4403      	add	r3, r0
 8002c5a:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 8002c5e:	6019      	str	r1, [r3, #0]
						if(g->bonuses[i].x <= -2){
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	4613      	mov	r3, r2
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	1a9b      	subs	r3, r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	f603 2344 	addw	r3, r3, #2628	@ 0xa44
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c78:	da0a      	bge.n	8002c90 <GameUpdateBonus+0x294>
							g->bonuses[i].active = false;
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	1a9b      	subs	r3, r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	440b      	add	r3, r1
 8002c88:	f503 6324 	add.w	r3, r3, #2624	@ 0xa40
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < NUMBER_BONUS; i++)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	3301      	adds	r3, #1
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	f77f aecc 	ble.w	8002a36 <GameUpdateBonus+0x3a>
						}
					}
				}
			}
		}
}
 8002c9e:	bf00      	nop
 8002ca0:	bf00      	nop
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <GameShot>:

void GameShot(GameCtx* g){
 8002ca8:	b5b0      	push	{r4, r5, r7, lr}
 8002caa:	b08a      	sub	sp, #40	@ 0x28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
	/*
		 * Activate the shot in the player's shot table and set the initial parameters.
		 */
		uint8_t i;

		bool is_any_enemies_active = false;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

		int closest_enemy_number;
		double temp_distance;
		double smolest_distance = 500;
 8002cb6:	f04f 0200 	mov.w	r2, #0
 8002cba:	4b8d      	ldr	r3, [pc, #564]	@ (8002ef0 <GameShot+0x248>)
 8002cbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
		int random_tracking_number;

		for (i = 0; i < NUMBER_SHOTS; ++i)
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002cc6:	e105      	b.n	8002ed4 <GameShot+0x22c>
		{
			if (!g->shots[i].active)
 8002cc8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	3324      	adds	r3, #36	@ 0x24
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	f083 0301 	eor.w	r3, r3, #1
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f000 80f1 	beq.w	8002eca <GameShot+0x222>
			{
				g->shots[i].active = true;
 8002ce8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002cec:	6879      	ldr	r1, [r7, #4]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	4413      	add	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	440b      	add	r3, r1
 8002cf8:	3324      	adds	r3, #36	@ 0x24
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	701a      	strb	r2, [r3, #0]
				g->shots[i].x = 11;
 8002cfe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	3328      	adds	r3, #40	@ 0x28
 8002d10:	220b      	movs	r2, #11
 8002d12:	601a      	str	r2, [r3, #0]
				g->shots[i].y = g->player.y + 5;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002d1c:	1d59      	adds	r1, r3, #5
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	4413      	add	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4403      	add	r3, r0
 8002d2a:	332c      	adds	r3, #44	@ 0x2c
 8002d2c:	6019      	str	r1, [r3, #0]

				//Setting the type of shot
				switch(g->player.shootType)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	7f1b      	ldrb	r3, [r3, #28]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <GameShot+0x94>
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d00c      	beq.n	8002d54 <GameShot+0xac>
						// If you haven't found a target act like a normal shot
						g->shots[i].type = ST_Normal;
					}
					break;
				}
				return;
 8002d3a:	e0d0      	b.n	8002ede <GameShot+0x236>
					g->shots[i].type = ST_Normal;
 8002d3c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002d40:	6879      	ldr	r1, [r7, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	3330      	adds	r3, #48	@ 0x30
 8002d4e:	2200      	movs	r2, #0
 8002d50:	701a      	strb	r2, [r3, #0]
					break;
 8002d52:	e0b9      	b.n	8002ec8 <GameShot+0x220>
					for(int j = 0; j < NUMBER_ENEMIES; j++)
 8002d54:	2300      	movs	r3, #0
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	e073      	b.n	8002e42 <GameShot+0x19a>
						if(g->enemies[j].active && !g->enemies[j].trackedByMissile)
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	697a      	ldr	r2, [r7, #20]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	4413      	add	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d064      	beq.n	8002e3c <GameShot+0x194>
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	697a      	ldr	r2, [r7, #20]
 8002d76:	4613      	mov	r3, r2
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	4413      	add	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	440b      	add	r3, r1
 8002d80:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	f083 0301 	eor.w	r3, r3, #1
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d055      	beq.n	8002e3c <GameShot+0x194>
							is_any_enemies_active = true;
 8002d90:	2301      	movs	r3, #1
 8002d92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
							temp_distance = sqrt(pow(g->enemies[j].x - g->player.x, 2) + pow(g->enemies[j].y - g->player.y, 2));
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	4413      	add	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	440b      	add	r3, r1
 8002da4:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fd fbaf 	bl	8000514 <__aeabi_i2d>
 8002db6:	4602      	mov	r2, r0
 8002db8:	460b      	mov	r3, r1
 8002dba:	ed9f 1b4b 	vldr	d1, [pc, #300]	@ 8002ee8 <GameShot+0x240>
 8002dbe:	ec43 2b10 	vmov	d0, r2, r3
 8002dc2:	f006 fa33 	bl	800922c <pow>
 8002dc6:	ec55 4b10 	vmov	r4, r5, d0
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	4413      	add	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7fd fb95 	bl	8000514 <__aeabi_i2d>
 8002dea:	4602      	mov	r2, r0
 8002dec:	460b      	mov	r3, r1
 8002dee:	ed9f 1b3e 	vldr	d1, [pc, #248]	@ 8002ee8 <GameShot+0x240>
 8002df2:	ec43 2b10 	vmov	d0, r2, r3
 8002df6:	f006 fa19 	bl	800922c <pow>
 8002dfa:	ec53 2b10 	vmov	r2, r3, d0
 8002dfe:	4620      	mov	r0, r4
 8002e00:	4629      	mov	r1, r5
 8002e02:	f7fd fa3b 	bl	800027c <__adddf3>
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	ec43 2b17 	vmov	d7, r2, r3
 8002e0e:	eeb0 0a47 	vmov.f32	s0, s14
 8002e12:	eef0 0a67 	vmov.f32	s1, s15
 8002e16:	f006 fa79 	bl	800930c <sqrt>
 8002e1a:	ed87 0b02 	vstr	d0, [r7, #8]
							if (temp_distance < smolest_distance)
 8002e1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e26:	f7fd fe51 	bl	8000acc <__aeabi_dcmplt>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <GameShot+0x194>
								smolest_distance = temp_distance;
 8002e30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e34:	e9c7 2306 	strd	r2, r3, [r7, #24]
								closest_enemy_number = j;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	623b      	str	r3, [r7, #32]
					for(int j = 0; j < NUMBER_ENEMIES; j++)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	2b09      	cmp	r3, #9
 8002e46:	dd88      	ble.n	8002d5a <GameShot+0xb2>
					if(is_any_enemies_active)
 8002e48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d02f      	beq.n	8002eb0 <GameShot+0x208>
						random_tracking_number = rand();
 8002e50:	f005 fa10 	bl	8008274 <rand>
 8002e54:	6138      	str	r0, [r7, #16]
						g->enemies[closest_enemy_number].trackNumber = random_tracking_number;
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	6a3a      	ldr	r2, [r7, #32]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4413      	add	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	440b      	add	r3, r1
 8002e64:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	601a      	str	r2, [r3, #0]
						g->enemies[closest_enemy_number].trackedByMissile = true;
 8002e6c:	6879      	ldr	r1, [r7, #4]
 8002e6e:	6a3a      	ldr	r2, [r7, #32]
 8002e70:	4613      	mov	r3, r2
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	4413      	add	r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8002e7e:	2201      	movs	r2, #1
 8002e80:	701a      	strb	r2, [r3, #0]
						g->shots[i].type = ST_Tracker;
 8002e82:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	3330      	adds	r3, #48	@ 0x30
 8002e94:	2201      	movs	r2, #1
 8002e96:	701a      	strb	r2, [r3, #0]
						g->shots[i].trackNumber = random_tracking_number;
 8002e98:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002e9c:	6879      	ldr	r1, [r7, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	440b      	add	r3, r1
 8002ea8:	3334      	adds	r3, #52	@ 0x34
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	601a      	str	r2, [r3, #0]
					break;
 8002eae:	e00a      	b.n	8002ec6 <GameShot+0x21e>
						g->shots[i].type = ST_Normal;
 8002eb0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	3330      	adds	r3, #48	@ 0x30
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	701a      	strb	r2, [r3, #0]
					break;
 8002ec6:	bf00      	nop
				return;
 8002ec8:	e009      	b.n	8002ede <GameShot+0x236>
		for (i = 0; i < NUMBER_SHOTS; ++i)
 8002eca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ed8:	2b18      	cmp	r3, #24
 8002eda:	f67f aef5 	bls.w	8002cc8 <GameShot+0x20>
			}
		}
}
 8002ede:	3728      	adds	r7, #40	@ 0x28
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ee4:	f3af 8000 	nop.w
 8002ee8:	00000000 	.word	0x00000000
 8002eec:	40000000 	.word	0x40000000
 8002ef0:	407f4000 	.word	0x407f4000

08002ef4 <GameShotBoss>:

void GameShotBoss(GameCtx* g){
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
	/*
		 * Handling boss shots.
		 */
		uint8_t i;

		for (i = 0; i < NUMBER_BOSS_SHOTS; ++i)
 8002efc:	2300      	movs	r3, #0
 8002efe:	73fb      	strb	r3, [r7, #15]
 8002f00:	e038      	b.n	8002f74 <GameShotBoss+0x80>
		{
			if (!g->bossShots[i].active)
 8002f02:	7bfa      	ldrb	r2, [r7, #15]
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	4413      	add	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	440b      	add	r3, r1
 8002f10:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	f083 0301 	eor.w	r3, r3, #1
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d026      	beq.n	8002f6e <GameShotBoss+0x7a>
			{
				g->bossShots[i].active = true;
 8002f20:	7bfa      	ldrb	r2, [r7, #15]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8002f32:	2201      	movs	r2, #1
 8002f34:	701a      	strb	r2, [r3, #0]
				g->bossShots[i].x = g->boss.x;
 8002f36:	7bfa      	ldrb	r2, [r7, #15]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f8d3 1a28 	ldr.w	r1, [r3, #2600]	@ 0xa28
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	4613      	mov	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4403      	add	r3, r0
 8002f4a:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8002f4e:	6019      	str	r1, [r3, #0]
				g->bossShots[i].y = g->boss.y + 5;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f8d3 3a2c 	ldr.w	r3, [r3, #2604]	@ 0xa2c
 8002f56:	7bfa      	ldrb	r2, [r7, #15]
 8002f58:	1d59      	adds	r1, r3, #5
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4403      	add	r3, r0
 8002f66:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8002f6a:	6019      	str	r1, [r3, #0]
				return;
 8002f6c:	e005      	b.n	8002f7a <GameShotBoss+0x86>
		for (i = 0; i < NUMBER_BOSS_SHOTS; ++i)
 8002f6e:	7bfb      	ldrb	r3, [r7, #15]
 8002f70:	3301      	adds	r3, #1
 8002f72:	73fb      	strb	r3, [r7, #15]
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	2b04      	cmp	r3, #4
 8002f78:	d9c3      	bls.n	8002f02 <GameShotBoss+0xe>
			}
		}
}
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <Colliding>:

bool Colliding(int x0, int y0, int x1, int y1){
 8002f84:	b480      	push	{r7}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	603b      	str	r3, [r7, #0]
	/*
		 * Checking whether objects collide with each other.
		 */
		int dx = abs(x0 - x1);
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	bfb8      	it	lt
 8002f9c:	425b      	neglt	r3, r3
 8002f9e:	617b      	str	r3, [r7, #20]
		int dy = abs(y0 - y1);
 8002fa0:	68ba      	ldr	r2, [r7, #8]
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	bfb8      	it	lt
 8002faa:	425b      	neglt	r3, r3
 8002fac:	613b      	str	r3, [r7, #16]
		return dx < 6 && dy < 9;
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	2b05      	cmp	r3, #5
 8002fb2:	dc04      	bgt.n	8002fbe <Colliding+0x3a>
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	2b08      	cmp	r3, #8
 8002fb8:	dc01      	bgt.n	8002fbe <Colliding+0x3a>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <Colliding+0x3c>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	b2db      	uxtb	r3, r3
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	371c      	adds	r7, #28
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
	...

08002fd4 <GameAddEnemy>:

void GameAddEnemy(GameCtx* g){
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
		 * Setting its initial parameters, i.e. position, refreshment, graphics, type.
		 */
		uint8_t i;
		uint8_t enemy_type;

		for(i = 0; i < g->player.level; i++)
 8002fdc:	2300      	movs	r3, #0
 8002fde:	73fb      	strb	r3, [r7, #15]
 8002fe0:	e101      	b.n	80031e6 <GameAddEnemy+0x212>
		{
			if(!g->enemies[i].active)
 8002fe2:	7bfa      	ldrb	r2, [r7, #15]
 8002fe4:	6879      	ldr	r1, [r7, #4]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	00db      	lsls	r3, r3, #3
 8002fea:	4413      	add	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	440b      	add	r3, r1
 8002ff0:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	f083 0301 	eor.w	r3, r3, #1
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f000 80ef 	beq.w	80031e0 <GameAddEnemy+0x20c>
			{
				g->enemies[i].active = true;
 8003002:	7bfa      	ldrb	r2, [r7, #15]
 8003004:	6879      	ldr	r1, [r7, #4]
 8003006:	4613      	mov	r3, r2
 8003008:	00db      	lsls	r3, r3, #3
 800300a:	4413      	add	r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	440b      	add	r3, r1
 8003010:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003014:	2201      	movs	r2, #1
 8003016:	701a      	strb	r2, [r3, #0]
				g->enemies[i].x = SCREEN_WIDTH + 12;
 8003018:	7bfa      	ldrb	r2, [r7, #15]
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	4413      	add	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800302a:	228c      	movs	r2, #140	@ 0x8c
 800302c:	601a      	str	r2, [r3, #0]
				g->enemies[i].y = ((rand()%(SCREEN_HEIGHT - 10))+10);
 800302e:	f005 f921 	bl	8008274 <rand>
 8003032:	4602      	mov	r2, r0
 8003034:	4b72      	ldr	r3, [pc, #456]	@ (8003200 <GameAddEnemy+0x22c>)
 8003036:	fb83 1302 	smull	r1, r3, r3, r2
 800303a:	1119      	asrs	r1, r3, #4
 800303c:	17d3      	asrs	r3, r2, #31
 800303e:	1acb      	subs	r3, r1, r3
 8003040:	2176      	movs	r1, #118	@ 0x76
 8003042:	fb01 f303 	mul.w	r3, r1, r3
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	7bfa      	ldrb	r2, [r7, #15]
 800304a:	f103 010a 	add.w	r1, r3, #10
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	4613      	mov	r3, r2
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4413      	add	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4403      	add	r3, r0
 800305a:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800305e:	6019      	str	r1, [r3, #0]
				g->enemies[i].trackedByMissile = false;
 8003060:	7bfa      	ldrb	r2, [r7, #15]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	4413      	add	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8003072:	2200      	movs	r2, #0
 8003074:	701a      	strb	r2, [r3, #0]
				g->enemies[i].trackNumber = 0;
 8003076:	7bfa      	ldrb	r2, [r7, #15]
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	4413      	add	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8003088:	2200      	movs	r2, #0
 800308a:	601a      	str	r2, [r3, #0]

				enemy_type = (rand()%100);
 800308c:	f005 f8f2 	bl	8008274 <rand>
 8003090:	4603      	mov	r3, r0
 8003092:	4a5c      	ldr	r2, [pc, #368]	@ (8003204 <GameAddEnemy+0x230>)
 8003094:	fb82 1203 	smull	r1, r2, r2, r3
 8003098:	1151      	asrs	r1, r2, #5
 800309a:	17da      	asrs	r2, r3, #31
 800309c:	1a8a      	subs	r2, r1, r2
 800309e:	2164      	movs	r1, #100	@ 0x64
 80030a0:	fb01 f202 	mul.w	r2, r1, r2
 80030a4:	1a9a      	subs	r2, r3, r2
 80030a6:	4613      	mov	r3, r2
 80030a8:	73bb      	strb	r3, [r7, #14]

				if((enemy_type > 50))
 80030aa:	7bbb      	ldrb	r3, [r7, #14]
 80030ac:	2b32      	cmp	r3, #50	@ 0x32
 80030ae:	d92b      	bls.n	8003108 <GameAddEnemy+0x134>
				{

					g->enemies[i].type = ET_Diver;
 80030b0:	7bfa      	ldrb	r2, [r7, #15]
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	4413      	add	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80030c2:	2200      	movs	r2, #0
 80030c4:	701a      	strb	r2, [r3, #0]
					g->enemies[i].updateDelay = (rand()%3);	//Speed setting (less = faster)
 80030c6:	f005 f8d5 	bl	8008274 <rand>
 80030ca:	4601      	mov	r1, r0
 80030cc:	7bf8      	ldrb	r0, [r7, #15]
 80030ce:	4b4e      	ldr	r3, [pc, #312]	@ (8003208 <GameAddEnemy+0x234>)
 80030d0:	fb83 3201 	smull	r3, r2, r3, r1
 80030d4:	17cb      	asrs	r3, r1, #31
 80030d6:	1ad2      	subs	r2, r2, r3
 80030d8:	4613      	mov	r3, r2
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	4413      	add	r3, r2
 80030de:	1aca      	subs	r2, r1, r3
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4603      	mov	r3, r0
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4403      	add	r3, r0
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80030f0:	601a      	str	r2, [r3, #0]
					g->enemies[i].bitMap = driver_map;
 80030f2:	7bfa      	ldrb	r2, [r7, #15]
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	4413      	add	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003104:	4a41      	ldr	r2, [pc, #260]	@ (800320c <GameAddEnemy+0x238>)
 8003106:	601a      	str	r2, [r3, #0]
				}
				if((enemy_type > 20 && enemy_type < 50) && (g->player.level > 4))
 8003108:	7bbb      	ldrb	r3, [r7, #14]
 800310a:	2b14      	cmp	r3, #20
 800310c:	d933      	bls.n	8003176 <GameAddEnemy+0x1a2>
 800310e:	7bbb      	ldrb	r3, [r7, #14]
 8003110:	2b31      	cmp	r3, #49	@ 0x31
 8003112:	d830      	bhi.n	8003176 <GameAddEnemy+0x1a2>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	2b04      	cmp	r3, #4
 800311a:	dd2c      	ble.n	8003176 <GameAddEnemy+0x1a2>
				{
					g->enemies[i].type = ET_Tracker;
 800311c:	7bfa      	ldrb	r2, [r7, #15]
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	4613      	mov	r3, r2
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	4413      	add	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800312e:	2201      	movs	r2, #1
 8003130:	701a      	strb	r2, [r3, #0]
					g->enemies[i].updateDelay = ((rand()%3)+1);
 8003132:	f005 f89f 	bl	8008274 <rand>
 8003136:	4601      	mov	r1, r0
 8003138:	4b33      	ldr	r3, [pc, #204]	@ (8003208 <GameAddEnemy+0x234>)
 800313a:	fb83 3201 	smull	r3, r2, r3, r1
 800313e:	17cb      	asrs	r3, r1, #31
 8003140:	1ad2      	subs	r2, r2, r3
 8003142:	4613      	mov	r3, r2
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	4413      	add	r3, r2
 8003148:	1aca      	subs	r2, r1, r3
 800314a:	7bf9      	ldrb	r1, [r7, #15]
 800314c:	3201      	adds	r2, #1
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	440b      	add	r3, r1
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4403      	add	r3, r0
 800315a:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 800315e:	601a      	str	r2, [r3, #0]
					g->enemies[i].bitMap = tracker_map;
 8003160:	7bfa      	ldrb	r2, [r7, #15]
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	4613      	mov	r3, r2
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	4413      	add	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003172:	4a27      	ldr	r2, [pc, #156]	@ (8003210 <GameAddEnemy+0x23c>)
 8003174:	601a      	str	r2, [r3, #0]
				}
				if((enemy_type < 20) && (g->player.level > 7))
 8003176:	7bbb      	ldrb	r3, [r7, #14]
 8003178:	2b13      	cmp	r3, #19
 800317a:	d83b      	bhi.n	80031f4 <GameAddEnemy+0x220>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	2b07      	cmp	r3, #7
 8003182:	dd37      	ble.n	80031f4 <GameAddEnemy+0x220>
				{
					g->enemies[i].type = ET_Bobber;
 8003184:	7bfa      	ldrb	r2, [r7, #15]
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	4413      	add	r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8003196:	2202      	movs	r2, #2
 8003198:	701a      	strb	r2, [r3, #0]
					g->enemies[i].updateDelay = ((rand()%3)+2);
 800319a:	f005 f86b 	bl	8008274 <rand>
 800319e:	4601      	mov	r1, r0
 80031a0:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <GameAddEnemy+0x234>)
 80031a2:	fb83 3201 	smull	r3, r2, r3, r1
 80031a6:	17cb      	asrs	r3, r1, #31
 80031a8:	1ad2      	subs	r2, r2, r3
 80031aa:	4613      	mov	r3, r2
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	4413      	add	r3, r2
 80031b0:	1aca      	subs	r2, r1, r3
 80031b2:	7bf9      	ldrb	r1, [r7, #15]
 80031b4:	3202      	adds	r2, #2
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	440b      	add	r3, r1
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4403      	add	r3, r0
 80031c2:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80031c6:	601a      	str	r2, [r3, #0]
					g->enemies[i].bitMap = bobber_map;
 80031c8:	7bfa      	ldrb	r2, [r7, #15]
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	4613      	mov	r3, r2
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	4413      	add	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	440b      	add	r3, r1
 80031d6:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80031da:	4a0e      	ldr	r2, [pc, #56]	@ (8003214 <GameAddEnemy+0x240>)
 80031dc:	601a      	str	r2, [r3, #0]
				}
				break;
 80031de:	e009      	b.n	80031f4 <GameAddEnemy+0x220>
		for(i = 0; i < g->player.level; i++)
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	3301      	adds	r3, #1
 80031e4:	73fb      	strb	r3, [r7, #15]
 80031e6:	7bfa      	ldrb	r2, [r7, #15]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	f6ff aef8 	blt.w	8002fe2 <GameAddEnemy+0xe>
			}
		}
}
 80031f2:	e000      	b.n	80031f6 <GameAddEnemy+0x222>
				break;
 80031f4:	bf00      	nop
}
 80031f6:	bf00      	nop
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	22b63cbf 	.word	0x22b63cbf
 8003204:	51eb851f 	.word	0x51eb851f
 8003208:	55555556 	.word	0x55555556
 800320c:	0800a6b8 	.word	0x0800a6b8
 8003210:	0800a6b0 	.word	0x0800a6b0
 8003214:	0800a6c0 	.word	0x0800a6c0

08003218 <InputInit>:

/*
 * @brief Assignment of input data
 *
 */
void InputInit(ADC_HandleTypeDef* hadc, GPIO_TypeDef* btnPort, uint16_t btnPin){
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	4613      	mov	r3, r2
 8003224:	80fb      	strh	r3, [r7, #6]

	_hadc = hadc;
 8003226:	4a07      	ldr	r2, [pc, #28]	@ (8003244 <InputInit+0x2c>)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6013      	str	r3, [r2, #0]
	_btnPort = btnPort;
 800322c:	4a06      	ldr	r2, [pc, #24]	@ (8003248 <InputInit+0x30>)
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	6013      	str	r3, [r2, #0]
	_btnPin = btnPin;
 8003232:	4a06      	ldr	r2, [pc, #24]	@ (800324c <InputInit+0x34>)
 8003234:	88fb      	ldrh	r3, [r7, #6]
 8003236:	8013      	strh	r3, [r2, #0]
}
 8003238:	bf00      	nop
 800323a:	3714      	adds	r7, #20
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	20000b34 	.word	0x20000b34
 8003248:	20000b38 	.word	0x20000b38
 800324c:	20000b3c 	.word	0x20000b3c

08003250 <InputRead>:

/*
 * @brief Reading and returning current states
 */
InputSnapshot InputRead (void){
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]

	InputSnapshot snap;
	snap.joystickYValue = HAL_ADC_GetValue(_hadc);
 8003258:	4b17      	ldr	r3, [pc, #92]	@ (80032b8 <InputRead+0x68>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f001 fb72 	bl	8004946 <HAL_ADC_GetValue>
 8003262:	4603      	mov	r3, r0
 8003264:	60bb      	str	r3, [r7, #8]

	// Removal of button repetition
	_curentBtnState = HAL_GPIO_ReadPin(_btnPort, _btnPin);
 8003266:	4b15      	ldr	r3, [pc, #84]	@ (80032bc <InputRead+0x6c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a15      	ldr	r2, [pc, #84]	@ (80032c0 <InputRead+0x70>)
 800326c:	8812      	ldrh	r2, [r2, #0]
 800326e:	4611      	mov	r1, r2
 8003270:	4618      	mov	r0, r3
 8003272:	f002 fd7d 	bl	8005d70 <HAL_GPIO_ReadPin>
 8003276:	4603      	mov	r3, r0
 8003278:	461a      	mov	r2, r3
 800327a:	4b12      	ldr	r3, [pc, #72]	@ (80032c4 <InputRead+0x74>)
 800327c:	701a      	strb	r2, [r3, #0]

	if(_curentBtnState && !_lastBtnState){
 800327e:	4b11      	ldr	r3, [pc, #68]	@ (80032c4 <InputRead+0x74>)
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d006      	beq.n	8003294 <InputRead+0x44>
 8003286:	4b10      	ldr	r3, [pc, #64]	@ (80032c8 <InputRead+0x78>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d102      	bne.n	8003294 <InputRead+0x44>
		snap.btn1State = GPIO_PIN_SET;
 800328e:	2301      	movs	r3, #1
 8003290:	733b      	strb	r3, [r7, #12]
 8003292:	e001      	b.n	8003298 <InputRead+0x48>
	} else {
		snap.btn1State = GPIO_PIN_RESET;
 8003294:	2300      	movs	r3, #0
 8003296:	733b      	strb	r3, [r7, #12]
	}
	_lastBtnState = _curentBtnState;
 8003298:	4b0a      	ldr	r3, [pc, #40]	@ (80032c4 <InputRead+0x74>)
 800329a:	781a      	ldrb	r2, [r3, #0]
 800329c:	4b0a      	ldr	r3, [pc, #40]	@ (80032c8 <InputRead+0x78>)
 800329e:	701a      	strb	r2, [r3, #0]

	return snap;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	461a      	mov	r2, r3
 80032a4:	f107 0308 	add.w	r3, r7, #8
 80032a8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80032ac:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	3710      	adds	r7, #16
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	20000b34 	.word	0x20000b34
 80032bc:	20000b38 	.word	0x20000b38
 80032c0:	20000b3c 	.word	0x20000b3c
 80032c4:	20000b3e 	.word	0x20000b3e
 80032c8:	20000001 	.word	0x20000001

080032cc <itoa>:
* \param [in] base the base of conversion
* \return pointer to \em buffer
*//*-------------------------------------------------------------------------*/

char* itoa(int value, char* buffer, int base)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b088      	sub	sp, #32
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
	static const char digits[]="0123456789abcdef";

	char* buffer_copy=buffer;
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	61bb      	str	r3, [r7, #24]
	int32_t sign=0;
 80032dc:	2300      	movs	r3, #0
 80032de:	61fb      	str	r3, [r7, #28]
	int32_t quot,rem;

	if ((base>=2)&&(base<=16))				// is the base valid?
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	dd36      	ble.n	8003354 <itoa+0x88>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b10      	cmp	r3, #16
 80032ea:	dc33      	bgt.n	8003354 <itoa+0x88>
	{
		if (base == 10 && (sign = value) < 0)// negative value and base == 10? store the copy (sign)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b0a      	cmp	r3, #10
 80032f0:	d107      	bne.n	8003302 <itoa+0x36>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	da02      	bge.n	8003302 <itoa+0x36>
			value = -value;					// make it positive
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	425b      	negs	r3, r3
 8003300:	60fb      	str	r3, [r7, #12]

		do
		{
			quot=value/base;				// calculate quotient and remainder
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	fb92 f3f3 	sdiv	r3, r2, r3
 800330a:	617b      	str	r3, [r7, #20]
			rem=value%base;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	fb93 f2f2 	sdiv	r2, r3, r2
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	fb01 f202 	mul.w	r2, r1, r2
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	613b      	str	r3, [r7, #16]
			*buffer++ = digits[rem];		// append the remainder to the string
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	1c5a      	adds	r2, r3, #1
 8003322:	60ba      	str	r2, [r7, #8]
 8003324:	490f      	ldr	r1, [pc, #60]	@ (8003364 <itoa+0x98>)
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	440a      	add	r2, r1
 800332a:	7812      	ldrb	r2, [r2, #0]
 800332c:	701a      	strb	r2, [r3, #0]
		} while ((value=quot));				// loop while there is something to convert
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1e4      	bne.n	8003302 <itoa+0x36>

		if (sign<0)							// was the value negative?
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	2b00      	cmp	r3, #0
 800333c:	da04      	bge.n	8003348 <itoa+0x7c>
			*buffer++='-';					// append the sign
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	1c5a      	adds	r2, r3, #1
 8003342:	60ba      	str	r2, [r7, #8]
 8003344:	222d      	movs	r2, #45	@ 0x2d
 8003346:	701a      	strb	r2, [r3, #0]

		__reverse(buffer_copy,buffer-1);		// reverse the string
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	3b01      	subs	r3, #1
 800334c:	4619      	mov	r1, r3
 800334e:	69b8      	ldr	r0, [r7, #24]
 8003350:	f000 f80a 	bl	8003368 <__reverse>
	}

	*buffer='\0';
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2200      	movs	r2, #0
 8003358:	701a      	strb	r2, [r3, #0]
	return buffer_copy;
 800335a:	69bb      	ldr	r3, [r7, #24]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3720      	adds	r7, #32
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	0800a734 	.word	0x0800a734

08003368 <__reverse>:
* \param [in,out] begin pointer to the beginning of the string
* \param [in,out] end pointer to the end of the string
*//*-------------------------------------------------------------------------*/

static void __reverse(char* begin,char* end)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
	char temp;

	while (end>begin)
 8003372:	e00d      	b.n	8003390 <__reverse+0x28>
	{
		temp=*end;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	73fb      	strb	r3, [r7, #15]
		*end--=*begin;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	1e5a      	subs	r2, r3, #1
 800337e:	603a      	str	r2, [r7, #0]
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	7812      	ldrb	r2, [r2, #0]
 8003384:	701a      	strb	r2, [r3, #0]
		*begin++=temp;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	607a      	str	r2, [r7, #4]
 800338c:	7bfa      	ldrb	r2, [r7, #15]
 800338e:	701a      	strb	r2, [r3, #0]
	while (end>begin)
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	429a      	cmp	r2, r3
 8003396:	d8ed      	bhi.n	8003374 <__reverse+0xc>
	}
}
 8003398:	bf00      	nop
 800339a:	bf00      	nop
 800339c:	3714      	adds	r7, #20
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80033a8:	b590      	push	{r4, r7, lr}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033ae:	f000 feb2 	bl	8004116 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033b2:	f000 f86f 	bl	8003494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033b6:	f000 f9db 	bl	8003770 <MX_GPIO_Init>
  MX_DMA_Init();
 80033ba:	f000 f9c1 	bl	8003740 <MX_DMA_Init>
  MX_ADC1_Init();
 80033be:	f000 f8e7 	bl	8003590 <MX_ADC1_Init>
  MX_SPI1_Init();
 80033c2:	f000 f949 	bl	8003658 <MX_SPI1_Init>
  MX_TIM6_Init();
 80033c6:	f000 f985 	bl	80036d4 <MX_TIM6_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80033ca:	f000 f8c5 	bl	8003558 <MX_NVIC_Init>

//  // Konfiguracja ADC z DMA
//  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 2);

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80033ce:	217f      	movs	r1, #127	@ 0x7f
 80033d0:	4829      	ldr	r0, [pc, #164]	@ (8003478 <main+0xd0>)
 80033d2:	f001 ffb9 	bl	8005348 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 80033d6:	4828      	ldr	r0, [pc, #160]	@ (8003478 <main+0xd0>)
 80033d8:	f001 fa52 	bl	8004880 <HAL_ADC_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 80033dc:	4827      	ldr	r0, [pc, #156]	@ (800347c <main+0xd4>)
 80033de:	f004 fcd1 	bl	8007d84 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SSD1327_SpiInit(&hspi1);
 80033e2:	4827      	ldr	r0, [pc, #156]	@ (8003480 <main+0xd8>)
 80033e4:	f000 fab4 	bl	8003950 <SSD1327_SpiInit>
  SSD1327_CLR();
 80033e8:	f000 fb3a 	bl	8003a60 <SSD1327_CLR>
  SSD1327_Display();
 80033ec:	f000 fb32 	bl	8003a54 <SSD1327_Display>

  //start_game();
  GameInit(&g_singleton);
 80033f0:	4824      	ldr	r0, [pc, #144]	@ (8003484 <main+0xdc>)
 80033f2:	f7fd fdd1 	bl	8000f98 <GameInit>
  InputInit(&hadc1, USER_BTN_1_GPIO_Port, USER_BTN_1_Pin);
 80033f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033fa:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80033fe:	481e      	ldr	r0, [pc, #120]	@ (8003478 <main+0xd0>)
 8003400:	f7ff ff0a 	bl	8003218 <InputInit>

  while (1)
  {

	    // --- LOGIKA, 60 Hz ---
	    if (g_logicTick){
 8003404:	4b20      	ldr	r3, [pc, #128]	@ (8003488 <main+0xe0>)
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b00      	cmp	r3, #0
 800340c:	d01a      	beq.n	8003444 <main+0x9c>
	        g_logicTick = 0;
 800340e:	4b1e      	ldr	r3, [pc, #120]	@ (8003488 <main+0xe0>)
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
	        in_cache = InputRead();
 8003414:	4c1d      	ldr	r4, [pc, #116]	@ (800348c <main+0xe4>)
 8003416:	463b      	mov	r3, r7
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff ff19 	bl	8003250 <InputRead>
 800341e:	4622      	mov	r2, r4
 8003420:	463b      	mov	r3, r7
 8003422:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003426:	e882 0003 	stmia.w	r2, {r0, r1}

	        GameLevelUpdate(&g_singleton);
 800342a:	4816      	ldr	r0, [pc, #88]	@ (8003484 <main+0xdc>)
 800342c:	f7ff f87e 	bl	800252c <GameLevelUpdate>
	        GameTick(&g_singleton, &in_cache);
 8003430:	4916      	ldr	r1, [pc, #88]	@ (800348c <main+0xe4>)
 8003432:	4814      	ldr	r0, [pc, #80]	@ (8003484 <main+0xdc>)
 8003434:	f7fd fe44 	bl	80010c0 <GameTick>
	        GameUpdateBackgrand(&g_singleton);
 8003438:	4812      	ldr	r0, [pc, #72]	@ (8003484 <main+0xdc>)
 800343a:	f7ff f939 	bl	80026b0 <GameUpdateBackgrand>
	        GameUpdateBonus(&g_singleton);
 800343e:	4811      	ldr	r0, [pc, #68]	@ (8003484 <main+0xdc>)
 8003440:	f7ff fadc 	bl	80029fc <GameUpdateBonus>
	    }

	    // --- RENDER, 60 Hz (lub 30 Hz) ---
	    if (g_renderTick && !SSD1327_IsBusy()){
 8003444:	4b12      	ldr	r3, [pc, #72]	@ (8003490 <main+0xe8>)
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0da      	beq.n	8003404 <main+0x5c>
 800344e:	f000 fb23 	bl	8003a98 <SSD1327_IsBusy>
 8003452:	4603      	mov	r3, r0
 8003454:	f083 0301 	eor.w	r3, r3, #1
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0d2      	beq.n	8003404 <main+0x5c>
	        g_renderTick = 0;
 800345e:	4b0c      	ldr	r3, [pc, #48]	@ (8003490 <main+0xe8>)
 8003460:	2200      	movs	r2, #0
 8003462:	701a      	strb	r2, [r3, #0]
	        SSD1327_BeginFrame();            // czyść bufor rysowania (back)
 8003464:	f000 fb0a 	bl	8003a7c <SSD1327_BeginFrame>
	        GameDraw(&g_singleton, &in_cache);
 8003468:	4908      	ldr	r1, [pc, #32]	@ (800348c <main+0xe4>)
 800346a:	4806      	ldr	r0, [pc, #24]	@ (8003484 <main+0xdc>)
 800346c:	f7fe fe26 	bl	80020bc <GameDraw>
	        SSD1327_Present();               // start DMA albo drop jeżeli nadal zajęty
 8003470:	f000 fb54 	bl	8003b1c <SSD1327_Present>
	    if (g_logicTick){
 8003474:	e7c6      	b.n	8003404 <main+0x5c>
 8003476:	bf00      	nop
 8003478:	20000b40 	.word	0x20000b40
 800347c:	20000c50 	.word	0x20000c50
 8003480:	20000ba4 	.word	0x20000ba4
 8003484:	20000098 	.word	0x20000098
 8003488:	20000c9c 	.word	0x20000c9c
 800348c:	20000ca0 	.word	0x20000ca0
 8003490:	20000c9d 	.word	0x20000c9d

08003494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b096      	sub	sp, #88	@ 0x58
 8003498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800349a:	f107 0314 	add.w	r3, r7, #20
 800349e:	2244      	movs	r2, #68	@ 0x44
 80034a0:	2100      	movs	r1, #0
 80034a2:	4618      	mov	r0, r3
 80034a4:	f005 f829 	bl	80084fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034a8:	463b      	mov	r3, r7
 80034aa:	2200      	movs	r2, #0
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	605a      	str	r2, [r3, #4]
 80034b0:	609a      	str	r2, [r3, #8]
 80034b2:	60da      	str	r2, [r3, #12]
 80034b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80034b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80034ba:	f002 fca7 	bl	8005e0c <HAL_PWREx_ControlVoltageScaling>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80034c4:	f000 fa02 	bl	80038cc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80034c8:	f002 fc82 	bl	8005dd0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80034cc:	4b21      	ldr	r3, [pc, #132]	@ (8003554 <SystemClock_Config+0xc0>)
 80034ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d2:	4a20      	ldr	r2, [pc, #128]	@ (8003554 <SystemClock_Config+0xc0>)
 80034d4:	f023 0318 	bic.w	r3, r3, #24
 80034d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80034dc:	2314      	movs	r3, #20
 80034de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80034e0:	2301      	movs	r3, #1
 80034e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80034e4:	2301      	movs	r3, #1
 80034e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80034ec:	2360      	movs	r3, #96	@ 0x60
 80034ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034f0:	2302      	movs	r3, #2
 80034f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80034f4:	2301      	movs	r3, #1
 80034f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80034f8:	2301      	movs	r3, #1
 80034fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80034fc:	2328      	movs	r3, #40	@ 0x28
 80034fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003500:	2307      	movs	r3, #7
 8003502:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003504:	2302      	movs	r3, #2
 8003506:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003508:	2302      	movs	r3, #2
 800350a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800350c:	f107 0314 	add.w	r3, r7, #20
 8003510:	4618      	mov	r0, r3
 8003512:	f002 fcd1 	bl	8005eb8 <HAL_RCC_OscConfig>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800351c:	f000 f9d6 	bl	80038cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003520:	230f      	movs	r3, #15
 8003522:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003524:	2303      	movs	r3, #3
 8003526:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003528:	2300      	movs	r3, #0
 800352a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800352c:	2300      	movs	r3, #0
 800352e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003534:	463b      	mov	r3, r7
 8003536:	2104      	movs	r1, #4
 8003538:	4618      	mov	r0, r3
 800353a:	f003 f8d1 	bl	80066e0 <HAL_RCC_ClockConfig>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003544:	f000 f9c2 	bl	80038cc <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8003548:	f003 fcac 	bl	8006ea4 <HAL_RCCEx_EnableMSIPLLMode>
}
 800354c:	bf00      	nop
 800354e:	3758      	adds	r7, #88	@ 0x58
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	40021000 	.word	0x40021000

08003558 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800355c:	2200      	movs	r2, #0
 800355e:	2100      	movs	r1, #0
 8003560:	200d      	movs	r0, #13
 8003562:	f002 f82c 	bl	80055be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003566:	200d      	movs	r0, #13
 8003568:	f002 f845 	bl	80055f6 <HAL_NVIC_EnableIRQ>
  /* SPI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800356c:	2200      	movs	r2, #0
 800356e:	2100      	movs	r1, #0
 8003570:	2023      	movs	r0, #35	@ 0x23
 8003572:	f002 f824 	bl	80055be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003576:	2023      	movs	r0, #35	@ 0x23
 8003578:	f002 f83d 	bl	80055f6 <HAL_NVIC_EnableIRQ>
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 10, 0);
 800357c:	2200      	movs	r2, #0
 800357e:	210a      	movs	r1, #10
 8003580:	2036      	movs	r0, #54	@ 0x36
 8003582:	f002 f81c 	bl	80055be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003586:	2036      	movs	r0, #54	@ 0x36
 8003588:	f002 f835 	bl	80055f6 <HAL_NVIC_EnableIRQ>
}
 800358c:	bf00      	nop
 800358e:	bd80      	pop	{r7, pc}

08003590 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003596:	463b      	mov	r3, r7
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]
 800359c:	605a      	str	r2, [r3, #4]
 800359e:	609a      	str	r2, [r3, #8]
 80035a0:	60da      	str	r2, [r3, #12]
 80035a2:	611a      	str	r2, [r3, #16]
 80035a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80035a6:	4b29      	ldr	r3, [pc, #164]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035a8:	4a29      	ldr	r2, [pc, #164]	@ (8003650 <MX_ADC1_Init+0xc0>)
 80035aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80035ac:	4b27      	ldr	r3, [pc, #156]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80035b2:	4b26      	ldr	r3, [pc, #152]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80035b8:	4b24      	ldr	r3, [pc, #144]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80035be:	4b23      	ldr	r3, [pc, #140]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80035c4:	4b21      	ldr	r3, [pc, #132]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035c6:	2204      	movs	r2, #4
 80035c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80035ca:	4b20      	ldr	r3, [pc, #128]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80035d0:	4b1e      	ldr	r3, [pc, #120]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035d2:	2201      	movs	r2, #1
 80035d4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80035d6:	4b1d      	ldr	r3, [pc, #116]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035d8:	2201      	movs	r2, #1
 80035da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80035dc:	4b1b      	ldr	r3, [pc, #108]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80035e4:	4b19      	ldr	r3, [pc, #100]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80035ea:	4b18      	ldr	r3, [pc, #96]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80035f0:	4b16      	ldr	r3, [pc, #88]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80035f8:	4b14      	ldr	r3, [pc, #80]	@ (800364c <MX_ADC1_Init+0xbc>)
 80035fa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80035fe:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003600:	4b12      	ldr	r3, [pc, #72]	@ (800364c <MX_ADC1_Init+0xbc>)
 8003602:	2200      	movs	r2, #0
 8003604:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003608:	4810      	ldr	r0, [pc, #64]	@ (800364c <MX_ADC1_Init+0xbc>)
 800360a:	f000 fff7 	bl	80045fc <HAL_ADC_Init>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8003614:	f000 f95a 	bl	80038cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003618:	4b0e      	ldr	r3, [pc, #56]	@ (8003654 <MX_ADC1_Init+0xc4>)
 800361a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800361c:	2306      	movs	r3, #6
 800361e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8003620:	2307      	movs	r3, #7
 8003622:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003624:	237f      	movs	r3, #127	@ 0x7f
 8003626:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003628:	2304      	movs	r3, #4
 800362a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800362c:	2300      	movs	r3, #0
 800362e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003630:	463b      	mov	r3, r7
 8003632:	4619      	mov	r1, r3
 8003634:	4805      	ldr	r0, [pc, #20]	@ (800364c <MX_ADC1_Init+0xbc>)
 8003636:	f001 f993 	bl	8004960 <HAL_ADC_ConfigChannel>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8003640:	f000 f944 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003644:	bf00      	nop
 8003646:	3718      	adds	r7, #24
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	20000b40 	.word	0x20000b40
 8003650:	50040000 	.word	0x50040000
 8003654:	14f00020 	.word	0x14f00020

08003658 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800365c:	4b1b      	ldr	r3, [pc, #108]	@ (80036cc <MX_SPI1_Init+0x74>)
 800365e:	4a1c      	ldr	r2, [pc, #112]	@ (80036d0 <MX_SPI1_Init+0x78>)
 8003660:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003662:	4b1a      	ldr	r3, [pc, #104]	@ (80036cc <MX_SPI1_Init+0x74>)
 8003664:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003668:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800366a:	4b18      	ldr	r3, [pc, #96]	@ (80036cc <MX_SPI1_Init+0x74>)
 800366c:	2200      	movs	r2, #0
 800366e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003670:	4b16      	ldr	r3, [pc, #88]	@ (80036cc <MX_SPI1_Init+0x74>)
 8003672:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003676:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003678:	4b14      	ldr	r3, [pc, #80]	@ (80036cc <MX_SPI1_Init+0x74>)
 800367a:	2200      	movs	r2, #0
 800367c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800367e:	4b13      	ldr	r3, [pc, #76]	@ (80036cc <MX_SPI1_Init+0x74>)
 8003680:	2200      	movs	r2, #0
 8003682:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003684:	4b11      	ldr	r3, [pc, #68]	@ (80036cc <MX_SPI1_Init+0x74>)
 8003686:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800368a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800368c:	4b0f      	ldr	r3, [pc, #60]	@ (80036cc <MX_SPI1_Init+0x74>)
 800368e:	2210      	movs	r2, #16
 8003690:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003692:	4b0e      	ldr	r3, [pc, #56]	@ (80036cc <MX_SPI1_Init+0x74>)
 8003694:	2200      	movs	r2, #0
 8003696:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003698:	4b0c      	ldr	r3, [pc, #48]	@ (80036cc <MX_SPI1_Init+0x74>)
 800369a:	2200      	movs	r2, #0
 800369c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800369e:	4b0b      	ldr	r3, [pc, #44]	@ (80036cc <MX_SPI1_Init+0x74>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80036a4:	4b09      	ldr	r3, [pc, #36]	@ (80036cc <MX_SPI1_Init+0x74>)
 80036a6:	2207      	movs	r2, #7
 80036a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036aa:	4b08      	ldr	r3, [pc, #32]	@ (80036cc <MX_SPI1_Init+0x74>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80036b0:	4b06      	ldr	r3, [pc, #24]	@ (80036cc <MX_SPI1_Init+0x74>)
 80036b2:	2208      	movs	r2, #8
 80036b4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036b6:	4805      	ldr	r0, [pc, #20]	@ (80036cc <MX_SPI1_Init+0x74>)
 80036b8:	f003 fcf6 	bl	80070a8 <HAL_SPI_Init>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80036c2:	f000 f903 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80036c6:	bf00      	nop
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	20000ba4 	.word	0x20000ba4
 80036d0:	40013000 	.word	0x40013000

080036d4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036da:	1d3b      	adds	r3, r7, #4
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	605a      	str	r2, [r3, #4]
 80036e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80036e4:	4b14      	ldr	r3, [pc, #80]	@ (8003738 <MX_TIM6_Init+0x64>)
 80036e6:	4a15      	ldr	r2, [pc, #84]	@ (800373c <MX_TIM6_Init+0x68>)
 80036e8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 80036ea:	4b13      	ldr	r3, [pc, #76]	@ (8003738 <MX_TIM6_Init+0x64>)
 80036ec:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80036f0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036f2:	4b11      	ldr	r3, [pc, #68]	@ (8003738 <MX_TIM6_Init+0x64>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 80;
 80036f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003738 <MX_TIM6_Init+0x64>)
 80036fa:	2250      	movs	r2, #80	@ 0x50
 80036fc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003738 <MX_TIM6_Init+0x64>)
 8003700:	2200      	movs	r2, #0
 8003702:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003704:	480c      	ldr	r0, [pc, #48]	@ (8003738 <MX_TIM6_Init+0x64>)
 8003706:	f004 fae5 	bl	8007cd4 <HAL_TIM_Base_Init>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003710:	f000 f8dc 	bl	80038cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003714:	2300      	movs	r3, #0
 8003716:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003718:	2300      	movs	r3, #0
 800371a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800371c:	1d3b      	adds	r3, r7, #4
 800371e:	4619      	mov	r1, r3
 8003720:	4805      	ldr	r0, [pc, #20]	@ (8003738 <MX_TIM6_Init+0x64>)
 8003722:	f004 fd23 	bl	800816c <HAL_TIMEx_MasterConfigSynchronization>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800372c:	f000 f8ce 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003730:	bf00      	nop
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20000c50 	.word	0x20000c50
 800373c:	40001000 	.word	0x40001000

08003740 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003746:	4b09      	ldr	r3, [pc, #36]	@ (800376c <MX_DMA_Init+0x2c>)
 8003748:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800374a:	4a08      	ldr	r2, [pc, #32]	@ (800376c <MX_DMA_Init+0x2c>)
 800374c:	f043 0301 	orr.w	r3, r3, #1
 8003750:	6493      	str	r3, [r2, #72]	@ 0x48
 8003752:	4b06      	ldr	r3, [pc, #24]	@ (800376c <MX_DMA_Init+0x2c>)
 8003754:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	607b      	str	r3, [r7, #4]
 800375c:	687b      	ldr	r3, [r7, #4]

}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000

08003770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b088      	sub	sp, #32
 8003774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003776:	f107 030c 	add.w	r3, r7, #12
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	605a      	str	r2, [r3, #4]
 8003780:	609a      	str	r2, [r3, #8]
 8003782:	60da      	str	r2, [r3, #12]
 8003784:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003786:	4b30      	ldr	r3, [pc, #192]	@ (8003848 <MX_GPIO_Init+0xd8>)
 8003788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800378a:	4a2f      	ldr	r2, [pc, #188]	@ (8003848 <MX_GPIO_Init+0xd8>)
 800378c:	f043 0304 	orr.w	r3, r3, #4
 8003790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003792:	4b2d      	ldr	r3, [pc, #180]	@ (8003848 <MX_GPIO_Init+0xd8>)
 8003794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	60bb      	str	r3, [r7, #8]
 800379c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800379e:	4b2a      	ldr	r3, [pc, #168]	@ (8003848 <MX_GPIO_Init+0xd8>)
 80037a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a2:	4a29      	ldr	r2, [pc, #164]	@ (8003848 <MX_GPIO_Init+0xd8>)
 80037a4:	f043 0301 	orr.w	r3, r3, #1
 80037a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037aa:	4b27      	ldr	r3, [pc, #156]	@ (8003848 <MX_GPIO_Init+0xd8>)
 80037ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	607b      	str	r3, [r7, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037b6:	4b24      	ldr	r3, [pc, #144]	@ (8003848 <MX_GPIO_Init+0xd8>)
 80037b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ba:	4a23      	ldr	r2, [pc, #140]	@ (8003848 <MX_GPIO_Init+0xd8>)
 80037bc:	f043 0302 	orr.w	r3, r3, #2
 80037c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037c2:	4b21      	ldr	r3, [pc, #132]	@ (8003848 <MX_GPIO_Init+0xd8>)
 80037c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	603b      	str	r3, [r7, #0]
 80037cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80037ce:	2200      	movs	r2, #0
 80037d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037d8:	f002 fae2 	bl	8005da0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|CS_Pin|DC_Pin, GPIO_PIN_RESET);
 80037dc:	2200      	movs	r2, #0
 80037de:	2138      	movs	r1, #56	@ 0x38
 80037e0:	481a      	ldr	r0, [pc, #104]	@ (800384c <MX_GPIO_Init+0xdc>)
 80037e2:	f002 fadd 	bl	8005da0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN_1_Pin */
  GPIO_InitStruct.Pin = USER_BTN_1_Pin;
 80037e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037ec:	2300      	movs	r3, #0
 80037ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037f0:	2302      	movs	r3, #2
 80037f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BTN_1_GPIO_Port, &GPIO_InitStruct);
 80037f4:	f107 030c 	add.w	r3, r7, #12
 80037f8:	4619      	mov	r1, r3
 80037fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037fe:	f002 f94d 	bl	8005a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8003802:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003806:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003808:	2301      	movs	r3, #1
 800380a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380c:	2300      	movs	r3, #0
 800380e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003810:	2300      	movs	r3, #0
 8003812:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8003814:	f107 030c 	add.w	r3, r7, #12
 8003818:	4619      	mov	r1, r3
 800381a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800381e:	f002 f93d 	bl	8005a9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|CS_Pin|DC_Pin;
 8003822:	2338      	movs	r3, #56	@ 0x38
 8003824:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003826:	2301      	movs	r3, #1
 8003828:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382a:	2300      	movs	r3, #0
 800382c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800382e:	2300      	movs	r3, #0
 8003830:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003832:	f107 030c 	add.w	r3, r7, #12
 8003836:	4619      	mov	r1, r3
 8003838:	4804      	ldr	r0, [pc, #16]	@ (800384c <MX_GPIO_Init+0xdc>)
 800383a:	f002 f92f 	bl	8005a9c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800383e:	bf00      	nop
 8003840:	3720      	adds	r7, #32
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	40021000 	.word	0x40021000
 800384c:	48000400 	.word	0x48000400

08003850 <PlayDeadAnim>:
		GameSetState(&g_singleton, GS_Menu);//state = st_menu;
	}
}

void PlayDeadAnim(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af02      	add	r7, sp, #8
	/*
	 * Animation between separate screens. Gives the illusion of an old game.
	 */
	uint8_t i;

	for (i = 0; i < 10; ++i)
 8003856:	2300      	movs	r3, #0
 8003858:	71fb      	strb	r3, [r7, #7]
 800385a:	e012      	b.n	8003882 <PlayDeadAnim+0x32>
	{
		SSD1327_CLR();
 800385c:	f000 f900 	bl	8003a60 <SSD1327_CLR>
		GFX_FillRect(0,0,128,128,1);
 8003860:	2301      	movs	r3, #1
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	2380      	movs	r3, #128	@ 0x80
 8003866:	2280      	movs	r2, #128	@ 0x80
 8003868:	2100      	movs	r1, #0
 800386a:	2000      	movs	r0, #0
 800386c:	f7fd fb00 	bl	8000e70 <GFX_FillRect>
		SSD1327_Display();
 8003870:	f000 f8f0 	bl	8003a54 <SSD1327_Display>

		SSD1327_CLR();
 8003874:	f000 f8f4 	bl	8003a60 <SSD1327_CLR>
		SSD1327_Display();
 8003878:	f000 f8ec 	bl	8003a54 <SSD1327_Display>
	for (i = 0; i < 10; ++i)
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	3301      	adds	r3, #1
 8003880:	71fb      	strb	r3, [r7, #7]
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	2b09      	cmp	r3, #9
 8003886:	d9e9      	bls.n	800385c <PlayDeadAnim+0xc>

	}
}
 8003888:	bf00      	nop
 800388a:	bf00      	nop
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <HAL_TIM_PeriodElapsedCallback>:
	}
	SSD1327_Display();

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)   // to wystarczy
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a07      	ldr	r2, [pc, #28]	@ (80038c0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d105      	bne.n	80038b2 <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
        g_logicTick  = 1;
 80038a6:	4b07      	ldr	r3, [pc, #28]	@ (80038c4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80038a8:	2201      	movs	r2, #1
 80038aa:	701a      	strb	r2, [r3, #0]
        g_renderTick = 1;
 80038ac:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80038ae:	2201      	movs	r2, #1
 80038b0:	701a      	strb	r2, [r3, #0]
    }
}
 80038b2:	bf00      	nop
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	40001000 	.word	0x40001000
 80038c4:	20000c9c 	.word	0x20000c9c
 80038c8:	20000c9d 	.word	0x20000c9d

080038cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038d0:	b672      	cpsid	i
}
 80038d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80038d4:	bf00      	nop
 80038d6:	e7fd      	b.n	80038d4 <Error_Handler+0x8>

080038d8 <SSD1327_CMD>:
static uint8_t* _bufferDraw = _bufferBack;
static uint8_t* _bufferTx = _bufferFront;

static volatile bool _ssd1327DMA_Busy = false;

void SSD1327_CMD (uint8_t cmd){
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	4603      	mov	r3, r0
 80038e0:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(DC_PORT, DC, GPIO_PIN_RESET);
 80038e2:	2200      	movs	r2, #0
 80038e4:	2120      	movs	r1, #32
 80038e6:	480c      	ldr	r0, [pc, #48]	@ (8003918 <SSD1327_CMD+0x40>)
 80038e8:	f002 fa5a 	bl	8005da0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_RESET);
 80038ec:	2200      	movs	r2, #0
 80038ee:	2110      	movs	r1, #16
 80038f0:	4809      	ldr	r0, [pc, #36]	@ (8003918 <SSD1327_CMD+0x40>)
 80038f2:	f002 fa55 	bl	8005da0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ssd1327_spi, &cmd, 1, 10);
 80038f6:	4b09      	ldr	r3, [pc, #36]	@ (800391c <SSD1327_CMD+0x44>)
 80038f8:	6818      	ldr	r0, [r3, #0]
 80038fa:	1df9      	adds	r1, r7, #7
 80038fc:	230a      	movs	r3, #10
 80038fe:	2201      	movs	r2, #1
 8003900:	f003 fc75 	bl	80071ee <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_SET);
 8003904:	2201      	movs	r2, #1
 8003906:	2110      	movs	r1, #16
 8003908:	4803      	ldr	r0, [pc, #12]	@ (8003918 <SSD1327_CMD+0x40>)
 800390a:	f002 fa49 	bl	8005da0 <HAL_GPIO_WritePin>

}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	48000400 	.word	0x48000400
 800391c:	20000ca8 	.word	0x20000ca8

08003920 <SSD1327_Reset>:
{
	SSD1327_CMD(SSD1327_SETCONTRASTCURRENT);	// Set Contrast Control
	SSD1327_CMD(Contrast);
}

void SSD1327_Reset(void){
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(RST_PORT, RST, GPIO_PIN_RESET);
 8003924:	2200      	movs	r2, #0
 8003926:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800392a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800392e:	f002 fa37 	bl	8005da0 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003932:	2014      	movs	r0, #20
 8003934:	f000 fc64 	bl	8004200 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST, GPIO_PIN_SET);
 8003938:	2201      	movs	r2, #1
 800393a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800393e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003942:	f002 fa2d 	bl	8005da0 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003946:	2014      	movs	r0, #20
 8003948:	f000 fc5a 	bl	8004200 <HAL_Delay>

}
 800394c:	bf00      	nop
 800394e:	bd80      	pop	{r7, pc}

08003950 <SSD1327_SpiInit>:

void SSD1327_SpiInit(SPI_HandleTypeDef *spi){
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]

	ssd1327_spi = spi;
 8003958:	4a05      	ldr	r2, [pc, #20]	@ (8003970 <SSD1327_SpiInit+0x20>)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6013      	str	r3, [r2, #0]

	SSD1327_Reset();
 800395e:	f7ff ffdf 	bl	8003920 <SSD1327_Reset>
	SSD1327_Init();
 8003962:	f000 f807 	bl	8003974 <SSD1327_Init>

}
 8003966:	bf00      	nop
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	20000ca8 	.word	0x20000ca8

08003974 <SSD1327_Init>:

void SSD1327_Init (void){
 8003974:	b580      	push	{r7, lr}
 8003976:	af00      	add	r7, sp, #0

	SSD1327_CMD(0xae);	// Turn off oled panel
 8003978:	20ae      	movs	r0, #174	@ 0xae
 800397a:	f7ff ffad 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0x15);  // Set column addresses
 800397e:	2015      	movs	r0, #21
 8003980:	f7ff ffaa 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x00);  // Start column  0
 8003984:	2000      	movs	r0, #0
 8003986:	f7ff ffa7 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x7f);  // End column  127
 800398a:	207f      	movs	r0, #127	@ 0x7f
 800398c:	f7ff ffa4 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0x75);  // Set row addresses
 8003990:	2075      	movs	r0, #117	@ 0x75
 8003992:	f7ff ffa1 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x00);  // Start row  0
 8003996:	2000      	movs	r0, #0
 8003998:	f7ff ff9e 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x7f);  // End row  127
 800399c:	207f      	movs	r0, #127	@ 0x7f
 800399e:	f7ff ff9b 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0x81);  // Set contrast control
 80039a2:	2081      	movs	r0, #129	@ 0x81
 80039a4:	f7ff ff98 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x80);  // 50% (128/255) def.0x80
 80039a8:	2080      	movs	r0, #128	@ 0x80
 80039aa:	f7ff ff95 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xa0);  // Gment remap
 80039ae:	20a0      	movs	r0, #160	@ 0xa0
 80039b0:	f7ff ff92 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x51);  // 51 (To my understanding, this is orientation
 80039b4:	2051      	movs	r0, #81	@ 0x51
 80039b6:	f7ff ff8f 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xa1);  // Start line
 80039ba:	20a1      	movs	r0, #161	@ 0xa1
 80039bc:	f7ff ff8c 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x00);
 80039c0:	2000      	movs	r0, #0
 80039c2:	f7ff ff89 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xa2);  // Display offset
 80039c6:	20a2      	movs	r0, #162	@ 0xa2
 80039c8:	f7ff ff86 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x00);
 80039cc:	2000      	movs	r0, #0
 80039ce:	f7ff ff83 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xa4);  // rmal display
 80039d2:	20a4      	movs	r0, #164	@ 0xa4
 80039d4:	f7ff ff80 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0xa8);  // Set multiplex ratio
 80039d8:	20a8      	movs	r0, #168	@ 0xa8
 80039da:	f7ff ff7d 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x7f);
 80039de:	207f      	movs	r0, #127	@ 0x7f
 80039e0:	f7ff ff7a 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xb1);  // Set phase leghth
 80039e4:	20b1      	movs	r0, #177	@ 0xb1
 80039e6:	f7ff ff77 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0xf1);
 80039ea:	20f1      	movs	r0, #241	@ 0xf1
 80039ec:	f7ff ff74 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xb3);  // Set dclk
 80039f0:	20b3      	movs	r0, #179	@ 0xb3
 80039f2:	f7ff ff71 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x00);  // 80Hz:0xc1 90Hz:0xe1  100Hz:0x00  110Hz:0x30 120Hz:0x50  130Hz:0x70   01
 80039f6:	2000      	movs	r0, #0
 80039f8:	f7ff ff6e 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xab);  // Enable vReg
 80039fc:	20ab      	movs	r0, #171	@ 0xab
 80039fe:	f7ff ff6b 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x01);
 8003a02:	2001      	movs	r0, #1
 8003a04:	f7ff ff68 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xb6);  // Set phase leghth
 8003a08:	20b6      	movs	r0, #182	@ 0xb6
 8003a0a:	f7ff ff65 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x0f);
 8003a0e:	200f      	movs	r0, #15
 8003a10:	f7ff ff62 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xbe); 	// Set vcomh voltage
 8003a14:	20be      	movs	r0, #190	@ 0xbe
 8003a16:	f7ff ff5f 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x0f);
 8003a1a:	200f      	movs	r0, #15
 8003a1c:	f7ff ff5c 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xbc); 	// Set pre-charge voltage
 8003a20:	20bc      	movs	r0, #188	@ 0xbc
 8003a22:	f7ff ff59 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x08);
 8003a26:	2008      	movs	r0, #8
 8003a28:	f7ff ff56 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xd5); 	// Second precharge period
 8003a2c:	20d5      	movs	r0, #213	@ 0xd5
 8003a2e:	f7ff ff53 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x62);
 8003a32:	2062      	movs	r0, #98	@ 0x62
 8003a34:	f7ff ff50 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xfd); 	// Unlock commands
 8003a38:	20fd      	movs	r0, #253	@ 0xfd
 8003a3a:	f7ff ff4d 	bl	80038d8 <SSD1327_CMD>
	SSD1327_CMD(0x12);
 8003a3e:	2012      	movs	r0, #18
 8003a40:	f7ff ff4a 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(0xA4);
 8003a44:	20a4      	movs	r0, #164	@ 0xa4
 8003a46:	f7ff ff47 	bl	80038d8 <SSD1327_CMD>

	SSD1327_CMD(SSD1327_DISPLAYON);
 8003a4a:	20af      	movs	r0, #175	@ 0xaf
 8003a4c:	f7ff ff44 	bl	80038d8 <SSD1327_CMD>
}
 8003a50:	bf00      	nop
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <SSD1327_Display>:

void SSD1327_Display (void){
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0

#ifdef SSD1327_USE_DMA
    (void)SSD1327_Present();  // jeśli zajęty – po prostu pomiń tę klatkę
 8003a58:	f000 f860 	bl	8003b1c <SSD1327_Present>
//
//	HAL_SPI_Transmit(ssd1327_spi, (uint8_t*)&_bufferBack, BUF_SIZE, 100);
//	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_SET);
//#endif

}
 8003a5c:	bf00      	nop
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <SSD1327_CLR>:

void SSD1327_CLR(void){
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0
	memset(_bufferDraw, (0 << 4 | 0), BUF_SIZE);
 8003a64:	4b04      	ldr	r3, [pc, #16]	@ (8003a78 <SSD1327_CLR+0x18>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f004 fd43 	bl	80084fa <memset>
}
 8003a74:	bf00      	nop
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	20000004 	.word	0x20000004

08003a7c <SSD1327_BeginFrame>:

void SSD1327_BeginFrame(void){
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
    memset(_bufferDraw, 0x00, BUF_SIZE);
 8003a80:	4b04      	ldr	r3, [pc, #16]	@ (8003a94 <SSD1327_BeginFrame+0x18>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f004 fd35 	bl	80084fa <memset>
}
 8003a90:	bf00      	nop
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	20000004 	.word	0x20000004

08003a98 <SSD1327_IsBusy>:

bool SSD1327_IsBusy(void){
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
    return _ssd1327DMA_Busy;;
 8003a9c:	4b03      	ldr	r3, [pc, #12]	@ (8003aac <SSD1327_IsBusy+0x14>)
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	b2db      	uxtb	r3, r3
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	20004cac 	.word	0x20004cac

08003ab0 <SSD1327_StartDMATransfer>:

static void SSD1327_StartDMATransfer(uint8_t* data, size_t len){
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
    // ustaw adresy okna (komendy, blokujące – to tylko kilka bajtów)
    SSD1327_CMD(SSD1327_SETCOLUMNADDRESS); SSD1327_CMD(0x00); SSD1327_CMD(0x7F);
 8003aba:	2015      	movs	r0, #21
 8003abc:	f7ff ff0c 	bl	80038d8 <SSD1327_CMD>
 8003ac0:	2000      	movs	r0, #0
 8003ac2:	f7ff ff09 	bl	80038d8 <SSD1327_CMD>
 8003ac6:	207f      	movs	r0, #127	@ 0x7f
 8003ac8:	f7ff ff06 	bl	80038d8 <SSD1327_CMD>
    SSD1327_CMD(SSD1327_SETROWADDRESS);    SSD1327_CMD(0x00); SSD1327_CMD(0x7F);
 8003acc:	2075      	movs	r0, #117	@ 0x75
 8003ace:	f7ff ff03 	bl	80038d8 <SSD1327_CMD>
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	f7ff ff00 	bl	80038d8 <SSD1327_CMD>
 8003ad8:	207f      	movs	r0, #127	@ 0x7f
 8003ada:	f7ff fefd 	bl	80038d8 <SSD1327_CMD>

    // DATA: DC=1, CS=0 i DMA
    HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_RESET);
 8003ade:	2200      	movs	r2, #0
 8003ae0:	2110      	movs	r1, #16
 8003ae2:	480b      	ldr	r0, [pc, #44]	@ (8003b10 <SSD1327_StartDMATransfer+0x60>)
 8003ae4:	f002 f95c 	bl	8005da0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DC_PORT, DC, GPIO_PIN_SET);
 8003ae8:	2201      	movs	r2, #1
 8003aea:	2120      	movs	r1, #32
 8003aec:	4808      	ldr	r0, [pc, #32]	@ (8003b10 <SSD1327_StartDMATransfer+0x60>)
 8003aee:	f002 f957 	bl	8005da0 <HAL_GPIO_WritePin>

    _ssd1327DMA_Busy = true;
 8003af2:	4b08      	ldr	r3, [pc, #32]	@ (8003b14 <SSD1327_StartDMATransfer+0x64>)
 8003af4:	2201      	movs	r2, #1
 8003af6:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(ssd1327_spi, data, len);
 8003af8:	4b07      	ldr	r3, [pc, #28]	@ (8003b18 <SSD1327_StartDMATransfer+0x68>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	b292      	uxth	r2, r2
 8003b00:	6879      	ldr	r1, [r7, #4]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f003 fcea 	bl	80074dc <HAL_SPI_Transmit_DMA>
}
 8003b08:	bf00      	nop
 8003b0a:	3708      	adds	r7, #8
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	48000400 	.word	0x48000400
 8003b14:	20004cac 	.word	0x20004cac
 8003b18:	20000ca8 	.word	0x20000ca8

08003b1c <SSD1327_Present>:

bool SSD1327_Present(void){
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
    if (_ssd1327DMA_Busy) return false;   // jeszcze nadajemy poprzednią klatkę
 8003b22:	4b0e      	ldr	r3, [pc, #56]	@ (8003b5c <SSD1327_Present+0x40>)
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <SSD1327_Present+0x14>
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e011      	b.n	8003b54 <SSD1327_Present+0x38>

    // zamiana ról buforów
    uint8_t* tmp = _bufferTx;
 8003b30:	4b0b      	ldr	r3, [pc, #44]	@ (8003b60 <SSD1327_Present+0x44>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	607b      	str	r3, [r7, #4]
    _bufferTx   = _bufferDraw;
 8003b36:	4b0b      	ldr	r3, [pc, #44]	@ (8003b64 <SSD1327_Present+0x48>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a09      	ldr	r2, [pc, #36]	@ (8003b60 <SSD1327_Present+0x44>)
 8003b3c:	6013      	str	r3, [r2, #0]
    _bufferDraw = tmp;
 8003b3e:	4a09      	ldr	r2, [pc, #36]	@ (8003b64 <SSD1327_Present+0x48>)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6013      	str	r3, [r2, #0]

    // start DMA następnej ramki
    SSD1327_StartDMATransfer(_bufferTx, BUF_SIZE);
 8003b44:	4b06      	ldr	r3, [pc, #24]	@ (8003b60 <SSD1327_Present+0x44>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff ffaf 	bl	8003ab0 <SSD1327_StartDMATransfer>
    return true;
 8003b52:	2301      	movs	r3, #1
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	20004cac 	.word	0x20004cac
 8003b60:	20000008 	.word	0x20000008
 8003b64:	20000004 	.word	0x20000004

08003b68 <SSD1327_SetPixel>:


void SSD1327_SetPixel( int x , int y , uint8_t bw){
 8003b68:	b480      	push	{r7}
 8003b6a:	b087      	sub	sp, #28
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	4613      	mov	r3, r2
 8003b74:	71fb      	strb	r3, [r7, #7]
	if ((x < 0) || (x >= SSD1327_WIDTH) || (y < 0) || (y >= SSD1327_HEIGHT))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	db41      	blt.n	8003c00 <SSD1327_SetPixel+0x98>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b80:	dc3e      	bgt.n	8003c00 <SSD1327_SetPixel+0x98>
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	db3b      	blt.n	8003c00 <SSD1327_SetPixel+0x98>
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b8c:	dc38      	bgt.n	8003c00 <SSD1327_SetPixel+0x98>
		return;

	uint8_t SelectedCell = _bufferDraw[x/2 + y*(SSD1327_WIDTH/2)];
 8003b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8003c0c <SSD1327_SetPixel+0xa4>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	0fd9      	lsrs	r1, r3, #31
 8003b96:	440b      	add	r3, r1
 8003b98:	105b      	asrs	r3, r3, #1
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	019b      	lsls	r3, r3, #6
 8003ba0:	440b      	add	r3, r1
 8003ba2:	4413      	add	r3, r2
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	75fb      	strb	r3, [r7, #23]

	if(x % 2)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00b      	beq.n	8003bca <SSD1327_SetPixel+0x62>
	{
		SelectedCell &= ~(0x0F);
 8003bb2:	7dfb      	ldrb	r3, [r7, #23]
 8003bb4:	f023 030f 	bic.w	r3, r3, #15
 8003bb8:	75fb      	strb	r3, [r7, #23]
		SelectedCell |= (0x0F & bw);
 8003bba:	79fb      	ldrb	r3, [r7, #7]
 8003bbc:	f003 030f 	and.w	r3, r3, #15
 8003bc0:	b2da      	uxtb	r2, r3
 8003bc2:	7dfb      	ldrb	r3, [r7, #23]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	75fb      	strb	r3, [r7, #23]
 8003bc8:	e00c      	b.n	8003be4 <SSD1327_SetPixel+0x7c>
	}
	else
	{
		SelectedCell &= ~(0xF0);
 8003bca:	7dfb      	ldrb	r3, [r7, #23]
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	75fb      	strb	r3, [r7, #23]
		SelectedCell |= (0xF0 & (bw<<4));
 8003bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	b25a      	sxtb	r2, r3
 8003bda:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	b25b      	sxtb	r3, r3
 8003be2:	75fb      	strb	r3, [r7, #23]
	}

	_bufferDraw[x/2 + y*(SSD1327_WIDTH/2)] = SelectedCell;
 8003be4:	4b09      	ldr	r3, [pc, #36]	@ (8003c0c <SSD1327_SetPixel+0xa4>)
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	0fd9      	lsrs	r1, r3, #31
 8003bec:	440b      	add	r3, r1
 8003bee:	105b      	asrs	r3, r3, #1
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	019b      	lsls	r3, r3, #6
 8003bf6:	440b      	add	r3, r1
 8003bf8:	4413      	add	r3, r2
 8003bfa:	7dfa      	ldrb	r2, [r7, #23]
 8003bfc:	701a      	strb	r2, [r3, #0]
 8003bfe:	e000      	b.n	8003c02 <SSD1327_SetPixel+0x9a>
		return;
 8003c00:	bf00      	nop

//	if ((x < 0) || (x >= SSD1327_WIDTH) || (y < 0) || (y >= SSD1327_HEIGHT))
//		return;
//	if (bw) buffer[x + (y/4)*SSD1327_WIDTH] |= (1<<(y%4));
//	else buffer[x + (y/4)*SSD1327_WIDTH] &= ~(1<<(y%4));
}
 8003c02:	371c      	adds	r7, #28
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	20000004 	.word	0x20000004

08003c10 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]

	if (hspi == ssd1327_spi){
 8003c18:	4b08      	ldr	r3, [pc, #32]	@ (8003c3c <HAL_SPI_TxCpltCallback+0x2c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d107      	bne.n	8003c32 <HAL_SPI_TxCpltCallback+0x22>
	        HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_SET);   // koniec ramki
 8003c22:	2201      	movs	r2, #1
 8003c24:	2110      	movs	r1, #16
 8003c26:	4806      	ldr	r0, [pc, #24]	@ (8003c40 <HAL_SPI_TxCpltCallback+0x30>)
 8003c28:	f002 f8ba 	bl	8005da0 <HAL_GPIO_WritePin>
	        _ssd1327DMA_Busy = false;
 8003c2c:	4b05      	ldr	r3, [pc, #20]	@ (8003c44 <HAL_SPI_TxCpltCallback+0x34>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	701a      	strb	r2, [r3, #0]
	    }
}
 8003c32:	bf00      	nop
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	20000ca8 	.word	0x20000ca8
 8003c40:	48000400 	.word	0x48000400
 8003c44:	20004cac 	.word	0x20004cac

08003c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8003c8c <HAL_MspInit+0x44>)
 8003c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c52:	4a0e      	ldr	r2, [pc, #56]	@ (8003c8c <HAL_MspInit+0x44>)
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c8c <HAL_MspInit+0x44>)
 8003c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	607b      	str	r3, [r7, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c66:	4b09      	ldr	r3, [pc, #36]	@ (8003c8c <HAL_MspInit+0x44>)
 8003c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6a:	4a08      	ldr	r2, [pc, #32]	@ (8003c8c <HAL_MspInit+0x44>)
 8003c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c70:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c72:	4b06      	ldr	r3, [pc, #24]	@ (8003c8c <HAL_MspInit+0x44>)
 8003c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7a:	603b      	str	r3, [r7, #0]
 8003c7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c7e:	bf00      	nop
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	40021000 	.word	0x40021000

08003c90 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b09e      	sub	sp, #120	@ 0x78
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c98:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	605a      	str	r2, [r3, #4]
 8003ca2:	609a      	str	r2, [r3, #8]
 8003ca4:	60da      	str	r2, [r3, #12]
 8003ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ca8:	f107 0310 	add.w	r3, r7, #16
 8003cac:	2254      	movs	r2, #84	@ 0x54
 8003cae:	2100      	movs	r1, #0
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f004 fc22 	bl	80084fa <memset>
  if(hadc->Instance==ADC1)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a25      	ldr	r2, [pc, #148]	@ (8003d50 <HAL_ADC_MspInit+0xc0>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d143      	bne.n	8003d48 <HAL_ADC_MspInit+0xb8>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003cc0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003cc4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003cc6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003cca:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003cd4:	2310      	movs	r3, #16
 8003cd6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003cd8:	2307      	movs	r3, #7
 8003cda:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003cdc:	2302      	movs	r3, #2
 8003cde:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8003ce4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cea:	f107 0310 	add.w	r3, r7, #16
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f002 fee2 	bl	8006ab8 <HAL_RCCEx_PeriphCLKConfig>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8003cfa:	f7ff fde7 	bl	80038cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003cfe:	4b15      	ldr	r3, [pc, #84]	@ (8003d54 <HAL_ADC_MspInit+0xc4>)
 8003d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d02:	4a14      	ldr	r2, [pc, #80]	@ (8003d54 <HAL_ADC_MspInit+0xc4>)
 8003d04:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003d08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d0a:	4b12      	ldr	r3, [pc, #72]	@ (8003d54 <HAL_ADC_MspInit+0xc4>)
 8003d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d16:	4b0f      	ldr	r3, [pc, #60]	@ (8003d54 <HAL_ADC_MspInit+0xc4>)
 8003d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8003d54 <HAL_ADC_MspInit+0xc4>)
 8003d1c:	f043 0301 	orr.w	r3, r3, #1
 8003d20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d22:	4b0c      	ldr	r3, [pc, #48]	@ (8003d54 <HAL_ADC_MspInit+0xc4>)
 8003d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	60bb      	str	r3, [r7, #8]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003d32:	230b      	movs	r3, #11
 8003d34:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d36:	2300      	movs	r3, #0
 8003d38:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d3a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d3e:	4619      	mov	r1, r3
 8003d40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d44:	f001 feaa 	bl	8005a9c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003d48:	bf00      	nop
 8003d4a:	3778      	adds	r7, #120	@ 0x78
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	50040000 	.word	0x50040000
 8003d54:	40021000 	.word	0x40021000

08003d58 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b08a      	sub	sp, #40	@ 0x28
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d60:	f107 0314 	add.w	r3, r7, #20
 8003d64:	2200      	movs	r2, #0
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	605a      	str	r2, [r3, #4]
 8003d6a:	609a      	str	r2, [r3, #8]
 8003d6c:	60da      	str	r2, [r3, #12]
 8003d6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a2c      	ldr	r2, [pc, #176]	@ (8003e28 <HAL_SPI_MspInit+0xd0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d151      	bne.n	8003e1e <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003d7a:	4b2c      	ldr	r3, [pc, #176]	@ (8003e2c <HAL_SPI_MspInit+0xd4>)
 8003d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d7e:	4a2b      	ldr	r2, [pc, #172]	@ (8003e2c <HAL_SPI_MspInit+0xd4>)
 8003d80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003d84:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d86:	4b29      	ldr	r3, [pc, #164]	@ (8003e2c <HAL_SPI_MspInit+0xd4>)
 8003d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d8e:	613b      	str	r3, [r7, #16]
 8003d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d92:	4b26      	ldr	r3, [pc, #152]	@ (8003e2c <HAL_SPI_MspInit+0xd4>)
 8003d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d96:	4a25      	ldr	r2, [pc, #148]	@ (8003e2c <HAL_SPI_MspInit+0xd4>)
 8003d98:	f043 0301 	orr.w	r3, r3, #1
 8003d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d9e:	4b23      	ldr	r3, [pc, #140]	@ (8003e2c <HAL_SPI_MspInit+0xd4>)
 8003da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	60fb      	str	r3, [r7, #12]
 8003da8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8003daa:	2382      	movs	r3, #130	@ 0x82
 8003dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dae:	2302      	movs	r3, #2
 8003db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003db6:	2303      	movs	r3, #3
 8003db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003dba:	2305      	movs	r3, #5
 8003dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dbe:	f107 0314 	add.w	r3, r7, #20
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003dc8:	f001 fe68 	bl	8005a9c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003dcc:	4b18      	ldr	r3, [pc, #96]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003dce:	4a19      	ldr	r2, [pc, #100]	@ (8003e34 <HAL_SPI_MspInit+0xdc>)
 8003dd0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8003dd2:	4b17      	ldr	r3, [pc, #92]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003dd8:	4b15      	ldr	r3, [pc, #84]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003dda:	2210      	movs	r2, #16
 8003ddc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dde:	4b14      	ldr	r3, [pc, #80]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003de4:	4b12      	ldr	r3, [pc, #72]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003de6:	2280      	movs	r2, #128	@ 0x80
 8003de8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003dea:	4b11      	ldr	r3, [pc, #68]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003df0:	4b0f      	ldr	r3, [pc, #60]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003df6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003e02:	480b      	ldr	r0, [pc, #44]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003e04:	f001 fc12 	bl	800562c <HAL_DMA_Init>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8003e0e:	f7ff fd5d 	bl	80038cc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a06      	ldr	r2, [pc, #24]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003e16:	655a      	str	r2, [r3, #84]	@ 0x54
 8003e18:	4a05      	ldr	r2, [pc, #20]	@ (8003e30 <HAL_SPI_MspInit+0xd8>)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003e1e:	bf00      	nop
 8003e20:	3728      	adds	r7, #40	@ 0x28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40013000 	.word	0x40013000
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	20000c08 	.word	0x20000c08
 8003e34:	40020030 	.word	0x40020030

08003e38 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a0a      	ldr	r2, [pc, #40]	@ (8003e70 <HAL_TIM_Base_MspInit+0x38>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d10b      	bne.n	8003e62 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e74 <HAL_TIM_Base_MspInit+0x3c>)
 8003e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4e:	4a09      	ldr	r2, [pc, #36]	@ (8003e74 <HAL_TIM_Base_MspInit+0x3c>)
 8003e50:	f043 0310 	orr.w	r3, r3, #16
 8003e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e56:	4b07      	ldr	r3, [pc, #28]	@ (8003e74 <HAL_TIM_Base_MspInit+0x3c>)
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	f003 0310 	and.w	r3, r3, #16
 8003e5e:	60fb      	str	r3, [r7, #12]
 8003e60:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8003e62:	bf00      	nop
 8003e64:	3714      	adds	r7, #20
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	40001000 	.word	0x40001000
 8003e74:	40021000 	.word	0x40021000

08003e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e7c:	bf00      	nop
 8003e7e:	e7fd      	b.n	8003e7c <NMI_Handler+0x4>

08003e80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e84:	bf00      	nop
 8003e86:	e7fd      	b.n	8003e84 <HardFault_Handler+0x4>

08003e88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e8c:	bf00      	nop
 8003e8e:	e7fd      	b.n	8003e8c <MemManage_Handler+0x4>

08003e90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e94:	bf00      	nop
 8003e96:	e7fd      	b.n	8003e94 <BusFault_Handler+0x4>

08003e98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e9c:	bf00      	nop
 8003e9e:	e7fd      	b.n	8003e9c <UsageFault_Handler+0x4>

08003ea0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ea4:	bf00      	nop
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003eb2:	bf00      	nop
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ec0:	bf00      	nop
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr

08003eca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ece:	f000 f977 	bl	80041c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ed2:	bf00      	nop
 8003ed4:	bd80      	pop	{r7, pc}
	...

08003ed8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003edc:	4802      	ldr	r0, [pc, #8]	@ (8003ee8 <DMA1_Channel3_IRQHandler+0x10>)
 8003ede:	f001 fcfe 	bl	80058de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003ee2:	bf00      	nop
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	20000c08 	.word	0x20000c08

08003eec <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003ef0:	4802      	ldr	r0, [pc, #8]	@ (8003efc <SPI1_IRQHandler+0x10>)
 8003ef2:	f003 fbe1 	bl	80076b8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003ef6:	bf00      	nop
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000ba4 	.word	0x20000ba4

08003f00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f04:	4802      	ldr	r0, [pc, #8]	@ (8003f10 <TIM6_DAC_IRQHandler+0x10>)
 8003f06:	f003 ff91 	bl	8007e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f0a:	bf00      	nop
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	20000c50 	.word	0x20000c50

08003f14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
	return 1;
 8003f18:	2301      	movs	r3, #1
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <_kill>:

int _kill(int pid, int sig)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003f2e:	f004 fb33 	bl	8008598 <__errno>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2216      	movs	r2, #22
 8003f36:	601a      	str	r2, [r3, #0]
	return -1;
 8003f38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3708      	adds	r7, #8
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <_exit>:

void _exit (int status)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f7ff ffe7 	bl	8003f24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003f56:	bf00      	nop
 8003f58:	e7fd      	b.n	8003f56 <_exit+0x12>

08003f5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b086      	sub	sp, #24
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	60f8      	str	r0, [r7, #12]
 8003f62:	60b9      	str	r1, [r7, #8]
 8003f64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	e00a      	b.n	8003f82 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003f6c:	f3af 8000 	nop.w
 8003f70:	4601      	mov	r1, r0
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	1c5a      	adds	r2, r3, #1
 8003f76:	60ba      	str	r2, [r7, #8]
 8003f78:	b2ca      	uxtb	r2, r1
 8003f7a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	3301      	adds	r3, #1
 8003f80:	617b      	str	r3, [r7, #20]
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	dbf0      	blt.n	8003f6c <_read+0x12>
	}

return len;
 8003f8a:	687b      	ldr	r3, [r7, #4]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3718      	adds	r7, #24
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
 8003fa4:	e009      	b.n	8003fba <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	1c5a      	adds	r2, r3, #1
 8003faa:	60ba      	str	r2, [r7, #8]
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	617b      	str	r3, [r7, #20]
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	dbf1      	blt.n	8003fa6 <_write+0x12>
	}
	return len;
 8003fc2:	687b      	ldr	r3, [r7, #4]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <_close>:

int _close(int file)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
	return -1;
 8003fd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ff4:	605a      	str	r2, [r3, #4]
	return 0;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <_isatty>:

int _isatty(int file)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
	return 1;
 800400c:	2301      	movs	r3, #1
}
 800400e:	4618      	mov	r0, r3
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800401a:	b480      	push	{r7}
 800401c:	b085      	sub	sp, #20
 800401e:	af00      	add	r7, sp, #0
 8004020:	60f8      	str	r0, [r7, #12]
 8004022:	60b9      	str	r1, [r7, #8]
 8004024:	607a      	str	r2, [r7, #4]
	return 0;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800403c:	4a14      	ldr	r2, [pc, #80]	@ (8004090 <_sbrk+0x5c>)
 800403e:	4b15      	ldr	r3, [pc, #84]	@ (8004094 <_sbrk+0x60>)
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004048:	4b13      	ldr	r3, [pc, #76]	@ (8004098 <_sbrk+0x64>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d102      	bne.n	8004056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004050:	4b11      	ldr	r3, [pc, #68]	@ (8004098 <_sbrk+0x64>)
 8004052:	4a12      	ldr	r2, [pc, #72]	@ (800409c <_sbrk+0x68>)
 8004054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004056:	4b10      	ldr	r3, [pc, #64]	@ (8004098 <_sbrk+0x64>)
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4413      	add	r3, r2
 800405e:	693a      	ldr	r2, [r7, #16]
 8004060:	429a      	cmp	r2, r3
 8004062:	d207      	bcs.n	8004074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004064:	f004 fa98 	bl	8008598 <__errno>
 8004068:	4603      	mov	r3, r0
 800406a:	220c      	movs	r2, #12
 800406c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800406e:	f04f 33ff 	mov.w	r3, #4294967295
 8004072:	e009      	b.n	8004088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004074:	4b08      	ldr	r3, [pc, #32]	@ (8004098 <_sbrk+0x64>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800407a:	4b07      	ldr	r3, [pc, #28]	@ (8004098 <_sbrk+0x64>)
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4413      	add	r3, r2
 8004082:	4a05      	ldr	r2, [pc, #20]	@ (8004098 <_sbrk+0x64>)
 8004084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004086:	68fb      	ldr	r3, [r7, #12]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	20010000 	.word	0x20010000
 8004094:	00000400 	.word	0x00000400
 8004098:	20004cb0 	.word	0x20004cb0
 800409c:	20004e08 	.word	0x20004e08

080040a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80040a4:	4b06      	ldr	r3, [pc, #24]	@ (80040c0 <SystemInit+0x20>)
 80040a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040aa:	4a05      	ldr	r2, [pc, #20]	@ (80040c0 <SystemInit+0x20>)
 80040ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80040b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80040b4:	bf00      	nop
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	e000ed00 	.word	0xe000ed00

080040c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80040c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80040fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80040c8:	f7ff ffea 	bl	80040a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040cc:	480c      	ldr	r0, [pc, #48]	@ (8004100 <LoopForever+0x6>)
  ldr r1, =_edata
 80040ce:	490d      	ldr	r1, [pc, #52]	@ (8004104 <LoopForever+0xa>)
  ldr r2, =_sidata
 80040d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004108 <LoopForever+0xe>)
  movs r3, #0
 80040d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040d4:	e002      	b.n	80040dc <LoopCopyDataInit>

080040d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040da:	3304      	adds	r3, #4

080040dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040e0:	d3f9      	bcc.n	80040d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040e2:	4a0a      	ldr	r2, [pc, #40]	@ (800410c <LoopForever+0x12>)
  ldr r4, =_ebss
 80040e4:	4c0a      	ldr	r4, [pc, #40]	@ (8004110 <LoopForever+0x16>)
  movs r3, #0
 80040e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040e8:	e001      	b.n	80040ee <LoopFillZerobss>

080040ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040ec:	3204      	adds	r2, #4

080040ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040f0:	d3fb      	bcc.n	80040ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80040f2:	f004 fa57 	bl	80085a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80040f6:	f7ff f957 	bl	80033a8 <main>

080040fa <LoopForever>:

LoopForever:
    b LoopForever
 80040fa:	e7fe      	b.n	80040fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80040fc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004104:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8004108:	0800a8b8 	.word	0x0800a8b8
  ldr r2, =_sbss
 800410c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8004110:	20004e04 	.word	0x20004e04

08004114 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004114:	e7fe      	b.n	8004114 <ADC1_IRQHandler>

08004116 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b082      	sub	sp, #8
 800411a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800411c:	2300      	movs	r3, #0
 800411e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004120:	2003      	movs	r0, #3
 8004122:	f001 fa41 	bl	80055a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004126:	200f      	movs	r0, #15
 8004128:	f000 f80e 	bl	8004148 <HAL_InitTick>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d002      	beq.n	8004138 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	71fb      	strb	r3, [r7, #7]
 8004136:	e001      	b.n	800413c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004138:	f7ff fd86 	bl	8003c48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800413c:	79fb      	ldrb	r3, [r7, #7]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
	...

08004148 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004150:	2300      	movs	r3, #0
 8004152:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004154:	4b17      	ldr	r3, [pc, #92]	@ (80041b4 <HAL_InitTick+0x6c>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d023      	beq.n	80041a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800415c:	4b16      	ldr	r3, [pc, #88]	@ (80041b8 <HAL_InitTick+0x70>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	4b14      	ldr	r3, [pc, #80]	@ (80041b4 <HAL_InitTick+0x6c>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	4619      	mov	r1, r3
 8004166:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800416a:	fbb3 f3f1 	udiv	r3, r3, r1
 800416e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004172:	4618      	mov	r0, r3
 8004174:	f001 fa4d 	bl	8005612 <HAL_SYSTICK_Config>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d10f      	bne.n	800419e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b0f      	cmp	r3, #15
 8004182:	d809      	bhi.n	8004198 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004184:	2200      	movs	r2, #0
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	f04f 30ff 	mov.w	r0, #4294967295
 800418c:	f001 fa17 	bl	80055be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004190:	4a0a      	ldr	r2, [pc, #40]	@ (80041bc <HAL_InitTick+0x74>)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6013      	str	r3, [r2, #0]
 8004196:	e007      	b.n	80041a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	73fb      	strb	r3, [r7, #15]
 800419c:	e004      	b.n	80041a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	73fb      	strb	r3, [r7, #15]
 80041a2:	e001      	b.n	80041a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80041a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	20000014 	.word	0x20000014
 80041b8:	2000000c 	.word	0x2000000c
 80041bc:	20000010 	.word	0x20000010

080041c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041c0:	b480      	push	{r7}
 80041c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80041c4:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_IncTick+0x20>)
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	461a      	mov	r2, r3
 80041ca:	4b06      	ldr	r3, [pc, #24]	@ (80041e4 <HAL_IncTick+0x24>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4413      	add	r3, r2
 80041d0:	4a04      	ldr	r2, [pc, #16]	@ (80041e4 <HAL_IncTick+0x24>)
 80041d2:	6013      	str	r3, [r2, #0]
}
 80041d4:	bf00      	nop
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000014 	.word	0x20000014
 80041e4:	20004cb4 	.word	0x20004cb4

080041e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0
  return uwTick;
 80041ec:	4b03      	ldr	r3, [pc, #12]	@ (80041fc <HAL_GetTick+0x14>)
 80041ee:	681b      	ldr	r3, [r3, #0]
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	20004cb4 	.word	0x20004cb4

08004200 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004208:	f7ff ffee 	bl	80041e8 <HAL_GetTick>
 800420c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004218:	d005      	beq.n	8004226 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800421a:	4b0a      	ldr	r3, [pc, #40]	@ (8004244 <HAL_Delay+0x44>)
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	461a      	mov	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4413      	add	r3, r2
 8004224:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004226:	bf00      	nop
 8004228:	f7ff ffde 	bl	80041e8 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	429a      	cmp	r2, r3
 8004236:	d8f7      	bhi.n	8004228 <HAL_Delay+0x28>
  {
  }
}
 8004238:	bf00      	nop
 800423a:	bf00      	nop
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	20000014 	.word	0x20000014

08004248 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	609a      	str	r2, [r3, #8]
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
 8004276:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	431a      	orrs	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	609a      	str	r2, [r3, #8]
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
 80042bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	3360      	adds	r3, #96	@ 0x60
 80042c2:	461a      	mov	r2, r3
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	4413      	add	r3, r2
 80042ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	4b08      	ldr	r3, [pc, #32]	@ (80042f4 <LL_ADC_SetOffset+0x44>)
 80042d2:	4013      	ands	r3, r2
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80042da:	683a      	ldr	r2, [r7, #0]
 80042dc:	430a      	orrs	r2, r1
 80042de:	4313      	orrs	r3, r2
 80042e0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80042e8:	bf00      	nop
 80042ea:	371c      	adds	r7, #28
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	03fff000 	.word	0x03fff000

080042f8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3360      	adds	r3, #96	@ 0x60
 8004306:	461a      	mov	r2, r3
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4413      	add	r3, r2
 800430e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004318:	4618      	mov	r0, r3
 800431a:	3714      	adds	r7, #20
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	3360      	adds	r3, #96	@ 0x60
 8004334:	461a      	mov	r2, r3
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	431a      	orrs	r2, r3
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800434e:	bf00      	nop
 8004350:	371c      	adds	r7, #28
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800435a:	b480      	push	{r7}
 800435c:	b087      	sub	sp, #28
 800435e:	af00      	add	r7, sp, #0
 8004360:	60f8      	str	r0, [r7, #12]
 8004362:	60b9      	str	r1, [r7, #8]
 8004364:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	3330      	adds	r3, #48	@ 0x30
 800436a:	461a      	mov	r2, r3
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	0a1b      	lsrs	r3, r3, #8
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	f003 030c 	and.w	r3, r3, #12
 8004376:	4413      	add	r3, r2
 8004378:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	f003 031f 	and.w	r3, r3, #31
 8004384:	211f      	movs	r1, #31
 8004386:	fa01 f303 	lsl.w	r3, r1, r3
 800438a:	43db      	mvns	r3, r3
 800438c:	401a      	ands	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	0e9b      	lsrs	r3, r3, #26
 8004392:	f003 011f 	and.w	r1, r3, #31
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	f003 031f 	and.w	r3, r3, #31
 800439c:	fa01 f303 	lsl.w	r3, r1, r3
 80043a0:	431a      	orrs	r2, r3
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80043a6:	bf00      	nop
 80043a8:	371c      	adds	r7, #28
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b087      	sub	sp, #28
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	60f8      	str	r0, [r7, #12]
 80043ba:	60b9      	str	r1, [r7, #8]
 80043bc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	3314      	adds	r3, #20
 80043c2:	461a      	mov	r2, r3
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	0e5b      	lsrs	r3, r3, #25
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	f003 0304 	and.w	r3, r3, #4
 80043ce:	4413      	add	r3, r2
 80043d0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	0d1b      	lsrs	r3, r3, #20
 80043da:	f003 031f 	and.w	r3, r3, #31
 80043de:	2107      	movs	r1, #7
 80043e0:	fa01 f303 	lsl.w	r3, r1, r3
 80043e4:	43db      	mvns	r3, r3
 80043e6:	401a      	ands	r2, r3
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	0d1b      	lsrs	r3, r3, #20
 80043ec:	f003 031f 	and.w	r3, r3, #31
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	fa01 f303 	lsl.w	r3, r1, r3
 80043f6:	431a      	orrs	r2, r3
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80043fc:	bf00      	nop
 80043fe:	371c      	adds	r7, #28
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004420:	43db      	mvns	r3, r3
 8004422:	401a      	ands	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f003 0318 	and.w	r3, r3, #24
 800442a:	4908      	ldr	r1, [pc, #32]	@ (800444c <LL_ADC_SetChannelSingleDiff+0x44>)
 800442c:	40d9      	lsrs	r1, r3
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	400b      	ands	r3, r1
 8004432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004436:	431a      	orrs	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800443e:	bf00      	nop
 8004440:	3714      	adds	r7, #20
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	0007ffff 	.word	0x0007ffff

08004450 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004460:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6093      	str	r3, [r2, #8]
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004484:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004488:	d101      	bne.n	800448e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800448a:	2301      	movs	r3, #1
 800448c:	e000      	b.n	8004490 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800448e:	2300      	movs	r3, #0
}
 8004490:	4618      	mov	r0, r3
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80044ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044d8:	d101      	bne.n	80044de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80044da:	2301      	movs	r3, #1
 80044dc:	e000      	b.n	80044e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004500:	f043 0201 	orr.w	r2, r3, #1
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004524:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004528:	f043 0202 	orr.w	r2, r3, #2
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f003 0301 	and.w	r3, r3, #1
 800454c:	2b01      	cmp	r3, #1
 800454e:	d101      	bne.n	8004554 <LL_ADC_IsEnabled+0x18>
 8004550:	2301      	movs	r3, #1
 8004552:	e000      	b.n	8004556 <LL_ADC_IsEnabled+0x1a>
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b02      	cmp	r3, #2
 8004574:	d101      	bne.n	800457a <LL_ADC_IsDisableOngoing+0x18>
 8004576:	2301      	movs	r3, #1
 8004578:	e000      	b.n	800457c <LL_ADC_IsDisableOngoing+0x1a>
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004598:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800459c:	f043 0204 	orr.w	r2, r3, #4
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 0304 	and.w	r3, r3, #4
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	d101      	bne.n	80045c8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80045c4:	2301      	movs	r3, #1
 80045c6:	e000      	b.n	80045ca <LL_ADC_REG_IsConversionOngoing+0x1a>
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	370c      	adds	r7, #12
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr

080045d6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 0308 	and.w	r3, r3, #8
 80045e6:	2b08      	cmp	r3, #8
 80045e8:	d101      	bne.n	80045ee <LL_ADC_INJ_IsConversionOngoing+0x18>
 80045ea:	2301      	movs	r3, #1
 80045ec:	e000      	b.n	80045f0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b088      	sub	sp, #32
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004604:	2300      	movs	r3, #0
 8004606:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004608:	2300      	movs	r3, #0
 800460a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e126      	b.n	8004864 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004620:	2b00      	cmp	r3, #0
 8004622:	d109      	bne.n	8004638 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7ff fb33 	bl	8003c90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff ff19 	bl	8004474 <LL_ADC_IsDeepPowerDownEnabled>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d004      	beq.n	8004652 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff feff 	bl	8004450 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff ff34 	bl	80044c4 <LL_ADC_IsInternalRegulatorEnabled>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d115      	bne.n	800468e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f7ff ff18 	bl	800449c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800466c:	4b7f      	ldr	r3, [pc, #508]	@ (800486c <HAL_ADC_Init+0x270>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	099b      	lsrs	r3, r3, #6
 8004672:	4a7f      	ldr	r2, [pc, #508]	@ (8004870 <HAL_ADC_Init+0x274>)
 8004674:	fba2 2303 	umull	r2, r3, r2, r3
 8004678:	099b      	lsrs	r3, r3, #6
 800467a:	3301      	adds	r3, #1
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004680:	e002      	b.n	8004688 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	3b01      	subs	r3, #1
 8004686:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1f9      	bne.n	8004682 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f7ff ff16 	bl	80044c4 <LL_ADC_IsInternalRegulatorEnabled>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10d      	bne.n	80046ba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a2:	f043 0210 	orr.w	r2, r3, #16
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ae:	f043 0201 	orr.w	r2, r3, #1
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff ff76 	bl	80045b0 <LL_ADC_REG_IsConversionOngoing>
 80046c4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ca:	f003 0310 	and.w	r3, r3, #16
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f040 80bf 	bne.w	8004852 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	f040 80bb 	bne.w	8004852 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80046e4:	f043 0202 	orr.w	r2, r3, #2
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4618      	mov	r0, r3
 80046f2:	f7ff ff23 	bl	800453c <LL_ADC_IsEnabled>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046fc:	485d      	ldr	r0, [pc, #372]	@ (8004874 <HAL_ADC_Init+0x278>)
 80046fe:	f7ff ff1d 	bl	800453c <LL_ADC_IsEnabled>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d105      	bne.n	8004714 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	4619      	mov	r1, r3
 800470e:	485a      	ldr	r0, [pc, #360]	@ (8004878 <HAL_ADC_Init+0x27c>)
 8004710:	f7ff fd9a 	bl	8004248 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	7e5b      	ldrb	r3, [r3, #25]
 8004718:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800471e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004724:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800472a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004732:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004734:	4313      	orrs	r3, r2
 8004736:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d106      	bne.n	8004750 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004746:	3b01      	subs	r3, #1
 8004748:	045b      	lsls	r3, r3, #17
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	4313      	orrs	r3, r2
 800474e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004754:	2b00      	cmp	r3, #0
 8004756:	d009      	beq.n	800476c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004764:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004766:	69ba      	ldr	r2, [r7, #24]
 8004768:	4313      	orrs	r3, r2
 800476a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	4b42      	ldr	r3, [pc, #264]	@ (800487c <HAL_ADC_Init+0x280>)
 8004774:	4013      	ands	r3, r2
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6812      	ldr	r2, [r2, #0]
 800477a:	69b9      	ldr	r1, [r7, #24]
 800477c:	430b      	orrs	r3, r1
 800477e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4618      	mov	r0, r3
 8004786:	f7ff ff26 	bl	80045d6 <LL_ADC_INJ_IsConversionOngoing>
 800478a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d13d      	bne.n	800480e <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d13a      	bne.n	800480e <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800479c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80047a4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80047a6:	4313      	orrs	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047b4:	f023 0302 	bic.w	r3, r3, #2
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6812      	ldr	r2, [r2, #0]
 80047bc:	69b9      	ldr	r1, [r7, #24]
 80047be:	430b      	orrs	r3, r1
 80047c0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d118      	bne.n	80047fe <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80047d6:	f023 0304 	bic.w	r3, r3, #4
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80047e2:	4311      	orrs	r1, r2
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80047e8:	4311      	orrs	r1, r2
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80047ee:	430a      	orrs	r2, r1
 80047f0:	431a      	orrs	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f042 0201 	orr.w	r2, r2, #1
 80047fa:	611a      	str	r2, [r3, #16]
 80047fc:	e007      	b.n	800480e <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	691a      	ldr	r2, [r3, #16]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0201 	bic.w	r2, r2, #1
 800480c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d10c      	bne.n	8004830 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481c:	f023 010f 	bic.w	r1, r3, #15
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	1e5a      	subs	r2, r3, #1
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	631a      	str	r2, [r3, #48]	@ 0x30
 800482e:	e007      	b.n	8004840 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 020f 	bic.w	r2, r2, #15
 800483e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004844:	f023 0303 	bic.w	r3, r3, #3
 8004848:	f043 0201 	orr.w	r2, r3, #1
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004850:	e007      	b.n	8004862 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004856:	f043 0210 	orr.w	r2, r3, #16
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004862:	7ffb      	ldrb	r3, [r7, #31]
}
 8004864:	4618      	mov	r0, r3
 8004866:	3720      	adds	r7, #32
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	2000000c 	.word	0x2000000c
 8004870:	053e2d63 	.word	0x053e2d63
 8004874:	50040000 	.word	0x50040000
 8004878:	50040300 	.word	0x50040300
 800487c:	fff0c007 	.word	0xfff0c007

08004880 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff fe8f 	bl	80045b0 <LL_ADC_REG_IsConversionOngoing>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d14f      	bne.n	8004938 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d101      	bne.n	80048a6 <HAL_ADC_Start+0x26>
 80048a2:	2302      	movs	r3, #2
 80048a4:	e04b      	b.n	800493e <HAL_ADC_Start+0xbe>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 fc38 	bl	8005124 <ADC_Enable>
 80048b4:	4603      	mov	r3, r0
 80048b6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d137      	bne.n	800492e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80048c6:	f023 0301 	bic.w	r3, r3, #1
 80048ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048de:	d106      	bne.n	80048ee <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e4:	f023 0206 	bic.w	r2, r3, #6
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80048ec:	e002      	b.n	80048f4 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	221c      	movs	r2, #28
 80048fa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d007      	beq.n	8004922 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004916:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800491a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff fe2e 	bl	8004588 <LL_ADC_REG_StartConversion>
 800492c:	e006      	b.n	800493c <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8004936:	e001      	b.n	800493c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004938:	2302      	movs	r3, #2
 800493a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800493c:	7bfb      	ldrb	r3, [r7, #15]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004946:	b480      	push	{r7}
 8004948:	b083      	sub	sp, #12
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004954:	4618      	mov	r0, r3
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b0b6      	sub	sp, #216	@ 0xd8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004970:	2300      	movs	r3, #0
 8004972:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800497a:	2b01      	cmp	r3, #1
 800497c:	d101      	bne.n	8004982 <HAL_ADC_ConfigChannel+0x22>
 800497e:	2302      	movs	r3, #2
 8004980:	e3bb      	b.n	80050fa <HAL_ADC_ConfigChannel+0x79a>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4618      	mov	r0, r3
 8004990:	f7ff fe0e 	bl	80045b0 <LL_ADC_REG_IsConversionOngoing>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	f040 83a0 	bne.w	80050dc <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	2b05      	cmp	r3, #5
 80049aa:	d824      	bhi.n	80049f6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	3b02      	subs	r3, #2
 80049b2:	2b03      	cmp	r3, #3
 80049b4:	d81b      	bhi.n	80049ee <HAL_ADC_ConfigChannel+0x8e>
 80049b6:	a201      	add	r2, pc, #4	@ (adr r2, 80049bc <HAL_ADC_ConfigChannel+0x5c>)
 80049b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049bc:	080049cd 	.word	0x080049cd
 80049c0:	080049d5 	.word	0x080049d5
 80049c4:	080049dd 	.word	0x080049dd
 80049c8:	080049e5 	.word	0x080049e5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80049cc:	230c      	movs	r3, #12
 80049ce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80049d2:	e010      	b.n	80049f6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80049d4:	2312      	movs	r3, #18
 80049d6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80049da:	e00c      	b.n	80049f6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80049dc:	2318      	movs	r3, #24
 80049de:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80049e2:	e008      	b.n	80049f6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80049e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80049ec:	e003      	b.n	80049f6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80049ee:	2306      	movs	r3, #6
 80049f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80049f4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6818      	ldr	r0, [r3, #0]
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	461a      	mov	r2, r3
 8004a00:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004a04:	f7ff fca9 	bl	800435a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7ff fdcf 	bl	80045b0 <LL_ADC_REG_IsConversionOngoing>
 8004a12:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7ff fddb 	bl	80045d6 <LL_ADC_INJ_IsConversionOngoing>
 8004a20:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f040 81a4 	bne.w	8004d76 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f040 819f 	bne.w	8004d76 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6818      	ldr	r0, [r3, #0]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	6819      	ldr	r1, [r3, #0]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	461a      	mov	r2, r3
 8004a46:	f7ff fcb4 	bl	80043b2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	695a      	ldr	r2, [r3, #20]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	08db      	lsrs	r3, r3, #3
 8004a56:	f003 0303 	and.w	r3, r3, #3
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a60:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	2b04      	cmp	r3, #4
 8004a6a:	d00a      	beq.n	8004a82 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6818      	ldr	r0, [r3, #0]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	6919      	ldr	r1, [r3, #16]
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a7c:	f7ff fc18 	bl	80042b0 <LL_ADC_SetOffset>
 8004a80:	e179      	b.n	8004d76 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2100      	movs	r1, #0
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7ff fc35 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d10a      	bne.n	8004aae <HAL_ADC_ConfigChannel+0x14e>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff fc2a 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	0e9b      	lsrs	r3, r3, #26
 8004aa8:	f003 021f 	and.w	r2, r3, #31
 8004aac:	e01e      	b.n	8004aec <HAL_ADC_ConfigChannel+0x18c>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2100      	movs	r1, #0
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff fc1f 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004aba:	4603      	mov	r3, r0
 8004abc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004ac4:	fa93 f3a3 	rbit	r3, r3
 8004ac8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004acc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004ad0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004ad4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d101      	bne.n	8004ae0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8004adc:	2320      	movs	r3, #32
 8004ade:	e004      	b.n	8004aea <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8004ae0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ae4:	fab3 f383 	clz	r3, r3
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d105      	bne.n	8004b04 <HAL_ADC_ConfigChannel+0x1a4>
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	0e9b      	lsrs	r3, r3, #26
 8004afe:	f003 031f 	and.w	r3, r3, #31
 8004b02:	e018      	b.n	8004b36 <HAL_ADC_ConfigChannel+0x1d6>
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b10:	fa93 f3a3 	rbit	r3, r3
 8004b14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004b18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004b20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8004b28:	2320      	movs	r3, #32
 8004b2a:	e004      	b.n	8004b36 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8004b2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b30:	fab3 f383 	clz	r3, r3
 8004b34:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d106      	bne.n	8004b48 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	2100      	movs	r1, #0
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7ff fbee 	bl	8004324 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2101      	movs	r1, #1
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7ff fbd2 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004b54:	4603      	mov	r3, r0
 8004b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10a      	bne.n	8004b74 <HAL_ADC_ConfigChannel+0x214>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2101      	movs	r1, #1
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7ff fbc7 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	0e9b      	lsrs	r3, r3, #26
 8004b6e:	f003 021f 	and.w	r2, r3, #31
 8004b72:	e01e      	b.n	8004bb2 <HAL_ADC_ConfigChannel+0x252>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2101      	movs	r1, #1
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7ff fbbc 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004b80:	4603      	mov	r3, r0
 8004b82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b8a:	fa93 f3a3 	rbit	r3, r3
 8004b8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004b92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004b9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8004ba2:	2320      	movs	r3, #32
 8004ba4:	e004      	b.n	8004bb0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8004ba6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004baa:	fab3 f383 	clz	r3, r3
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d105      	bne.n	8004bca <HAL_ADC_ConfigChannel+0x26a>
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	0e9b      	lsrs	r3, r3, #26
 8004bc4:	f003 031f 	and.w	r3, r3, #31
 8004bc8:	e018      	b.n	8004bfc <HAL_ADC_ConfigChannel+0x29c>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004bd6:	fa93 f3a3 	rbit	r3, r3
 8004bda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004bde:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004be2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004be6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8004bee:	2320      	movs	r3, #32
 8004bf0:	e004      	b.n	8004bfc <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8004bf2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bf6:	fab3 f383 	clz	r3, r3
 8004bfa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d106      	bne.n	8004c0e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2200      	movs	r2, #0
 8004c06:	2101      	movs	r1, #1
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f7ff fb8b 	bl	8004324 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2102      	movs	r1, #2
 8004c14:	4618      	mov	r0, r3
 8004c16:	f7ff fb6f 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d10a      	bne.n	8004c3a <HAL_ADC_ConfigChannel+0x2da>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2102      	movs	r1, #2
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7ff fb64 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004c30:	4603      	mov	r3, r0
 8004c32:	0e9b      	lsrs	r3, r3, #26
 8004c34:	f003 021f 	and.w	r2, r3, #31
 8004c38:	e01e      	b.n	8004c78 <HAL_ADC_ConfigChannel+0x318>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2102      	movs	r1, #2
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7ff fb59 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004c46:	4603      	mov	r3, r0
 8004c48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004c50:	fa93 f3a3 	rbit	r3, r3
 8004c54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004c58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004c60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8004c68:	2320      	movs	r3, #32
 8004c6a:	e004      	b.n	8004c76 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8004c6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c70:	fab3 f383 	clz	r3, r3
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d105      	bne.n	8004c90 <HAL_ADC_ConfigChannel+0x330>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	0e9b      	lsrs	r3, r3, #26
 8004c8a:	f003 031f 	and.w	r3, r3, #31
 8004c8e:	e014      	b.n	8004cba <HAL_ADC_ConfigChannel+0x35a>
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c98:	fa93 f3a3 	rbit	r3, r3
 8004c9c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004c9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ca0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004ca4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d101      	bne.n	8004cb0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8004cac:	2320      	movs	r3, #32
 8004cae:	e004      	b.n	8004cba <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8004cb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004cb4:	fab3 f383 	clz	r3, r3
 8004cb8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d106      	bne.n	8004ccc <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	2102      	movs	r1, #2
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7ff fb2c 	bl	8004324 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2103      	movs	r1, #3
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7ff fb10 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10a      	bne.n	8004cf8 <HAL_ADC_ConfigChannel+0x398>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2103      	movs	r1, #3
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f7ff fb05 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	0e9b      	lsrs	r3, r3, #26
 8004cf2:	f003 021f 	and.w	r2, r3, #31
 8004cf6:	e017      	b.n	8004d28 <HAL_ADC_ConfigChannel+0x3c8>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2103      	movs	r1, #3
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff fafa 	bl	80042f8 <LL_ADC_GetOffsetChannel>
 8004d04:	4603      	mov	r3, r0
 8004d06:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d08:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d0a:	fa93 f3a3 	rbit	r3, r3
 8004d0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004d10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d12:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004d14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8004d1a:	2320      	movs	r3, #32
 8004d1c:	e003      	b.n	8004d26 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8004d1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d20:	fab3 f383 	clz	r3, r3
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d105      	bne.n	8004d40 <HAL_ADC_ConfigChannel+0x3e0>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	0e9b      	lsrs	r3, r3, #26
 8004d3a:	f003 031f 	and.w	r3, r3, #31
 8004d3e:	e011      	b.n	8004d64 <HAL_ADC_ConfigChannel+0x404>
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d48:	fa93 f3a3 	rbit	r3, r3
 8004d4c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004d4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d50:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004d52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d101      	bne.n	8004d5c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004d58:	2320      	movs	r3, #32
 8004d5a:	e003      	b.n	8004d64 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004d5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d5e:	fab3 f383 	clz	r3, r3
 8004d62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d106      	bne.n	8004d76 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2103      	movs	r1, #3
 8004d70:	4618      	mov	r0, r3
 8004d72:	f7ff fad7 	bl	8004324 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7ff fbde 	bl	800453c <LL_ADC_IsEnabled>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f040 8140 	bne.w	8005008 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6818      	ldr	r0, [r3, #0]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	6819      	ldr	r1, [r3, #0]
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	461a      	mov	r2, r3
 8004d96:	f7ff fb37 	bl	8004408 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	4a8f      	ldr	r2, [pc, #572]	@ (8004fdc <HAL_ADC_ConfigChannel+0x67c>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	f040 8131 	bne.w	8005008 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d10b      	bne.n	8004dce <HAL_ADC_ConfigChannel+0x46e>
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	0e9b      	lsrs	r3, r3, #26
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	f003 031f 	and.w	r3, r3, #31
 8004dc2:	2b09      	cmp	r3, #9
 8004dc4:	bf94      	ite	ls
 8004dc6:	2301      	movls	r3, #1
 8004dc8:	2300      	movhi	r3, #0
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	e019      	b.n	8004e02 <HAL_ADC_ConfigChannel+0x4a2>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004dd6:	fa93 f3a3 	rbit	r3, r3
 8004dda:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004ddc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dde:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004de0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8004de6:	2320      	movs	r3, #32
 8004de8:	e003      	b.n	8004df2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004dea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004dec:	fab3 f383 	clz	r3, r3
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	3301      	adds	r3, #1
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	2b09      	cmp	r3, #9
 8004dfa:	bf94      	ite	ls
 8004dfc:	2301      	movls	r3, #1
 8004dfe:	2300      	movhi	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d079      	beq.n	8004efa <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d107      	bne.n	8004e22 <HAL_ADC_ConfigChannel+0x4c2>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	0e9b      	lsrs	r3, r3, #26
 8004e18:	3301      	adds	r3, #1
 8004e1a:	069b      	lsls	r3, r3, #26
 8004e1c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e20:	e015      	b.n	8004e4e <HAL_ADC_ConfigChannel+0x4ee>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e2a:	fa93 f3a3 	rbit	r3, r3
 8004e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004e30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e32:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004e34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d101      	bne.n	8004e3e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8004e3a:	2320      	movs	r3, #32
 8004e3c:	e003      	b.n	8004e46 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8004e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e40:	fab3 f383 	clz	r3, r3
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	3301      	adds	r3, #1
 8004e48:	069b      	lsls	r3, r3, #26
 8004e4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d109      	bne.n	8004e6e <HAL_ADC_ConfigChannel+0x50e>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	0e9b      	lsrs	r3, r3, #26
 8004e60:	3301      	adds	r3, #1
 8004e62:	f003 031f 	and.w	r3, r3, #31
 8004e66:	2101      	movs	r1, #1
 8004e68:	fa01 f303 	lsl.w	r3, r1, r3
 8004e6c:	e017      	b.n	8004e9e <HAL_ADC_ConfigChannel+0x53e>
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e76:	fa93 f3a3 	rbit	r3, r3
 8004e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e7e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004e80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d101      	bne.n	8004e8a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8004e86:	2320      	movs	r3, #32
 8004e88:	e003      	b.n	8004e92 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8004e8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e8c:	fab3 f383 	clz	r3, r3
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	3301      	adds	r3, #1
 8004e94:	f003 031f 	and.w	r3, r3, #31
 8004e98:	2101      	movs	r1, #1
 8004e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e9e:	ea42 0103 	orr.w	r1, r2, r3
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10a      	bne.n	8004ec4 <HAL_ADC_ConfigChannel+0x564>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	0e9b      	lsrs	r3, r3, #26
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	f003 021f 	and.w	r2, r3, #31
 8004eba:	4613      	mov	r3, r2
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	4413      	add	r3, r2
 8004ec0:	051b      	lsls	r3, r3, #20
 8004ec2:	e018      	b.n	8004ef6 <HAL_ADC_ConfigChannel+0x596>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ecc:	fa93 f3a3 	rbit	r3, r3
 8004ed0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d101      	bne.n	8004ee0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004edc:	2320      	movs	r3, #32
 8004ede:	e003      	b.n	8004ee8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee2:	fab3 f383 	clz	r3, r3
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	3301      	adds	r3, #1
 8004eea:	f003 021f 	and.w	r2, r3, #31
 8004eee:	4613      	mov	r3, r2
 8004ef0:	005b      	lsls	r3, r3, #1
 8004ef2:	4413      	add	r3, r2
 8004ef4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ef6:	430b      	orrs	r3, r1
 8004ef8:	e081      	b.n	8004ffe <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d107      	bne.n	8004f16 <HAL_ADC_ConfigChannel+0x5b6>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	0e9b      	lsrs	r3, r3, #26
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	069b      	lsls	r3, r3, #26
 8004f10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f14:	e015      	b.n	8004f42 <HAL_ADC_ConfigChannel+0x5e2>
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f1e:	fa93 f3a3 	rbit	r3, r3
 8004f22:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8004f2e:	2320      	movs	r3, #32
 8004f30:	e003      	b.n	8004f3a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8004f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f34:	fab3 f383 	clz	r3, r3
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	069b      	lsls	r3, r3, #26
 8004f3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d109      	bne.n	8004f62 <HAL_ADC_ConfigChannel+0x602>
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	0e9b      	lsrs	r3, r3, #26
 8004f54:	3301      	adds	r3, #1
 8004f56:	f003 031f 	and.w	r3, r3, #31
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f60:	e017      	b.n	8004f92 <HAL_ADC_ConfigChannel+0x632>
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	fa93 f3a3 	rbit	r3, r3
 8004f6e:	61bb      	str	r3, [r7, #24]
  return result;
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004f74:	6a3b      	ldr	r3, [r7, #32]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8004f7a:	2320      	movs	r3, #32
 8004f7c:	e003      	b.n	8004f86 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8004f7e:	6a3b      	ldr	r3, [r7, #32]
 8004f80:	fab3 f383 	clz	r3, r3
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	3301      	adds	r3, #1
 8004f88:	f003 031f 	and.w	r3, r3, #31
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f92:	ea42 0103 	orr.w	r1, r2, r3
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10d      	bne.n	8004fbe <HAL_ADC_ConfigChannel+0x65e>
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	0e9b      	lsrs	r3, r3, #26
 8004fa8:	3301      	adds	r3, #1
 8004faa:	f003 021f 	and.w	r2, r3, #31
 8004fae:	4613      	mov	r3, r2
 8004fb0:	005b      	lsls	r3, r3, #1
 8004fb2:	4413      	add	r3, r2
 8004fb4:	3b1e      	subs	r3, #30
 8004fb6:	051b      	lsls	r3, r3, #20
 8004fb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004fbc:	e01e      	b.n	8004ffc <HAL_ADC_ConfigChannel+0x69c>
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	fa93 f3a3 	rbit	r3, r3
 8004fca:	60fb      	str	r3, [r7, #12]
  return result;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d104      	bne.n	8004fe0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8004fd6:	2320      	movs	r3, #32
 8004fd8:	e006      	b.n	8004fe8 <HAL_ADC_ConfigChannel+0x688>
 8004fda:	bf00      	nop
 8004fdc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	fab3 f383 	clz	r3, r3
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	3301      	adds	r3, #1
 8004fea:	f003 021f 	and.w	r2, r3, #31
 8004fee:	4613      	mov	r3, r2
 8004ff0:	005b      	lsls	r3, r3, #1
 8004ff2:	4413      	add	r3, r2
 8004ff4:	3b1e      	subs	r3, #30
 8004ff6:	051b      	lsls	r3, r3, #20
 8004ff8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ffc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005002:	4619      	mov	r1, r3
 8005004:	f7ff f9d5 	bl	80043b2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	4b3d      	ldr	r3, [pc, #244]	@ (8005104 <HAL_ADC_ConfigChannel+0x7a4>)
 800500e:	4013      	ands	r3, r2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d06c      	beq.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005014:	483c      	ldr	r0, [pc, #240]	@ (8005108 <HAL_ADC_ConfigChannel+0x7a8>)
 8005016:	f7ff f93d 	bl	8004294 <LL_ADC_GetCommonPathInternalCh>
 800501a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a3a      	ldr	r2, [pc, #232]	@ (800510c <HAL_ADC_ConfigChannel+0x7ac>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d127      	bne.n	8005078 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005028:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800502c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d121      	bne.n	8005078 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a35      	ldr	r2, [pc, #212]	@ (8005110 <HAL_ADC_ConfigChannel+0x7b0>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d157      	bne.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800503e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005042:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005046:	4619      	mov	r1, r3
 8005048:	482f      	ldr	r0, [pc, #188]	@ (8005108 <HAL_ADC_ConfigChannel+0x7a8>)
 800504a:	f7ff f910 	bl	800426e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800504e:	4b31      	ldr	r3, [pc, #196]	@ (8005114 <HAL_ADC_ConfigChannel+0x7b4>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	099b      	lsrs	r3, r3, #6
 8005054:	4a30      	ldr	r2, [pc, #192]	@ (8005118 <HAL_ADC_ConfigChannel+0x7b8>)
 8005056:	fba2 2303 	umull	r2, r3, r2, r3
 800505a:	099b      	lsrs	r3, r3, #6
 800505c:	1c5a      	adds	r2, r3, #1
 800505e:	4613      	mov	r3, r2
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	4413      	add	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005068:	e002      	b.n	8005070 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	3b01      	subs	r3, #1
 800506e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1f9      	bne.n	800506a <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005076:	e03a      	b.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a27      	ldr	r2, [pc, #156]	@ (800511c <HAL_ADC_ConfigChannel+0x7bc>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d113      	bne.n	80050aa <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005082:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005086:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10d      	bne.n	80050aa <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1f      	ldr	r2, [pc, #124]	@ (8005110 <HAL_ADC_ConfigChannel+0x7b0>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d12a      	bne.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005098:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800509c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050a0:	4619      	mov	r1, r3
 80050a2:	4819      	ldr	r0, [pc, #100]	@ (8005108 <HAL_ADC_ConfigChannel+0x7a8>)
 80050a4:	f7ff f8e3 	bl	800426e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80050a8:	e021      	b.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005120 <HAL_ADC_ConfigChannel+0x7c0>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d11c      	bne.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80050b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80050b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d116      	bne.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a12      	ldr	r2, [pc, #72]	@ (8005110 <HAL_ADC_ConfigChannel+0x7b0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d111      	bne.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80050ce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80050d2:	4619      	mov	r1, r3
 80050d4:	480c      	ldr	r0, [pc, #48]	@ (8005108 <HAL_ADC_ConfigChannel+0x7a8>)
 80050d6:	f7ff f8ca 	bl	800426e <LL_ADC_SetCommonPathInternalCh>
 80050da:	e008      	b.n	80050ee <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e0:	f043 0220 	orr.w	r2, r3, #32
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80050f6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	37d8      	adds	r7, #216	@ 0xd8
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	80080000 	.word	0x80080000
 8005108:	50040300 	.word	0x50040300
 800510c:	c7520000 	.word	0xc7520000
 8005110:	50040000 	.word	0x50040000
 8005114:	2000000c 	.word	0x2000000c
 8005118:	053e2d63 	.word	0x053e2d63
 800511c:	cb840000 	.word	0xcb840000
 8005120:	80000001 	.word	0x80000001

08005124 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800512c:	2300      	movs	r3, #0
 800512e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4618      	mov	r0, r3
 8005136:	f7ff fa01 	bl	800453c <LL_ADC_IsEnabled>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d169      	bne.n	8005214 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	4b36      	ldr	r3, [pc, #216]	@ (8005220 <ADC_Enable+0xfc>)
 8005148:	4013      	ands	r3, r2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00d      	beq.n	800516a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005152:	f043 0210 	orr.w	r2, r3, #16
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800515e:	f043 0201 	orr.w	r2, r3, #1
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e055      	b.n	8005216 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff f9bc 	bl	80044ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005174:	482b      	ldr	r0, [pc, #172]	@ (8005224 <ADC_Enable+0x100>)
 8005176:	f7ff f88d 	bl	8004294 <LL_ADC_GetCommonPathInternalCh>
 800517a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800517c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005180:	2b00      	cmp	r3, #0
 8005182:	d013      	beq.n	80051ac <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005184:	4b28      	ldr	r3, [pc, #160]	@ (8005228 <ADC_Enable+0x104>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	099b      	lsrs	r3, r3, #6
 800518a:	4a28      	ldr	r2, [pc, #160]	@ (800522c <ADC_Enable+0x108>)
 800518c:	fba2 2303 	umull	r2, r3, r2, r3
 8005190:	099b      	lsrs	r3, r3, #6
 8005192:	1c5a      	adds	r2, r3, #1
 8005194:	4613      	mov	r3, r2
 8005196:	005b      	lsls	r3, r3, #1
 8005198:	4413      	add	r3, r2
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800519e:	e002      	b.n	80051a6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	3b01      	subs	r3, #1
 80051a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1f9      	bne.n	80051a0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80051ac:	f7ff f81c 	bl	80041e8 <HAL_GetTick>
 80051b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051b2:	e028      	b.n	8005206 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7ff f9bf 	bl	800453c <LL_ADC_IsEnabled>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d104      	bne.n	80051ce <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7ff f98f 	bl	80044ec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80051ce:	f7ff f80b 	bl	80041e8 <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d914      	bls.n	8005206 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d00d      	beq.n	8005206 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ee:	f043 0210 	orr.w	r2, r3, #16
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051fa:	f043 0201 	orr.w	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e007      	b.n	8005216 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b01      	cmp	r3, #1
 8005212:	d1cf      	bne.n	80051b4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3710      	adds	r7, #16
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	8000003f 	.word	0x8000003f
 8005224:	50040300 	.word	0x50040300
 8005228:	2000000c 	.word	0x2000000c
 800522c:	053e2d63 	.word	0x053e2d63

08005230 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4618      	mov	r0, r3
 800523e:	f7ff f990 	bl	8004562 <LL_ADC_IsDisableOngoing>
 8005242:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4618      	mov	r0, r3
 800524a:	f7ff f977 	bl	800453c <LL_ADC_IsEnabled>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d047      	beq.n	80052e4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d144      	bne.n	80052e4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f003 030d 	and.w	r3, r3, #13
 8005264:	2b01      	cmp	r3, #1
 8005266:	d10c      	bne.n	8005282 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4618      	mov	r0, r3
 800526e:	f7ff f951 	bl	8004514 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2203      	movs	r2, #3
 8005278:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800527a:	f7fe ffb5 	bl	80041e8 <HAL_GetTick>
 800527e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005280:	e029      	b.n	80052d6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005286:	f043 0210 	orr.w	r2, r3, #16
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005292:	f043 0201 	orr.w	r2, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e023      	b.n	80052e6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800529e:	f7fe ffa3 	bl	80041e8 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d914      	bls.n	80052d6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00d      	beq.n	80052d6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052be:	f043 0210 	orr.w	r2, r3, #16
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ca:	f043 0201 	orr.w	r2, r3, #1
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e007      	b.n	80052e6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1dc      	bne.n	800529e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <LL_ADC_StartCalibration>:
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
 80052f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005300:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800530a:	4313      	orrs	r3, r2
 800530c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	609a      	str	r2, [r3, #8]
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <LL_ADC_IsCalibrationOnGoing>:
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005330:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005334:	d101      	bne.n	800533a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005336:	2301      	movs	r3, #1
 8005338:	e000      	b.n	800533c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005352:	2300      	movs	r3, #0
 8005354:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800535c:	2b01      	cmp	r3, #1
 800535e:	d101      	bne.n	8005364 <HAL_ADCEx_Calibration_Start+0x1c>
 8005360:	2302      	movs	r3, #2
 8005362:	e04d      	b.n	8005400 <HAL_ADCEx_Calibration_Start+0xb8>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7ff ff5f 	bl	8005230 <ADC_Disable>
 8005372:	4603      	mov	r3, r0
 8005374:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005376:	7bfb      	ldrb	r3, [r7, #15]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d136      	bne.n	80053ea <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005380:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005384:	f023 0302 	bic.w	r3, r3, #2
 8005388:	f043 0202 	orr.w	r2, r3, #2
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6839      	ldr	r1, [r7, #0]
 8005396:	4618      	mov	r0, r3
 8005398:	f7ff ffa9 	bl	80052ee <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800539c:	e014      	b.n	80053c8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	3301      	adds	r3, #1
 80053a2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80053aa:	d30d      	bcc.n	80053c8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b0:	f023 0312 	bic.w	r3, r3, #18
 80053b4:	f043 0210 	orr.w	r2, r3, #16
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e01b      	b.n	8005400 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4618      	mov	r0, r3
 80053ce:	f7ff ffa7 	bl	8005320 <LL_ADC_IsCalibrationOnGoing>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1e2      	bne.n	800539e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053dc:	f023 0303 	bic.w	r3, r3, #3
 80053e0:	f043 0201 	orr.w	r2, r3, #1
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	655a      	str	r2, [r3, #84]	@ 0x54
 80053e8:	e005      	b.n	80053f6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ee:	f043 0210 	orr.w	r2, r3, #16
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80053fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005400:	4618      	mov	r0, r3
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005418:	4b0c      	ldr	r3, [pc, #48]	@ (800544c <__NVIC_SetPriorityGrouping+0x44>)
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005424:	4013      	ands	r3, r2
 8005426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005430:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800543a:	4a04      	ldr	r2, [pc, #16]	@ (800544c <__NVIC_SetPriorityGrouping+0x44>)
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	60d3      	str	r3, [r2, #12]
}
 8005440:	bf00      	nop
 8005442:	3714      	adds	r7, #20
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr
 800544c:	e000ed00 	.word	0xe000ed00

08005450 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005450:	b480      	push	{r7}
 8005452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005454:	4b04      	ldr	r3, [pc, #16]	@ (8005468 <__NVIC_GetPriorityGrouping+0x18>)
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	0a1b      	lsrs	r3, r3, #8
 800545a:	f003 0307 	and.w	r3, r3, #7
}
 800545e:	4618      	mov	r0, r3
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr
 8005468:	e000ed00 	.word	0xe000ed00

0800546c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	4603      	mov	r3, r0
 8005474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800547a:	2b00      	cmp	r3, #0
 800547c:	db0b      	blt.n	8005496 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	f003 021f 	and.w	r2, r3, #31
 8005484:	4907      	ldr	r1, [pc, #28]	@ (80054a4 <__NVIC_EnableIRQ+0x38>)
 8005486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800548a:	095b      	lsrs	r3, r3, #5
 800548c:	2001      	movs	r0, #1
 800548e:	fa00 f202 	lsl.w	r2, r0, r2
 8005492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	e000e100 	.word	0xe000e100

080054a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	4603      	mov	r3, r0
 80054b0:	6039      	str	r1, [r7, #0]
 80054b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	db0a      	blt.n	80054d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	490c      	ldr	r1, [pc, #48]	@ (80054f4 <__NVIC_SetPriority+0x4c>)
 80054c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054c6:	0112      	lsls	r2, r2, #4
 80054c8:	b2d2      	uxtb	r2, r2
 80054ca:	440b      	add	r3, r1
 80054cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054d0:	e00a      	b.n	80054e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	b2da      	uxtb	r2, r3
 80054d6:	4908      	ldr	r1, [pc, #32]	@ (80054f8 <__NVIC_SetPriority+0x50>)
 80054d8:	79fb      	ldrb	r3, [r7, #7]
 80054da:	f003 030f 	and.w	r3, r3, #15
 80054de:	3b04      	subs	r3, #4
 80054e0:	0112      	lsls	r2, r2, #4
 80054e2:	b2d2      	uxtb	r2, r2
 80054e4:	440b      	add	r3, r1
 80054e6:	761a      	strb	r2, [r3, #24]
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr
 80054f4:	e000e100 	.word	0xe000e100
 80054f8:	e000ed00 	.word	0xe000ed00

080054fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b089      	sub	sp, #36	@ 0x24
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	f1c3 0307 	rsb	r3, r3, #7
 8005516:	2b04      	cmp	r3, #4
 8005518:	bf28      	it	cs
 800551a:	2304      	movcs	r3, #4
 800551c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	3304      	adds	r3, #4
 8005522:	2b06      	cmp	r3, #6
 8005524:	d902      	bls.n	800552c <NVIC_EncodePriority+0x30>
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	3b03      	subs	r3, #3
 800552a:	e000      	b.n	800552e <NVIC_EncodePriority+0x32>
 800552c:	2300      	movs	r3, #0
 800552e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005530:	f04f 32ff 	mov.w	r2, #4294967295
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	fa02 f303 	lsl.w	r3, r2, r3
 800553a:	43da      	mvns	r2, r3
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	401a      	ands	r2, r3
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005544:	f04f 31ff 	mov.w	r1, #4294967295
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	fa01 f303 	lsl.w	r3, r1, r3
 800554e:	43d9      	mvns	r1, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005554:	4313      	orrs	r3, r2
         );
}
 8005556:	4618      	mov	r0, r3
 8005558:	3724      	adds	r7, #36	@ 0x24
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
	...

08005564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	3b01      	subs	r3, #1
 8005570:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005574:	d301      	bcc.n	800557a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005576:	2301      	movs	r3, #1
 8005578:	e00f      	b.n	800559a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800557a:	4a0a      	ldr	r2, [pc, #40]	@ (80055a4 <SysTick_Config+0x40>)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3b01      	subs	r3, #1
 8005580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005582:	210f      	movs	r1, #15
 8005584:	f04f 30ff 	mov.w	r0, #4294967295
 8005588:	f7ff ff8e 	bl	80054a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800558c:	4b05      	ldr	r3, [pc, #20]	@ (80055a4 <SysTick_Config+0x40>)
 800558e:	2200      	movs	r2, #0
 8005590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005592:	4b04      	ldr	r3, [pc, #16]	@ (80055a4 <SysTick_Config+0x40>)
 8005594:	2207      	movs	r2, #7
 8005596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	e000e010 	.word	0xe000e010

080055a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f7ff ff29 	bl	8005408 <__NVIC_SetPriorityGrouping>
}
 80055b6:	bf00      	nop
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055be:	b580      	push	{r7, lr}
 80055c0:	b086      	sub	sp, #24
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	4603      	mov	r3, r0
 80055c6:	60b9      	str	r1, [r7, #8]
 80055c8:	607a      	str	r2, [r7, #4]
 80055ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80055cc:	2300      	movs	r3, #0
 80055ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055d0:	f7ff ff3e 	bl	8005450 <__NVIC_GetPriorityGrouping>
 80055d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	68b9      	ldr	r1, [r7, #8]
 80055da:	6978      	ldr	r0, [r7, #20]
 80055dc:	f7ff ff8e 	bl	80054fc <NVIC_EncodePriority>
 80055e0:	4602      	mov	r2, r0
 80055e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055e6:	4611      	mov	r1, r2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff ff5d 	bl	80054a8 <__NVIC_SetPriority>
}
 80055ee:	bf00      	nop
 80055f0:	3718      	adds	r7, #24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b082      	sub	sp, #8
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	4603      	mov	r3, r0
 80055fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff ff31 	bl	800546c <__NVIC_EnableIRQ>
}
 800560a:	bf00      	nop
 800560c:	3708      	adds	r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005612:	b580      	push	{r7, lr}
 8005614:	b082      	sub	sp, #8
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f7ff ffa2 	bl	8005564 <SysTick_Config>
 8005620:	4603      	mov	r3, r0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e098      	b.n	8005770 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	4b4d      	ldr	r3, [pc, #308]	@ (800577c <HAL_DMA_Init+0x150>)
 8005646:	429a      	cmp	r2, r3
 8005648:	d80f      	bhi.n	800566a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	461a      	mov	r2, r3
 8005650:	4b4b      	ldr	r3, [pc, #300]	@ (8005780 <HAL_DMA_Init+0x154>)
 8005652:	4413      	add	r3, r2
 8005654:	4a4b      	ldr	r2, [pc, #300]	@ (8005784 <HAL_DMA_Init+0x158>)
 8005656:	fba2 2303 	umull	r2, r3, r2, r3
 800565a:	091b      	lsrs	r3, r3, #4
 800565c:	009a      	lsls	r2, r3, #2
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a48      	ldr	r2, [pc, #288]	@ (8005788 <HAL_DMA_Init+0x15c>)
 8005666:	641a      	str	r2, [r3, #64]	@ 0x40
 8005668:	e00e      	b.n	8005688 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	4b46      	ldr	r3, [pc, #280]	@ (800578c <HAL_DMA_Init+0x160>)
 8005672:	4413      	add	r3, r2
 8005674:	4a43      	ldr	r2, [pc, #268]	@ (8005784 <HAL_DMA_Init+0x158>)
 8005676:	fba2 2303 	umull	r2, r3, r2, r3
 800567a:	091b      	lsrs	r3, r3, #4
 800567c:	009a      	lsls	r2, r3, #2
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a42      	ldr	r2, [pc, #264]	@ (8005790 <HAL_DMA_Init+0x164>)
 8005686:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2202      	movs	r2, #2
 800568c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800569e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056a2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80056ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	699b      	ldr	r3, [r3, #24]
 80056be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056e2:	d039      	beq.n	8005758 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e8:	4a27      	ldr	r2, [pc, #156]	@ (8005788 <HAL_DMA_Init+0x15c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d11a      	bne.n	8005724 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80056ee:	4b29      	ldr	r3, [pc, #164]	@ (8005794 <HAL_DMA_Init+0x168>)
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f6:	f003 031c 	and.w	r3, r3, #28
 80056fa:	210f      	movs	r1, #15
 80056fc:	fa01 f303 	lsl.w	r3, r1, r3
 8005700:	43db      	mvns	r3, r3
 8005702:	4924      	ldr	r1, [pc, #144]	@ (8005794 <HAL_DMA_Init+0x168>)
 8005704:	4013      	ands	r3, r2
 8005706:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005708:	4b22      	ldr	r3, [pc, #136]	@ (8005794 <HAL_DMA_Init+0x168>)
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6859      	ldr	r1, [r3, #4]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005714:	f003 031c 	and.w	r3, r3, #28
 8005718:	fa01 f303 	lsl.w	r3, r1, r3
 800571c:	491d      	ldr	r1, [pc, #116]	@ (8005794 <HAL_DMA_Init+0x168>)
 800571e:	4313      	orrs	r3, r2
 8005720:	600b      	str	r3, [r1, #0]
 8005722:	e019      	b.n	8005758 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005724:	4b1c      	ldr	r3, [pc, #112]	@ (8005798 <HAL_DMA_Init+0x16c>)
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800572c:	f003 031c 	and.w	r3, r3, #28
 8005730:	210f      	movs	r1, #15
 8005732:	fa01 f303 	lsl.w	r3, r1, r3
 8005736:	43db      	mvns	r3, r3
 8005738:	4917      	ldr	r1, [pc, #92]	@ (8005798 <HAL_DMA_Init+0x16c>)
 800573a:	4013      	ands	r3, r2
 800573c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800573e:	4b16      	ldr	r3, [pc, #88]	@ (8005798 <HAL_DMA_Init+0x16c>)
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6859      	ldr	r1, [r3, #4]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574a:	f003 031c 	and.w	r3, r3, #28
 800574e:	fa01 f303 	lsl.w	r3, r1, r3
 8005752:	4911      	ldr	r1, [pc, #68]	@ (8005798 <HAL_DMA_Init+0x16c>)
 8005754:	4313      	orrs	r3, r2
 8005756:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3714      	adds	r7, #20
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr
 800577c:	40020407 	.word	0x40020407
 8005780:	bffdfff8 	.word	0xbffdfff8
 8005784:	cccccccd 	.word	0xcccccccd
 8005788:	40020000 	.word	0x40020000
 800578c:	bffdfbf8 	.word	0xbffdfbf8
 8005790:	40020400 	.word	0x40020400
 8005794:	400200a8 	.word	0x400200a8
 8005798:	400204a8 	.word	0x400204a8

0800579c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
 80057a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057aa:	2300      	movs	r3, #0
 80057ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_DMA_Start_IT+0x20>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e04b      	b.n	8005854 <HAL_DMA_Start_IT+0xb8>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d13a      	bne.n	8005846 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f022 0201 	bic.w	r2, r2, #1
 80057ec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	68b9      	ldr	r1, [r7, #8]
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 f921 	bl	8005a3c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d008      	beq.n	8005814 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f042 020e 	orr.w	r2, r2, #14
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	e00f      	b.n	8005834 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 0204 	bic.w	r2, r2, #4
 8005822:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 020a 	orr.w	r2, r2, #10
 8005832:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f042 0201 	orr.w	r2, r2, #1
 8005842:	601a      	str	r2, [r3, #0]
 8005844:	e005      	b.n	8005852 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800584e:	2302      	movs	r3, #2
 8005850:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005852:	7dfb      	ldrb	r3, [r7, #23]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3718      	adds	r7, #24
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005864:	2300      	movs	r3, #0
 8005866:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d005      	beq.n	8005880 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2204      	movs	r2, #4
 8005878:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	73fb      	strb	r3, [r7, #15]
 800587e:	e029      	b.n	80058d4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 020e 	bic.w	r2, r2, #14
 800588e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 0201 	bic.w	r2, r2, #1
 800589e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058a4:	f003 021c 	and.w	r2, r3, #28
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ac:	2101      	movs	r1, #1
 80058ae:	fa01 f202 	lsl.w	r2, r1, r2
 80058b2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d003      	beq.n	80058d4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	4798      	blx	r3
    }
  }
  return status;
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058de:	b580      	push	{r7, lr}
 80058e0:	b084      	sub	sp, #16
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058fa:	f003 031c 	and.w	r3, r3, #28
 80058fe:	2204      	movs	r2, #4
 8005900:	409a      	lsls	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	4013      	ands	r3, r2
 8005906:	2b00      	cmp	r3, #0
 8005908:	d026      	beq.n	8005958 <HAL_DMA_IRQHandler+0x7a>
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	f003 0304 	and.w	r3, r3, #4
 8005910:	2b00      	cmp	r3, #0
 8005912:	d021      	beq.n	8005958 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0320 	and.w	r3, r3, #32
 800591e:	2b00      	cmp	r3, #0
 8005920:	d107      	bne.n	8005932 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f022 0204 	bic.w	r2, r2, #4
 8005930:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005936:	f003 021c 	and.w	r2, r3, #28
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593e:	2104      	movs	r1, #4
 8005940:	fa01 f202 	lsl.w	r2, r1, r2
 8005944:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594a:	2b00      	cmp	r3, #0
 800594c:	d071      	beq.n	8005a32 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005956:	e06c      	b.n	8005a32 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800595c:	f003 031c 	and.w	r3, r3, #28
 8005960:	2202      	movs	r2, #2
 8005962:	409a      	lsls	r2, r3
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	4013      	ands	r3, r2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d02e      	beq.n	80059ca <HAL_DMA_IRQHandler+0xec>
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d029      	beq.n	80059ca <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0320 	and.w	r3, r3, #32
 8005980:	2b00      	cmp	r3, #0
 8005982:	d10b      	bne.n	800599c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 020a 	bic.w	r2, r2, #10
 8005992:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a0:	f003 021c 	and.w	r2, r3, #28
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a8:	2102      	movs	r1, #2
 80059aa:	fa01 f202 	lsl.w	r2, r1, r2
 80059ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d038      	beq.n	8005a32 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80059c8:	e033      	b.n	8005a32 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ce:	f003 031c 	and.w	r3, r3, #28
 80059d2:	2208      	movs	r2, #8
 80059d4:	409a      	lsls	r2, r3
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	4013      	ands	r3, r2
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d02a      	beq.n	8005a34 <HAL_DMA_IRQHandler+0x156>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f003 0308 	and.w	r3, r3, #8
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d025      	beq.n	8005a34 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 020e 	bic.w	r2, r2, #14
 80059f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059fc:	f003 021c 	and.w	r2, r3, #28
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a04:	2101      	movs	r1, #1
 8005a06:	fa01 f202 	lsl.w	r2, r1, r2
 8005a0a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d004      	beq.n	8005a34 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005a32:	bf00      	nop
 8005a34:	bf00      	nop
}
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	607a      	str	r2, [r7, #4]
 8005a48:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4e:	f003 021c 	and.w	r2, r3, #28
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a56:	2101      	movs	r1, #1
 8005a58:	fa01 f202 	lsl.w	r2, r1, r2
 8005a5c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	2b10      	cmp	r3, #16
 8005a6c:	d108      	bne.n	8005a80 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005a7e:	e007      	b.n	8005a90 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	60da      	str	r2, [r3, #12]
}
 8005a90:	bf00      	nop
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b087      	sub	sp, #28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005aaa:	e148      	b.n	8005d3e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	2101      	movs	r1, #1
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ab8:	4013      	ands	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f000 813a 	beq.w	8005d38 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f003 0303 	and.w	r3, r3, #3
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d005      	beq.n	8005adc <HAL_GPIO_Init+0x40>
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f003 0303 	and.w	r3, r3, #3
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d130      	bne.n	8005b3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	005b      	lsls	r3, r3, #1
 8005ae6:	2203      	movs	r2, #3
 8005ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aec:	43db      	mvns	r3, r3
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	4013      	ands	r3, r2
 8005af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	005b      	lsls	r3, r3, #1
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b12:	2201      	movs	r2, #1
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1a:	43db      	mvns	r3, r3
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	4013      	ands	r3, r2
 8005b20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	091b      	lsrs	r3, r3, #4
 8005b28:	f003 0201 	and.w	r2, r3, #1
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	f003 0303 	and.w	r3, r3, #3
 8005b46:	2b03      	cmp	r3, #3
 8005b48:	d017      	beq.n	8005b7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	005b      	lsls	r3, r3, #1
 8005b54:	2203      	movs	r2, #3
 8005b56:	fa02 f303 	lsl.w	r3, r2, r3
 8005b5a:	43db      	mvns	r3, r3
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	4013      	ands	r3, r2
 8005b60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	689a      	ldr	r2, [r3, #8]
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	005b      	lsls	r3, r3, #1
 8005b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6e:	693a      	ldr	r2, [r7, #16]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f003 0303 	and.w	r3, r3, #3
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d123      	bne.n	8005bce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	08da      	lsrs	r2, r3, #3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	3208      	adds	r2, #8
 8005b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	f003 0307 	and.w	r3, r3, #7
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	220f      	movs	r2, #15
 8005b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba2:	43db      	mvns	r3, r3
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	691a      	ldr	r2, [r3, #16]
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f003 0307 	and.w	r3, r3, #7
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	08da      	lsrs	r2, r3, #3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	3208      	adds	r2, #8
 8005bc8:	6939      	ldr	r1, [r7, #16]
 8005bca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	005b      	lsls	r3, r3, #1
 8005bd8:	2203      	movs	r2, #3
 8005bda:	fa02 f303 	lsl.w	r3, r2, r3
 8005bde:	43db      	mvns	r3, r3
 8005be0:	693a      	ldr	r2, [r7, #16]
 8005be2:	4013      	ands	r3, r2
 8005be4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f003 0203 	and.w	r2, r3, #3
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	693a      	ldr	r2, [r7, #16]
 8005c00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f000 8094 	beq.w	8005d38 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c10:	4b52      	ldr	r3, [pc, #328]	@ (8005d5c <HAL_GPIO_Init+0x2c0>)
 8005c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c14:	4a51      	ldr	r2, [pc, #324]	@ (8005d5c <HAL_GPIO_Init+0x2c0>)
 8005c16:	f043 0301 	orr.w	r3, r3, #1
 8005c1a:	6613      	str	r3, [r2, #96]	@ 0x60
 8005c1c:	4b4f      	ldr	r3, [pc, #316]	@ (8005d5c <HAL_GPIO_Init+0x2c0>)
 8005c1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c20:	f003 0301 	and.w	r3, r3, #1
 8005c24:	60bb      	str	r3, [r7, #8]
 8005c26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005c28:	4a4d      	ldr	r2, [pc, #308]	@ (8005d60 <HAL_GPIO_Init+0x2c4>)
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	089b      	lsrs	r3, r3, #2
 8005c2e:	3302      	adds	r3, #2
 8005c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f003 0303 	and.w	r3, r3, #3
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	220f      	movs	r2, #15
 8005c40:	fa02 f303 	lsl.w	r3, r2, r3
 8005c44:	43db      	mvns	r3, r3
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	4013      	ands	r3, r2
 8005c4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005c52:	d00d      	beq.n	8005c70 <HAL_GPIO_Init+0x1d4>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a43      	ldr	r2, [pc, #268]	@ (8005d64 <HAL_GPIO_Init+0x2c8>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d007      	beq.n	8005c6c <HAL_GPIO_Init+0x1d0>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a42      	ldr	r2, [pc, #264]	@ (8005d68 <HAL_GPIO_Init+0x2cc>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d101      	bne.n	8005c68 <HAL_GPIO_Init+0x1cc>
 8005c64:	2302      	movs	r3, #2
 8005c66:	e004      	b.n	8005c72 <HAL_GPIO_Init+0x1d6>
 8005c68:	2307      	movs	r3, #7
 8005c6a:	e002      	b.n	8005c72 <HAL_GPIO_Init+0x1d6>
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e000      	b.n	8005c72 <HAL_GPIO_Init+0x1d6>
 8005c70:	2300      	movs	r3, #0
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	f002 0203 	and.w	r2, r2, #3
 8005c78:	0092      	lsls	r2, r2, #2
 8005c7a:	4093      	lsls	r3, r2
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005c82:	4937      	ldr	r1, [pc, #220]	@ (8005d60 <HAL_GPIO_Init+0x2c4>)
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	089b      	lsrs	r3, r3, #2
 8005c88:	3302      	adds	r3, #2
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005c90:	4b36      	ldr	r3, [pc, #216]	@ (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	43db      	mvns	r3, r3
 8005c9a:	693a      	ldr	r2, [r7, #16]
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d003      	beq.n	8005cb4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005cb4:	4a2d      	ldr	r2, [pc, #180]	@ (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005cba:	4b2c      	ldr	r3, [pc, #176]	@ (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	43db      	mvns	r3, r3
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d003      	beq.n	8005cde <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005cde:	4a23      	ldr	r2, [pc, #140]	@ (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005ce4:	4b21      	ldr	r3, [pc, #132]	@ (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	43db      	mvns	r3, r3
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d003      	beq.n	8005d08 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005d08:	4a18      	ldr	r2, [pc, #96]	@ (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005d0e:	4b17      	ldr	r3, [pc, #92]	@ (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	43db      	mvns	r3, r3
 8005d18:	693a      	ldr	r2, [r7, #16]
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d003      	beq.n	8005d32 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d32:	4a0e      	ldr	r2, [pc, #56]	@ (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	fa22 f303 	lsr.w	r3, r2, r3
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f47f aeaf 	bne.w	8005aac <HAL_GPIO_Init+0x10>
  }
}
 8005d4e:	bf00      	nop
 8005d50:	bf00      	nop
 8005d52:	371c      	adds	r7, #28
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr
 8005d5c:	40021000 	.word	0x40021000
 8005d60:	40010000 	.word	0x40010000
 8005d64:	48000400 	.word	0x48000400
 8005d68:	48000800 	.word	0x48000800
 8005d6c:	40010400 	.word	0x40010400

08005d70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	460b      	mov	r3, r1
 8005d7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	691a      	ldr	r2, [r3, #16]
 8005d80:	887b      	ldrh	r3, [r7, #2]
 8005d82:	4013      	ands	r3, r2
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d002      	beq.n	8005d8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	73fb      	strb	r3, [r7, #15]
 8005d8c:	e001      	b.n	8005d92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3714      	adds	r7, #20
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	460b      	mov	r3, r1
 8005daa:	807b      	strh	r3, [r7, #2]
 8005dac:	4613      	mov	r3, r2
 8005dae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005db0:	787b      	ldrb	r3, [r7, #1]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005db6:	887a      	ldrh	r2, [r7, #2]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005dbc:	e002      	b.n	8005dc4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005dbe:	887a      	ldrh	r2, [r7, #2]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005dd4:	4b05      	ldr	r3, [pc, #20]	@ (8005dec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a04      	ldr	r2, [pc, #16]	@ (8005dec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dde:	6013      	str	r3, [r2, #0]
}
 8005de0:	bf00      	nop
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	40007000 	.word	0x40007000

08005df0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005df0:	b480      	push	{r7}
 8005df2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005df4:	4b04      	ldr	r3, [pc, #16]	@ (8005e08 <HAL_PWREx_GetVoltageRange+0x18>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	40007000 	.word	0x40007000

08005e0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e1a:	d130      	bne.n	8005e7e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e1c:	4b23      	ldr	r3, [pc, #140]	@ (8005eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005e24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e28:	d038      	beq.n	8005e9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e2a:	4b20      	ldr	r3, [pc, #128]	@ (8005eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e32:	4a1e      	ldr	r2, [pc, #120]	@ (8005eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e38:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2232      	movs	r2, #50	@ 0x32
 8005e40:	fb02 f303 	mul.w	r3, r2, r3
 8005e44:	4a1b      	ldr	r2, [pc, #108]	@ (8005eb4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005e46:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4a:	0c9b      	lsrs	r3, r3, #18
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e50:	e002      	b.n	8005e58 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	3b01      	subs	r3, #1
 8005e56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e58:	4b14      	ldr	r3, [pc, #80]	@ (8005eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e5a:	695b      	ldr	r3, [r3, #20]
 8005e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e64:	d102      	bne.n	8005e6c <HAL_PWREx_ControlVoltageScaling+0x60>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d1f2      	bne.n	8005e52 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8005eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e78:	d110      	bne.n	8005e9c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e00f      	b.n	8005e9e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8005eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e8a:	d007      	beq.n	8005e9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e8c:	4b07      	ldr	r3, [pc, #28]	@ (8005eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e94:	4a05      	ldr	r2, [pc, #20]	@ (8005eac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005e9a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3714      	adds	r7, #20
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	40007000 	.word	0x40007000
 8005eb0:	2000000c 	.word	0x2000000c
 8005eb4:	431bde83 	.word	0x431bde83

08005eb8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b088      	sub	sp, #32
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d102      	bne.n	8005ecc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	f000 bc02 	b.w	80066d0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ecc:	4b96      	ldr	r3, [pc, #600]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f003 030c 	and.w	r3, r3, #12
 8005ed4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ed6:	4b94      	ldr	r3, [pc, #592]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0310 	and.w	r3, r3, #16
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f000 80e4 	beq.w	80060b6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d007      	beq.n	8005f04 <HAL_RCC_OscConfig+0x4c>
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	2b0c      	cmp	r3, #12
 8005ef8:	f040 808b 	bne.w	8006012 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	f040 8087 	bne.w	8006012 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f04:	4b88      	ldr	r3, [pc, #544]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d005      	beq.n	8005f1c <HAL_RCC_OscConfig+0x64>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d101      	bne.n	8005f1c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e3d9      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a1a      	ldr	r2, [r3, #32]
 8005f20:	4b81      	ldr	r3, [pc, #516]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0308 	and.w	r3, r3, #8
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d004      	beq.n	8005f36 <HAL_RCC_OscConfig+0x7e>
 8005f2c:	4b7e      	ldr	r3, [pc, #504]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f34:	e005      	b.n	8005f42 <HAL_RCC_OscConfig+0x8a>
 8005f36:	4b7c      	ldr	r3, [pc, #496]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f3c:	091b      	lsrs	r3, r3, #4
 8005f3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d223      	bcs.n	8005f8e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6a1b      	ldr	r3, [r3, #32]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f000 fd54 	bl	80069f8 <RCC_SetFlashLatencyFromMSIRange>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d001      	beq.n	8005f5a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e3ba      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f5a:	4b73      	ldr	r3, [pc, #460]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a72      	ldr	r2, [pc, #456]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f60:	f043 0308 	orr.w	r3, r3, #8
 8005f64:	6013      	str	r3, [r2, #0]
 8005f66:	4b70      	ldr	r3, [pc, #448]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	496d      	ldr	r1, [pc, #436]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f78:	4b6b      	ldr	r3, [pc, #428]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	69db      	ldr	r3, [r3, #28]
 8005f84:	021b      	lsls	r3, r3, #8
 8005f86:	4968      	ldr	r1, [pc, #416]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	604b      	str	r3, [r1, #4]
 8005f8c:	e025      	b.n	8005fda <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f8e:	4b66      	ldr	r3, [pc, #408]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a65      	ldr	r2, [pc, #404]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f94:	f043 0308 	orr.w	r3, r3, #8
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	4b63      	ldr	r3, [pc, #396]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	4960      	ldr	r1, [pc, #384]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fac:	4b5e      	ldr	r3, [pc, #376]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	021b      	lsls	r3, r3, #8
 8005fba:	495b      	ldr	r1, [pc, #364]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d109      	bne.n	8005fda <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 fd14 	bl	80069f8 <RCC_SetFlashLatencyFromMSIRange>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d001      	beq.n	8005fda <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e37a      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005fda:	f000 fc81 	bl	80068e0 <HAL_RCC_GetSysClockFreq>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	4b51      	ldr	r3, [pc, #324]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	091b      	lsrs	r3, r3, #4
 8005fe6:	f003 030f 	and.w	r3, r3, #15
 8005fea:	4950      	ldr	r1, [pc, #320]	@ (800612c <HAL_RCC_OscConfig+0x274>)
 8005fec:	5ccb      	ldrb	r3, [r1, r3]
 8005fee:	f003 031f 	and.w	r3, r3, #31
 8005ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ff6:	4a4e      	ldr	r2, [pc, #312]	@ (8006130 <HAL_RCC_OscConfig+0x278>)
 8005ff8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005ffa:	4b4e      	ldr	r3, [pc, #312]	@ (8006134 <HAL_RCC_OscConfig+0x27c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7fe f8a2 	bl	8004148 <HAL_InitTick>
 8006004:	4603      	mov	r3, r0
 8006006:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006008:	7bfb      	ldrb	r3, [r7, #15]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d052      	beq.n	80060b4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800600e:	7bfb      	ldrb	r3, [r7, #15]
 8006010:	e35e      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d032      	beq.n	8006080 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800601a:	4b43      	ldr	r3, [pc, #268]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a42      	ldr	r2, [pc, #264]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006020:	f043 0301 	orr.w	r3, r3, #1
 8006024:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006026:	f7fe f8df 	bl	80041e8 <HAL_GetTick>
 800602a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800602c:	e008      	b.n	8006040 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800602e:	f7fe f8db 	bl	80041e8 <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	2b02      	cmp	r3, #2
 800603a:	d901      	bls.n	8006040 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e347      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006040:	4b39      	ldr	r3, [pc, #228]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 0302 	and.w	r3, r3, #2
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0f0      	beq.n	800602e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800604c:	4b36      	ldr	r3, [pc, #216]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a35      	ldr	r2, [pc, #212]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006052:	f043 0308 	orr.w	r3, r3, #8
 8006056:	6013      	str	r3, [r2, #0]
 8006058:	4b33      	ldr	r3, [pc, #204]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	4930      	ldr	r1, [pc, #192]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006066:	4313      	orrs	r3, r2
 8006068:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800606a:	4b2f      	ldr	r3, [pc, #188]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	69db      	ldr	r3, [r3, #28]
 8006076:	021b      	lsls	r3, r3, #8
 8006078:	492b      	ldr	r1, [pc, #172]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 800607a:	4313      	orrs	r3, r2
 800607c:	604b      	str	r3, [r1, #4]
 800607e:	e01a      	b.n	80060b6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006080:	4b29      	ldr	r3, [pc, #164]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a28      	ldr	r2, [pc, #160]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006086:	f023 0301 	bic.w	r3, r3, #1
 800608a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800608c:	f7fe f8ac 	bl	80041e8 <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006094:	f7fe f8a8 	bl	80041e8 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e314      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80060a6:	4b20      	ldr	r3, [pc, #128]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0302 	and.w	r3, r3, #2
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1f0      	bne.n	8006094 <HAL_RCC_OscConfig+0x1dc>
 80060b2:	e000      	b.n	80060b6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80060b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d073      	beq.n	80061aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	d005      	beq.n	80060d4 <HAL_RCC_OscConfig+0x21c>
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	2b0c      	cmp	r3, #12
 80060cc:	d10e      	bne.n	80060ec <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	2b03      	cmp	r3, #3
 80060d2:	d10b      	bne.n	80060ec <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060d4:	4b14      	ldr	r3, [pc, #80]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d063      	beq.n	80061a8 <HAL_RCC_OscConfig+0x2f0>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d15f      	bne.n	80061a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	e2f1      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060f4:	d106      	bne.n	8006104 <HAL_RCC_OscConfig+0x24c>
 80060f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a0b      	ldr	r2, [pc, #44]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 80060fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006100:	6013      	str	r3, [r2, #0]
 8006102:	e025      	b.n	8006150 <HAL_RCC_OscConfig+0x298>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800610c:	d114      	bne.n	8006138 <HAL_RCC_OscConfig+0x280>
 800610e:	4b06      	ldr	r3, [pc, #24]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a05      	ldr	r2, [pc, #20]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006114:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006118:	6013      	str	r3, [r2, #0]
 800611a:	4b03      	ldr	r3, [pc, #12]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a02      	ldr	r2, [pc, #8]	@ (8006128 <HAL_RCC_OscConfig+0x270>)
 8006120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006124:	6013      	str	r3, [r2, #0]
 8006126:	e013      	b.n	8006150 <HAL_RCC_OscConfig+0x298>
 8006128:	40021000 	.word	0x40021000
 800612c:	0800a748 	.word	0x0800a748
 8006130:	2000000c 	.word	0x2000000c
 8006134:	20000010 	.word	0x20000010
 8006138:	4ba0      	ldr	r3, [pc, #640]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a9f      	ldr	r2, [pc, #636]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800613e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006142:	6013      	str	r3, [r2, #0]
 8006144:	4b9d      	ldr	r3, [pc, #628]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a9c      	ldr	r2, [pc, #624]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800614a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800614e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d013      	beq.n	8006180 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006158:	f7fe f846 	bl	80041e8 <HAL_GetTick>
 800615c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800615e:	e008      	b.n	8006172 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006160:	f7fe f842 	bl	80041e8 <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b64      	cmp	r3, #100	@ 0x64
 800616c:	d901      	bls.n	8006172 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e2ae      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006172:	4b92      	ldr	r3, [pc, #584]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d0f0      	beq.n	8006160 <HAL_RCC_OscConfig+0x2a8>
 800617e:	e014      	b.n	80061aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006180:	f7fe f832 	bl	80041e8 <HAL_GetTick>
 8006184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006186:	e008      	b.n	800619a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006188:	f7fe f82e 	bl	80041e8 <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	2b64      	cmp	r3, #100	@ 0x64
 8006194:	d901      	bls.n	800619a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e29a      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800619a:	4b88      	ldr	r3, [pc, #544]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1f0      	bne.n	8006188 <HAL_RCC_OscConfig+0x2d0>
 80061a6:	e000      	b.n	80061aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0302 	and.w	r3, r3, #2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d060      	beq.n	8006278 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	2b04      	cmp	r3, #4
 80061ba:	d005      	beq.n	80061c8 <HAL_RCC_OscConfig+0x310>
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	2b0c      	cmp	r3, #12
 80061c0:	d119      	bne.n	80061f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	2b02      	cmp	r3, #2
 80061c6:	d116      	bne.n	80061f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061c8:	4b7c      	ldr	r3, [pc, #496]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d005      	beq.n	80061e0 <HAL_RCC_OscConfig+0x328>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e277      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061e0:	4b76      	ldr	r3, [pc, #472]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	061b      	lsls	r3, r3, #24
 80061ee:	4973      	ldr	r1, [pc, #460]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061f4:	e040      	b.n	8006278 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d023      	beq.n	8006246 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061fe:	4b6f      	ldr	r3, [pc, #444]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a6e      	ldr	r2, [pc, #440]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800620a:	f7fd ffed 	bl	80041e8 <HAL_GetTick>
 800620e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006210:	e008      	b.n	8006224 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006212:	f7fd ffe9 	bl	80041e8 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	2b02      	cmp	r3, #2
 800621e:	d901      	bls.n	8006224 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e255      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006224:	4b65      	ldr	r3, [pc, #404]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0f0      	beq.n	8006212 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006230:	4b62      	ldr	r3, [pc, #392]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	061b      	lsls	r3, r3, #24
 800623e:	495f      	ldr	r1, [pc, #380]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006240:	4313      	orrs	r3, r2
 8006242:	604b      	str	r3, [r1, #4]
 8006244:	e018      	b.n	8006278 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006246:	4b5d      	ldr	r3, [pc, #372]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a5c      	ldr	r2, [pc, #368]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800624c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006250:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006252:	f7fd ffc9 	bl	80041e8 <HAL_GetTick>
 8006256:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006258:	e008      	b.n	800626c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800625a:	f7fd ffc5 	bl	80041e8 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	2b02      	cmp	r3, #2
 8006266:	d901      	bls.n	800626c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	e231      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800626c:	4b53      	ldr	r3, [pc, #332]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1f0      	bne.n	800625a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0308 	and.w	r3, r3, #8
 8006280:	2b00      	cmp	r3, #0
 8006282:	d03c      	beq.n	80062fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	695b      	ldr	r3, [r3, #20]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d01c      	beq.n	80062c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800628c:	4b4b      	ldr	r3, [pc, #300]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800628e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006292:	4a4a      	ldr	r2, [pc, #296]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006294:	f043 0301 	orr.w	r3, r3, #1
 8006298:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800629c:	f7fd ffa4 	bl	80041e8 <HAL_GetTick>
 80062a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062a2:	e008      	b.n	80062b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062a4:	f7fd ffa0 	bl	80041e8 <HAL_GetTick>
 80062a8:	4602      	mov	r2, r0
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	2b02      	cmp	r3, #2
 80062b0:	d901      	bls.n	80062b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80062b2:	2303      	movs	r3, #3
 80062b4:	e20c      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062b6:	4b41      	ldr	r3, [pc, #260]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80062b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062bc:	f003 0302 	and.w	r3, r3, #2
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d0ef      	beq.n	80062a4 <HAL_RCC_OscConfig+0x3ec>
 80062c4:	e01b      	b.n	80062fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062c6:	4b3d      	ldr	r3, [pc, #244]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80062c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062cc:	4a3b      	ldr	r2, [pc, #236]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80062ce:	f023 0301 	bic.w	r3, r3, #1
 80062d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062d6:	f7fd ff87 	bl	80041e8 <HAL_GetTick>
 80062da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80062dc:	e008      	b.n	80062f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062de:	f7fd ff83 	bl	80041e8 <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d901      	bls.n	80062f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80062ec:	2303      	movs	r3, #3
 80062ee:	e1ef      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80062f0:	4b32      	ldr	r3, [pc, #200]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80062f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1ef      	bne.n	80062de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0304 	and.w	r3, r3, #4
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 80a6 	beq.w	8006458 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800630c:	2300      	movs	r3, #0
 800630e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006310:	4b2a      	ldr	r3, [pc, #168]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006314:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d10d      	bne.n	8006338 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800631c:	4b27      	ldr	r3, [pc, #156]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800631e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006320:	4a26      	ldr	r2, [pc, #152]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006322:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006326:	6593      	str	r3, [r2, #88]	@ 0x58
 8006328:	4b24      	ldr	r3, [pc, #144]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800632a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800632c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006330:	60bb      	str	r3, [r7, #8]
 8006332:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006334:	2301      	movs	r3, #1
 8006336:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006338:	4b21      	ldr	r3, [pc, #132]	@ (80063c0 <HAL_RCC_OscConfig+0x508>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006340:	2b00      	cmp	r3, #0
 8006342:	d118      	bne.n	8006376 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006344:	4b1e      	ldr	r3, [pc, #120]	@ (80063c0 <HAL_RCC_OscConfig+0x508>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a1d      	ldr	r2, [pc, #116]	@ (80063c0 <HAL_RCC_OscConfig+0x508>)
 800634a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800634e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006350:	f7fd ff4a 	bl	80041e8 <HAL_GetTick>
 8006354:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006356:	e008      	b.n	800636a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006358:	f7fd ff46 	bl	80041e8 <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	2b02      	cmp	r3, #2
 8006364:	d901      	bls.n	800636a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e1b2      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800636a:	4b15      	ldr	r3, [pc, #84]	@ (80063c0 <HAL_RCC_OscConfig+0x508>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006372:	2b00      	cmp	r3, #0
 8006374:	d0f0      	beq.n	8006358 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d108      	bne.n	8006390 <HAL_RCC_OscConfig+0x4d8>
 800637e:	4b0f      	ldr	r3, [pc, #60]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006384:	4a0d      	ldr	r2, [pc, #52]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 8006386:	f043 0301 	orr.w	r3, r3, #1
 800638a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800638e:	e029      	b.n	80063e4 <HAL_RCC_OscConfig+0x52c>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	2b05      	cmp	r3, #5
 8006396:	d115      	bne.n	80063c4 <HAL_RCC_OscConfig+0x50c>
 8006398:	4b08      	ldr	r3, [pc, #32]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 800639a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800639e:	4a07      	ldr	r2, [pc, #28]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80063a0:	f043 0304 	orr.w	r3, r3, #4
 80063a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80063a8:	4b04      	ldr	r3, [pc, #16]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80063aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ae:	4a03      	ldr	r2, [pc, #12]	@ (80063bc <HAL_RCC_OscConfig+0x504>)
 80063b0:	f043 0301 	orr.w	r3, r3, #1
 80063b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80063b8:	e014      	b.n	80063e4 <HAL_RCC_OscConfig+0x52c>
 80063ba:	bf00      	nop
 80063bc:	40021000 	.word	0x40021000
 80063c0:	40007000 	.word	0x40007000
 80063c4:	4b9a      	ldr	r3, [pc, #616]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80063c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ca:	4a99      	ldr	r2, [pc, #612]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80063cc:	f023 0301 	bic.w	r3, r3, #1
 80063d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80063d4:	4b96      	ldr	r3, [pc, #600]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80063d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063da:	4a95      	ldr	r2, [pc, #596]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80063dc:	f023 0304 	bic.w	r3, r3, #4
 80063e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d016      	beq.n	800641a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063ec:	f7fd fefc 	bl	80041e8 <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063f2:	e00a      	b.n	800640a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063f4:	f7fd fef8 	bl	80041e8 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006402:	4293      	cmp	r3, r2
 8006404:	d901      	bls.n	800640a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e162      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800640a:	4b89      	ldr	r3, [pc, #548]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 800640c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006410:	f003 0302 	and.w	r3, r3, #2
 8006414:	2b00      	cmp	r3, #0
 8006416:	d0ed      	beq.n	80063f4 <HAL_RCC_OscConfig+0x53c>
 8006418:	e015      	b.n	8006446 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800641a:	f7fd fee5 	bl	80041e8 <HAL_GetTick>
 800641e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006420:	e00a      	b.n	8006438 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006422:	f7fd fee1 	bl	80041e8 <HAL_GetTick>
 8006426:	4602      	mov	r2, r0
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006430:	4293      	cmp	r3, r2
 8006432:	d901      	bls.n	8006438 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006434:	2303      	movs	r3, #3
 8006436:	e14b      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006438:	4b7d      	ldr	r3, [pc, #500]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 800643a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800643e:	f003 0302 	and.w	r3, r3, #2
 8006442:	2b00      	cmp	r3, #0
 8006444:	d1ed      	bne.n	8006422 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006446:	7ffb      	ldrb	r3, [r7, #31]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d105      	bne.n	8006458 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800644c:	4b78      	ldr	r3, [pc, #480]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 800644e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006450:	4a77      	ldr	r2, [pc, #476]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 8006452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006456:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 0320 	and.w	r3, r3, #32
 8006460:	2b00      	cmp	r3, #0
 8006462:	d03c      	beq.n	80064de <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006468:	2b00      	cmp	r3, #0
 800646a:	d01c      	beq.n	80064a6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800646c:	4b70      	ldr	r3, [pc, #448]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 800646e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006472:	4a6f      	ldr	r2, [pc, #444]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 8006474:	f043 0301 	orr.w	r3, r3, #1
 8006478:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800647c:	f7fd feb4 	bl	80041e8 <HAL_GetTick>
 8006480:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006482:	e008      	b.n	8006496 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006484:	f7fd feb0 	bl	80041e8 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	2b02      	cmp	r3, #2
 8006490:	d901      	bls.n	8006496 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e11c      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006496:	4b66      	ldr	r3, [pc, #408]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 8006498:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d0ef      	beq.n	8006484 <HAL_RCC_OscConfig+0x5cc>
 80064a4:	e01b      	b.n	80064de <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80064a6:	4b62      	ldr	r3, [pc, #392]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80064a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064ac:	4a60      	ldr	r2, [pc, #384]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80064ae:	f023 0301 	bic.w	r3, r3, #1
 80064b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b6:	f7fd fe97 	bl	80041e8 <HAL_GetTick>
 80064ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80064bc:	e008      	b.n	80064d0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064be:	f7fd fe93 	bl	80041e8 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d901      	bls.n	80064d0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e0ff      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80064d0:	4b57      	ldr	r3, [pc, #348]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80064d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1ef      	bne.n	80064be <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 80f3 	beq.w	80066ce <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	f040 80c9 	bne.w	8006684 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80064f2:	4b4f      	ldr	r3, [pc, #316]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	f003 0203 	and.w	r2, r3, #3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006502:	429a      	cmp	r2, r3
 8006504:	d12c      	bne.n	8006560 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006510:	3b01      	subs	r3, #1
 8006512:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006514:	429a      	cmp	r2, r3
 8006516:	d123      	bne.n	8006560 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006522:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006524:	429a      	cmp	r2, r3
 8006526:	d11b      	bne.n	8006560 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006532:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006534:	429a      	cmp	r2, r3
 8006536:	d113      	bne.n	8006560 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006542:	085b      	lsrs	r3, r3, #1
 8006544:	3b01      	subs	r3, #1
 8006546:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006548:	429a      	cmp	r2, r3
 800654a:	d109      	bne.n	8006560 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006556:	085b      	lsrs	r3, r3, #1
 8006558:	3b01      	subs	r3, #1
 800655a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800655c:	429a      	cmp	r2, r3
 800655e:	d06b      	beq.n	8006638 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	2b0c      	cmp	r3, #12
 8006564:	d062      	beq.n	800662c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006566:	4b32      	ldr	r3, [pc, #200]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d001      	beq.n	8006576 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e0ac      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006576:	4b2e      	ldr	r3, [pc, #184]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a2d      	ldr	r2, [pc, #180]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 800657c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006580:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006582:	f7fd fe31 	bl	80041e8 <HAL_GetTick>
 8006586:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006588:	e008      	b.n	800659c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800658a:	f7fd fe2d 	bl	80041e8 <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d901      	bls.n	800659c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e099      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800659c:	4b24      	ldr	r3, [pc, #144]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1f0      	bne.n	800658a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065a8:	4b21      	ldr	r3, [pc, #132]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80065aa:	68da      	ldr	r2, [r3, #12]
 80065ac:	4b21      	ldr	r3, [pc, #132]	@ (8006634 <HAL_RCC_OscConfig+0x77c>)
 80065ae:	4013      	ands	r3, r2
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80065b8:	3a01      	subs	r2, #1
 80065ba:	0112      	lsls	r2, r2, #4
 80065bc:	4311      	orrs	r1, r2
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80065c2:	0212      	lsls	r2, r2, #8
 80065c4:	4311      	orrs	r1, r2
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80065ca:	0852      	lsrs	r2, r2, #1
 80065cc:	3a01      	subs	r2, #1
 80065ce:	0552      	lsls	r2, r2, #21
 80065d0:	4311      	orrs	r1, r2
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80065d6:	0852      	lsrs	r2, r2, #1
 80065d8:	3a01      	subs	r2, #1
 80065da:	0652      	lsls	r2, r2, #25
 80065dc:	4311      	orrs	r1, r2
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80065e2:	06d2      	lsls	r2, r2, #27
 80065e4:	430a      	orrs	r2, r1
 80065e6:	4912      	ldr	r1, [pc, #72]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80065ec:	4b10      	ldr	r3, [pc, #64]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a0f      	ldr	r2, [pc, #60]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80065f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065f6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80065f8:	4b0d      	ldr	r3, [pc, #52]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	4a0c      	ldr	r2, [pc, #48]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 80065fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006602:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006604:	f7fd fdf0 	bl	80041e8 <HAL_GetTick>
 8006608:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800660a:	e008      	b.n	800661e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800660c:	f7fd fdec 	bl	80041e8 <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	2b02      	cmp	r3, #2
 8006618:	d901      	bls.n	800661e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e058      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800661e:	4b04      	ldr	r3, [pc, #16]	@ (8006630 <HAL_RCC_OscConfig+0x778>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006626:	2b00      	cmp	r3, #0
 8006628:	d0f0      	beq.n	800660c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800662a:	e050      	b.n	80066ce <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e04f      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
 8006630:	40021000 	.word	0x40021000
 8006634:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006638:	4b27      	ldr	r3, [pc, #156]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d144      	bne.n	80066ce <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006644:	4b24      	ldr	r3, [pc, #144]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a23      	ldr	r2, [pc, #140]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 800664a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800664e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006650:	4b21      	ldr	r3, [pc, #132]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	4a20      	ldr	r2, [pc, #128]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 8006656:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800665a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800665c:	f7fd fdc4 	bl	80041e8 <HAL_GetTick>
 8006660:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006662:	e008      	b.n	8006676 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006664:	f7fd fdc0 	bl	80041e8 <HAL_GetTick>
 8006668:	4602      	mov	r2, r0
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	2b02      	cmp	r3, #2
 8006670:	d901      	bls.n	8006676 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e02c      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006676:	4b18      	ldr	r3, [pc, #96]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d0f0      	beq.n	8006664 <HAL_RCC_OscConfig+0x7ac>
 8006682:	e024      	b.n	80066ce <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	2b0c      	cmp	r3, #12
 8006688:	d01f      	beq.n	80066ca <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800668a:	4b13      	ldr	r3, [pc, #76]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a12      	ldr	r2, [pc, #72]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 8006690:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006696:	f7fd fda7 	bl	80041e8 <HAL_GetTick>
 800669a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800669c:	e008      	b.n	80066b0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800669e:	f7fd fda3 	bl	80041e8 <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d901      	bls.n	80066b0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e00f      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066b0:	4b09      	ldr	r3, [pc, #36]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1f0      	bne.n	800669e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80066bc:	4b06      	ldr	r3, [pc, #24]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 80066be:	68da      	ldr	r2, [r3, #12]
 80066c0:	4905      	ldr	r1, [pc, #20]	@ (80066d8 <HAL_RCC_OscConfig+0x820>)
 80066c2:	4b06      	ldr	r3, [pc, #24]	@ (80066dc <HAL_RCC_OscConfig+0x824>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	60cb      	str	r3, [r1, #12]
 80066c8:	e001      	b.n	80066ce <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e000      	b.n	80066d0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3720      	adds	r7, #32
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	40021000 	.word	0x40021000
 80066dc:	feeefffc 	.word	0xfeeefffc

080066e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b084      	sub	sp, #16
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e0e7      	b.n	80068c4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066f4:	4b75      	ldr	r3, [pc, #468]	@ (80068cc <HAL_RCC_ClockConfig+0x1ec>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d910      	bls.n	8006724 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006702:	4b72      	ldr	r3, [pc, #456]	@ (80068cc <HAL_RCC_ClockConfig+0x1ec>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f023 0207 	bic.w	r2, r3, #7
 800670a:	4970      	ldr	r1, [pc, #448]	@ (80068cc <HAL_RCC_ClockConfig+0x1ec>)
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	4313      	orrs	r3, r2
 8006710:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006712:	4b6e      	ldr	r3, [pc, #440]	@ (80068cc <HAL_RCC_ClockConfig+0x1ec>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0307 	and.w	r3, r3, #7
 800671a:	683a      	ldr	r2, [r7, #0]
 800671c:	429a      	cmp	r2, r3
 800671e:	d001      	beq.n	8006724 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e0cf      	b.n	80068c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b00      	cmp	r3, #0
 800672e:	d010      	beq.n	8006752 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	689a      	ldr	r2, [r3, #8]
 8006734:	4b66      	ldr	r3, [pc, #408]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800673c:	429a      	cmp	r2, r3
 800673e:	d908      	bls.n	8006752 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006740:	4b63      	ldr	r3, [pc, #396]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	4960      	ldr	r1, [pc, #384]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 800674e:	4313      	orrs	r3, r2
 8006750:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d04c      	beq.n	80067f8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	2b03      	cmp	r3, #3
 8006764:	d107      	bne.n	8006776 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006766:	4b5a      	ldr	r3, [pc, #360]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d121      	bne.n	80067b6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e0a6      	b.n	80068c4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	2b02      	cmp	r3, #2
 800677c:	d107      	bne.n	800678e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800677e:	4b54      	ldr	r3, [pc, #336]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d115      	bne.n	80067b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e09a      	b.n	80068c4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d107      	bne.n	80067a6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006796:	4b4e      	ldr	r3, [pc, #312]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 0302 	and.w	r3, r3, #2
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d109      	bne.n	80067b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e08e      	b.n	80068c4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80067a6:	4b4a      	ldr	r3, [pc, #296]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d101      	bne.n	80067b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e086      	b.n	80068c4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80067b6:	4b46      	ldr	r3, [pc, #280]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	f023 0203 	bic.w	r2, r3, #3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	4943      	ldr	r1, [pc, #268]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 80067c4:	4313      	orrs	r3, r2
 80067c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067c8:	f7fd fd0e 	bl	80041e8 <HAL_GetTick>
 80067cc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ce:	e00a      	b.n	80067e6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067d0:	f7fd fd0a 	bl	80041e8 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067de:	4293      	cmp	r3, r2
 80067e0:	d901      	bls.n	80067e6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e06e      	b.n	80068c4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067e6:	4b3a      	ldr	r3, [pc, #232]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f003 020c 	and.w	r2, r3, #12
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d1eb      	bne.n	80067d0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d010      	beq.n	8006826 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	689a      	ldr	r2, [r3, #8]
 8006808:	4b31      	ldr	r3, [pc, #196]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006810:	429a      	cmp	r2, r3
 8006812:	d208      	bcs.n	8006826 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006814:	4b2e      	ldr	r3, [pc, #184]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	492b      	ldr	r1, [pc, #172]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006822:	4313      	orrs	r3, r2
 8006824:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006826:	4b29      	ldr	r3, [pc, #164]	@ (80068cc <HAL_RCC_ClockConfig+0x1ec>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0307 	and.w	r3, r3, #7
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	429a      	cmp	r2, r3
 8006832:	d210      	bcs.n	8006856 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006834:	4b25      	ldr	r3, [pc, #148]	@ (80068cc <HAL_RCC_ClockConfig+0x1ec>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f023 0207 	bic.w	r2, r3, #7
 800683c:	4923      	ldr	r1, [pc, #140]	@ (80068cc <HAL_RCC_ClockConfig+0x1ec>)
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	4313      	orrs	r3, r2
 8006842:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006844:	4b21      	ldr	r3, [pc, #132]	@ (80068cc <HAL_RCC_ClockConfig+0x1ec>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0307 	and.w	r3, r3, #7
 800684c:	683a      	ldr	r2, [r7, #0]
 800684e:	429a      	cmp	r2, r3
 8006850:	d001      	beq.n	8006856 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e036      	b.n	80068c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0304 	and.w	r3, r3, #4
 800685e:	2b00      	cmp	r3, #0
 8006860:	d008      	beq.n	8006874 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006862:	4b1b      	ldr	r3, [pc, #108]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	4918      	ldr	r1, [pc, #96]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006870:	4313      	orrs	r3, r2
 8006872:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0308 	and.w	r3, r3, #8
 800687c:	2b00      	cmp	r3, #0
 800687e:	d009      	beq.n	8006894 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006880:	4b13      	ldr	r3, [pc, #76]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	691b      	ldr	r3, [r3, #16]
 800688c:	00db      	lsls	r3, r3, #3
 800688e:	4910      	ldr	r1, [pc, #64]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006890:	4313      	orrs	r3, r2
 8006892:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006894:	f000 f824 	bl	80068e0 <HAL_RCC_GetSysClockFreq>
 8006898:	4602      	mov	r2, r0
 800689a:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <HAL_RCC_ClockConfig+0x1f0>)
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	091b      	lsrs	r3, r3, #4
 80068a0:	f003 030f 	and.w	r3, r3, #15
 80068a4:	490b      	ldr	r1, [pc, #44]	@ (80068d4 <HAL_RCC_ClockConfig+0x1f4>)
 80068a6:	5ccb      	ldrb	r3, [r1, r3]
 80068a8:	f003 031f 	and.w	r3, r3, #31
 80068ac:	fa22 f303 	lsr.w	r3, r2, r3
 80068b0:	4a09      	ldr	r2, [pc, #36]	@ (80068d8 <HAL_RCC_ClockConfig+0x1f8>)
 80068b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80068b4:	4b09      	ldr	r3, [pc, #36]	@ (80068dc <HAL_RCC_ClockConfig+0x1fc>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4618      	mov	r0, r3
 80068ba:	f7fd fc45 	bl	8004148 <HAL_InitTick>
 80068be:	4603      	mov	r3, r0
 80068c0:	72fb      	strb	r3, [r7, #11]

  return status;
 80068c2:	7afb      	ldrb	r3, [r7, #11]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	40022000 	.word	0x40022000
 80068d0:	40021000 	.word	0x40021000
 80068d4:	0800a748 	.word	0x0800a748
 80068d8:	2000000c 	.word	0x2000000c
 80068dc:	20000010 	.word	0x20000010

080068e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b089      	sub	sp, #36	@ 0x24
 80068e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80068e6:	2300      	movs	r3, #0
 80068e8:	61fb      	str	r3, [r7, #28]
 80068ea:	2300      	movs	r3, #0
 80068ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068ee:	4b3e      	ldr	r3, [pc, #248]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f003 030c 	and.w	r3, r3, #12
 80068f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068f8:	4b3b      	ldr	r3, [pc, #236]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	f003 0303 	and.w	r3, r3, #3
 8006900:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d005      	beq.n	8006914 <HAL_RCC_GetSysClockFreq+0x34>
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	2b0c      	cmp	r3, #12
 800690c:	d121      	bne.n	8006952 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2b01      	cmp	r3, #1
 8006912:	d11e      	bne.n	8006952 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006914:	4b34      	ldr	r3, [pc, #208]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	2b00      	cmp	r3, #0
 800691e:	d107      	bne.n	8006930 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006920:	4b31      	ldr	r3, [pc, #196]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006922:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006926:	0a1b      	lsrs	r3, r3, #8
 8006928:	f003 030f 	and.w	r3, r3, #15
 800692c:	61fb      	str	r3, [r7, #28]
 800692e:	e005      	b.n	800693c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006930:	4b2d      	ldr	r3, [pc, #180]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	091b      	lsrs	r3, r3, #4
 8006936:	f003 030f 	and.w	r3, r3, #15
 800693a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800693c:	4a2b      	ldr	r2, [pc, #172]	@ (80069ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006944:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d10d      	bne.n	8006968 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006950:	e00a      	b.n	8006968 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	2b04      	cmp	r3, #4
 8006956:	d102      	bne.n	800695e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006958:	4b25      	ldr	r3, [pc, #148]	@ (80069f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800695a:	61bb      	str	r3, [r7, #24]
 800695c:	e004      	b.n	8006968 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	2b08      	cmp	r3, #8
 8006962:	d101      	bne.n	8006968 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006964:	4b23      	ldr	r3, [pc, #140]	@ (80069f4 <HAL_RCC_GetSysClockFreq+0x114>)
 8006966:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	2b0c      	cmp	r3, #12
 800696c:	d134      	bne.n	80069d8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800696e:	4b1e      	ldr	r3, [pc, #120]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	f003 0303 	and.w	r3, r3, #3
 8006976:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2b02      	cmp	r3, #2
 800697c:	d003      	beq.n	8006986 <HAL_RCC_GetSysClockFreq+0xa6>
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	2b03      	cmp	r3, #3
 8006982:	d003      	beq.n	800698c <HAL_RCC_GetSysClockFreq+0xac>
 8006984:	e005      	b.n	8006992 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006986:	4b1a      	ldr	r3, [pc, #104]	@ (80069f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006988:	617b      	str	r3, [r7, #20]
      break;
 800698a:	e005      	b.n	8006998 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800698c:	4b19      	ldr	r3, [pc, #100]	@ (80069f4 <HAL_RCC_GetSysClockFreq+0x114>)
 800698e:	617b      	str	r3, [r7, #20]
      break;
 8006990:	e002      	b.n	8006998 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	617b      	str	r3, [r7, #20]
      break;
 8006996:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006998:	4b13      	ldr	r3, [pc, #76]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	091b      	lsrs	r3, r3, #4
 800699e:	f003 0307 	and.w	r3, r3, #7
 80069a2:	3301      	adds	r3, #1
 80069a4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80069a6:	4b10      	ldr	r3, [pc, #64]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	0a1b      	lsrs	r3, r3, #8
 80069ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	fb03 f202 	mul.w	r2, r3, r2
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80069bc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80069be:	4b0a      	ldr	r3, [pc, #40]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	0e5b      	lsrs	r3, r3, #25
 80069c4:	f003 0303 	and.w	r3, r3, #3
 80069c8:	3301      	adds	r3, #1
 80069ca:	005b      	lsls	r3, r3, #1
 80069cc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80069d6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80069d8:	69bb      	ldr	r3, [r7, #24]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3724      	adds	r7, #36	@ 0x24
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	40021000 	.word	0x40021000
 80069ec:	0800a758 	.word	0x0800a758
 80069f0:	00f42400 	.word	0x00f42400
 80069f4:	007a1200 	.word	0x007a1200

080069f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006a00:	2300      	movs	r3, #0
 8006a02:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006a04:	4b2a      	ldr	r3, [pc, #168]	@ (8006ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d003      	beq.n	8006a18 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006a10:	f7ff f9ee 	bl	8005df0 <HAL_PWREx_GetVoltageRange>
 8006a14:	6178      	str	r0, [r7, #20]
 8006a16:	e014      	b.n	8006a42 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006a18:	4b25      	ldr	r3, [pc, #148]	@ (8006ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a1c:	4a24      	ldr	r2, [pc, #144]	@ (8006ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a22:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a24:	4b22      	ldr	r3, [pc, #136]	@ (8006ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a2c:	60fb      	str	r3, [r7, #12]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006a30:	f7ff f9de 	bl	8005df0 <HAL_PWREx_GetVoltageRange>
 8006a34:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006a36:	4b1e      	ldr	r3, [pc, #120]	@ (8006ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a3a:	4a1d      	ldr	r2, [pc, #116]	@ (8006ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a40:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a48:	d10b      	bne.n	8006a62 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2b80      	cmp	r3, #128	@ 0x80
 8006a4e:	d919      	bls.n	8006a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2ba0      	cmp	r3, #160	@ 0xa0
 8006a54:	d902      	bls.n	8006a5c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006a56:	2302      	movs	r3, #2
 8006a58:	613b      	str	r3, [r7, #16]
 8006a5a:	e013      	b.n	8006a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	613b      	str	r3, [r7, #16]
 8006a60:	e010      	b.n	8006a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b80      	cmp	r3, #128	@ 0x80
 8006a66:	d902      	bls.n	8006a6e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006a68:	2303      	movs	r3, #3
 8006a6a:	613b      	str	r3, [r7, #16]
 8006a6c:	e00a      	b.n	8006a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b80      	cmp	r3, #128	@ 0x80
 8006a72:	d102      	bne.n	8006a7a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006a74:	2302      	movs	r3, #2
 8006a76:	613b      	str	r3, [r7, #16]
 8006a78:	e004      	b.n	8006a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b70      	cmp	r3, #112	@ 0x70
 8006a7e:	d101      	bne.n	8006a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006a80:	2301      	movs	r3, #1
 8006a82:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006a84:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f023 0207 	bic.w	r2, r3, #7
 8006a8c:	4909      	ldr	r1, [pc, #36]	@ (8006ab4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006a94:	4b07      	ldr	r3, [pc, #28]	@ (8006ab4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 0307 	and.w	r3, r3, #7
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d001      	beq.n	8006aa6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e000      	b.n	8006aa8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3718      	adds	r7, #24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	40021000 	.word	0x40021000
 8006ab4:	40022000 	.word	0x40022000

08006ab8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b086      	sub	sp, #24
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d031      	beq.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ad8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006adc:	d01a      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006ade:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006ae2:	d814      	bhi.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d009      	beq.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006ae8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006aec:	d10f      	bne.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006aee:	4b5d      	ldr	r3, [pc, #372]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	4a5c      	ldr	r2, [pc, #368]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006af4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006af8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006afa:	e00c      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	3304      	adds	r3, #4
 8006b00:	2100      	movs	r1, #0
 8006b02:	4618      	mov	r0, r3
 8006b04:	f000 f9de 	bl	8006ec4 <RCCEx_PLLSAI1_Config>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006b0c:	e003      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	74fb      	strb	r3, [r7, #19]
      break;
 8006b12:	e000      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006b14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b16:	7cfb      	ldrb	r3, [r7, #19]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d10b      	bne.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b1c:	4b51      	ldr	r3, [pc, #324]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b22:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b2a:	494e      	ldr	r1, [pc, #312]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006b32:	e001      	b.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b34:	7cfb      	ldrb	r3, [r7, #19]
 8006b36:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 809e 	beq.w	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b46:	2300      	movs	r3, #0
 8006b48:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b4a:	4b46      	ldr	r3, [pc, #280]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006b56:	2301      	movs	r3, #1
 8006b58:	e000      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00d      	beq.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b60:	4b40      	ldr	r3, [pc, #256]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b64:	4a3f      	ldr	r2, [pc, #252]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b6c:	4b3d      	ldr	r3, [pc, #244]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b74:	60bb      	str	r3, [r7, #8]
 8006b76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b7c:	4b3a      	ldr	r3, [pc, #232]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a39      	ldr	r2, [pc, #228]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006b82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b86:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b88:	f7fd fb2e 	bl	80041e8 <HAL_GetTick>
 8006b8c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b8e:	e009      	b.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b90:	f7fd fb2a 	bl	80041e8 <HAL_GetTick>
 8006b94:	4602      	mov	r2, r0
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d902      	bls.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	74fb      	strb	r3, [r7, #19]
        break;
 8006ba2:	e005      	b.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006ba4:	4b30      	ldr	r3, [pc, #192]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d0ef      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006bb0:	7cfb      	ldrb	r3, [r7, #19]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d15a      	bne.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006bb6:	4b2b      	ldr	r3, [pc, #172]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bc0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d01e      	beq.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d019      	beq.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006bd2:	4b24      	ldr	r3, [pc, #144]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bdc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006bde:	4b21      	ldr	r3, [pc, #132]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006be4:	4a1f      	ldr	r2, [pc, #124]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006be6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006bee:	4b1d      	ldr	r3, [pc, #116]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bf4:	4a1b      	ldr	r2, [pc, #108]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006bf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bfa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006bfe:	4a19      	ldr	r2, [pc, #100]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f003 0301 	and.w	r3, r3, #1
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d016      	beq.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c10:	f7fd faea 	bl	80041e8 <HAL_GetTick>
 8006c14:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c16:	e00b      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c18:	f7fd fae6 	bl	80041e8 <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d902      	bls.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	74fb      	strb	r3, [r7, #19]
            break;
 8006c2e:	e006      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c30:	4b0c      	ldr	r3, [pc, #48]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c36:	f003 0302 	and.w	r3, r3, #2
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d0ec      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006c3e:	7cfb      	ldrb	r3, [r7, #19]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10b      	bne.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c44:	4b07      	ldr	r3, [pc, #28]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c4a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c52:	4904      	ldr	r1, [pc, #16]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c54:	4313      	orrs	r3, r2
 8006c56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006c5a:	e009      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c5c:	7cfb      	ldrb	r3, [r7, #19]
 8006c5e:	74bb      	strb	r3, [r7, #18]
 8006c60:	e006      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006c62:	bf00      	nop
 8006c64:	40021000 	.word	0x40021000
 8006c68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c6c:	7cfb      	ldrb	r3, [r7, #19]
 8006c6e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c70:	7c7b      	ldrb	r3, [r7, #17]
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d105      	bne.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c76:	4b8a      	ldr	r3, [pc, #552]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c7a:	4a89      	ldr	r2, [pc, #548]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006c7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c80:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00a      	beq.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c8e:	4b84      	ldr	r3, [pc, #528]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c94:	f023 0203 	bic.w	r2, r3, #3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6a1b      	ldr	r3, [r3, #32]
 8006c9c:	4980      	ldr	r1, [pc, #512]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 0302 	and.w	r3, r3, #2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00a      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006cb0:	4b7b      	ldr	r3, [pc, #492]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb6:	f023 020c 	bic.w	r2, r3, #12
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cbe:	4978      	ldr	r1, [pc, #480]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0320 	and.w	r3, r3, #32
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00a      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006cd2:	4b73      	ldr	r3, [pc, #460]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cd8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce0:	496f      	ldr	r1, [pc, #444]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00a      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006cf4:	4b6a      	ldr	r3, [pc, #424]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cfa:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d02:	4967      	ldr	r1, [pc, #412]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d04:	4313      	orrs	r3, r2
 8006d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d00a      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d16:	4b62      	ldr	r3, [pc, #392]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d1c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d24:	495e      	ldr	r1, [pc, #376]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00a      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d38:	4b59      	ldr	r3, [pc, #356]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d3e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d46:	4956      	ldr	r1, [pc, #344]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00a      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d5a:	4b51      	ldr	r3, [pc, #324]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d60:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d68:	494d      	ldr	r1, [pc, #308]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d028      	beq.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006d7c:	4b48      	ldr	r3, [pc, #288]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d82:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8a:	4945      	ldr	r1, [pc, #276]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d9a:	d106      	bne.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d9c:	4b40      	ldr	r3, [pc, #256]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	4a3f      	ldr	r2, [pc, #252]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006da2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006da6:	60d3      	str	r3, [r2, #12]
 8006da8:	e011      	b.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006db2:	d10c      	bne.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	3304      	adds	r3, #4
 8006db8:	2101      	movs	r1, #1
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f000 f882 	bl	8006ec4 <RCCEx_PLLSAI1_Config>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006dc4:	7cfb      	ldrb	r3, [r7, #19]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8006dca:	7cfb      	ldrb	r3, [r7, #19]
 8006dcc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d028      	beq.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006dda:	4b31      	ldr	r3, [pc, #196]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006de0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de8:	492d      	ldr	r1, [pc, #180]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006df4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006df8:	d106      	bne.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006dfa:	4b29      	ldr	r3, [pc, #164]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	4a28      	ldr	r2, [pc, #160]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e04:	60d3      	str	r3, [r2, #12]
 8006e06:	e011      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e0c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e10:	d10c      	bne.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	3304      	adds	r3, #4
 8006e16:	2101      	movs	r1, #1
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f000 f853 	bl	8006ec4 <RCCEx_PLLSAI1_Config>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e22:	7cfb      	ldrb	r3, [r7, #19]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d001      	beq.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8006e28:	7cfb      	ldrb	r3, [r7, #19]
 8006e2a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d01c      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006e38:	4b19      	ldr	r3, [pc, #100]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e3e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e46:	4916      	ldr	r1, [pc, #88]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e56:	d10c      	bne.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	2102      	movs	r1, #2
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f000 f830 	bl	8006ec4 <RCCEx_PLLSAI1_Config>
 8006e64:	4603      	mov	r3, r0
 8006e66:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e68:	7cfb      	ldrb	r3, [r7, #19]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d001      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8006e6e:	7cfb      	ldrb	r3, [r7, #19]
 8006e70:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d00a      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006e7e:	4b08      	ldr	r3, [pc, #32]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e84:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e8c:	4904      	ldr	r1, [pc, #16]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006e94:	7cbb      	ldrb	r3, [r7, #18]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3718      	adds	r7, #24
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	40021000 	.word	0x40021000

08006ea4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006ea8:	4b05      	ldr	r3, [pc, #20]	@ (8006ec0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a04      	ldr	r2, [pc, #16]	@ (8006ec0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006eae:	f043 0304 	orr.w	r3, r3, #4
 8006eb2:	6013      	str	r3, [r2, #0]
}
 8006eb4:	bf00      	nop
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	40021000 	.word	0x40021000

08006ec4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006ed2:	4b74      	ldr	r3, [pc, #464]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	f003 0303 	and.w	r3, r3, #3
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d018      	beq.n	8006f10 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006ede:	4b71      	ldr	r3, [pc, #452]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	f003 0203 	and.w	r2, r3, #3
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d10d      	bne.n	8006f0a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
       ||
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d009      	beq.n	8006f0a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006ef6:	4b6b      	ldr	r3, [pc, #428]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	091b      	lsrs	r3, r3, #4
 8006efc:	f003 0307 	and.w	r3, r3, #7
 8006f00:	1c5a      	adds	r2, r3, #1
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	685b      	ldr	r3, [r3, #4]
       ||
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d047      	beq.n	8006f9a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	73fb      	strb	r3, [r7, #15]
 8006f0e:	e044      	b.n	8006f9a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2b03      	cmp	r3, #3
 8006f16:	d018      	beq.n	8006f4a <RCCEx_PLLSAI1_Config+0x86>
 8006f18:	2b03      	cmp	r3, #3
 8006f1a:	d825      	bhi.n	8006f68 <RCCEx_PLLSAI1_Config+0xa4>
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d002      	beq.n	8006f26 <RCCEx_PLLSAI1_Config+0x62>
 8006f20:	2b02      	cmp	r3, #2
 8006f22:	d009      	beq.n	8006f38 <RCCEx_PLLSAI1_Config+0x74>
 8006f24:	e020      	b.n	8006f68 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006f26:	4b5f      	ldr	r3, [pc, #380]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 0302 	and.w	r3, r3, #2
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d11d      	bne.n	8006f6e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f36:	e01a      	b.n	8006f6e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006f38:	4b5a      	ldr	r3, [pc, #360]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d116      	bne.n	8006f72 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f48:	e013      	b.n	8006f72 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006f4a:	4b56      	ldr	r3, [pc, #344]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10f      	bne.n	8006f76 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006f56:	4b53      	ldr	r3, [pc, #332]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d109      	bne.n	8006f76 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006f66:	e006      	b.n	8006f76 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f6c:	e004      	b.n	8006f78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006f6e:	bf00      	nop
 8006f70:	e002      	b.n	8006f78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006f72:	bf00      	nop
 8006f74:	e000      	b.n	8006f78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006f76:	bf00      	nop
    }

    if(status == HAL_OK)
 8006f78:	7bfb      	ldrb	r3, [r7, #15]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10d      	bne.n	8006f9a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006f7e:	4b49      	ldr	r3, [pc, #292]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6819      	ldr	r1, [r3, #0]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	011b      	lsls	r3, r3, #4
 8006f92:	430b      	orrs	r3, r1
 8006f94:	4943      	ldr	r1, [pc, #268]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006f9a:	7bfb      	ldrb	r3, [r7, #15]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d17c      	bne.n	800709a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006fa0:	4b40      	ldr	r3, [pc, #256]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a3f      	ldr	r2, [pc, #252]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fa6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006faa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fac:	f7fd f91c 	bl	80041e8 <HAL_GetTick>
 8006fb0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006fb2:	e009      	b.n	8006fc8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006fb4:	f7fd f918 	bl	80041e8 <HAL_GetTick>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	1ad3      	subs	r3, r2, r3
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	d902      	bls.n	8006fc8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006fc2:	2303      	movs	r3, #3
 8006fc4:	73fb      	strb	r3, [r7, #15]
        break;
 8006fc6:	e005      	b.n	8006fd4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006fc8:	4b36      	ldr	r3, [pc, #216]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d1ef      	bne.n	8006fb4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006fd4:	7bfb      	ldrb	r3, [r7, #15]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d15f      	bne.n	800709a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d110      	bne.n	8007002 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006fe0:	4b30      	ldr	r3, [pc, #192]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fe2:	691b      	ldr	r3, [r3, #16]
 8006fe4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006fe8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	6892      	ldr	r2, [r2, #8]
 8006ff0:	0211      	lsls	r1, r2, #8
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	68d2      	ldr	r2, [r2, #12]
 8006ff6:	06d2      	lsls	r2, r2, #27
 8006ff8:	430a      	orrs	r2, r1
 8006ffa:	492a      	ldr	r1, [pc, #168]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	610b      	str	r3, [r1, #16]
 8007000:	e027      	b.n	8007052 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2b01      	cmp	r3, #1
 8007006:	d112      	bne.n	800702e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007008:	4b26      	ldr	r3, [pc, #152]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007010:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	6892      	ldr	r2, [r2, #8]
 8007018:	0211      	lsls	r1, r2, #8
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	6912      	ldr	r2, [r2, #16]
 800701e:	0852      	lsrs	r2, r2, #1
 8007020:	3a01      	subs	r2, #1
 8007022:	0552      	lsls	r2, r2, #21
 8007024:	430a      	orrs	r2, r1
 8007026:	491f      	ldr	r1, [pc, #124]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007028:	4313      	orrs	r3, r2
 800702a:	610b      	str	r3, [r1, #16]
 800702c:	e011      	b.n	8007052 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800702e:	4b1d      	ldr	r3, [pc, #116]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007036:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	6892      	ldr	r2, [r2, #8]
 800703e:	0211      	lsls	r1, r2, #8
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	6952      	ldr	r2, [r2, #20]
 8007044:	0852      	lsrs	r2, r2, #1
 8007046:	3a01      	subs	r2, #1
 8007048:	0652      	lsls	r2, r2, #25
 800704a:	430a      	orrs	r2, r1
 800704c:	4915      	ldr	r1, [pc, #84]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800704e:	4313      	orrs	r3, r2
 8007050:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007052:	4b14      	ldr	r3, [pc, #80]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a13      	ldr	r2, [pc, #76]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007058:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800705c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800705e:	f7fd f8c3 	bl	80041e8 <HAL_GetTick>
 8007062:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007064:	e009      	b.n	800707a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007066:	f7fd f8bf 	bl	80041e8 <HAL_GetTick>
 800706a:	4602      	mov	r2, r0
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	1ad3      	subs	r3, r2, r3
 8007070:	2b02      	cmp	r3, #2
 8007072:	d902      	bls.n	800707a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007074:	2303      	movs	r3, #3
 8007076:	73fb      	strb	r3, [r7, #15]
          break;
 8007078:	e005      	b.n	8007086 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800707a:	4b0a      	ldr	r3, [pc, #40]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007082:	2b00      	cmp	r3, #0
 8007084:	d0ef      	beq.n	8007066 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007086:	7bfb      	ldrb	r3, [r7, #15]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d106      	bne.n	800709a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800708c:	4b05      	ldr	r3, [pc, #20]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800708e:	691a      	ldr	r2, [r3, #16]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	4903      	ldr	r1, [pc, #12]	@ (80070a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007096:	4313      	orrs	r3, r2
 8007098:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800709a:	7bfb      	ldrb	r3, [r7, #15]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3710      	adds	r7, #16
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	40021000 	.word	0x40021000

080070a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e095      	b.n	80071e6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d108      	bne.n	80070d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070ca:	d009      	beq.n	80070e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	61da      	str	r2, [r3, #28]
 80070d2:	e005      	b.n	80070e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80070ec:	b2db      	uxtb	r3, r3
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d106      	bne.n	8007100 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f7fc fe2c 	bl	8003d58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2202      	movs	r2, #2
 8007104:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007116:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007120:	d902      	bls.n	8007128 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007122:	2300      	movs	r3, #0
 8007124:	60fb      	str	r3, [r7, #12]
 8007126:	e002      	b.n	800712e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007128:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800712c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007136:	d007      	beq.n	8007148 <HAL_SPI_Init+0xa0>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007140:	d002      	beq.n	8007148 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007158:	431a      	orrs	r2, r3
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	431a      	orrs	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	695b      	ldr	r3, [r3, #20]
 8007168:	f003 0301 	and.w	r3, r3, #1
 800716c:	431a      	orrs	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007176:	431a      	orrs	r2, r3
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	69db      	ldr	r3, [r3, #28]
 800717c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007180:	431a      	orrs	r2, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a1b      	ldr	r3, [r3, #32]
 8007186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718a:	ea42 0103 	orr.w	r1, r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007192:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	430a      	orrs	r2, r1
 800719c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	0c1b      	lsrs	r3, r3, #16
 80071a4:	f003 0204 	and.w	r2, r3, #4
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ac:	f003 0310 	and.w	r3, r3, #16
 80071b0:	431a      	orrs	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071b6:	f003 0308 	and.w	r3, r3, #8
 80071ba:	431a      	orrs	r2, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80071c4:	ea42 0103 	orr.w	r1, r2, r3
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	430a      	orrs	r2, r1
 80071d4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80071e4:	2300      	movs	r3, #0
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3710      	adds	r7, #16
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}

080071ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071ee:	b580      	push	{r7, lr}
 80071f0:	b088      	sub	sp, #32
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	60f8      	str	r0, [r7, #12]
 80071f6:	60b9      	str	r1, [r7, #8]
 80071f8:	603b      	str	r3, [r7, #0]
 80071fa:	4613      	mov	r3, r2
 80071fc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071fe:	f7fc fff3 	bl	80041e8 <HAL_GetTick>
 8007202:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007204:	88fb      	ldrh	r3, [r7, #6]
 8007206:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800720e:	b2db      	uxtb	r3, r3
 8007210:	2b01      	cmp	r3, #1
 8007212:	d001      	beq.n	8007218 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007214:	2302      	movs	r3, #2
 8007216:	e15c      	b.n	80074d2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d002      	beq.n	8007224 <HAL_SPI_Transmit+0x36>
 800721e:	88fb      	ldrh	r3, [r7, #6]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d101      	bne.n	8007228 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e154      	b.n	80074d2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800722e:	2b01      	cmp	r3, #1
 8007230:	d101      	bne.n	8007236 <HAL_SPI_Transmit+0x48>
 8007232:	2302      	movs	r3, #2
 8007234:	e14d      	b.n	80074d2 <HAL_SPI_Transmit+0x2e4>
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2201      	movs	r2, #1
 800723a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2203      	movs	r2, #3
 8007242:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	88fa      	ldrh	r2, [r7, #6]
 8007256:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	88fa      	ldrh	r2, [r7, #6]
 800725c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2200      	movs	r2, #0
 8007262:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2200      	movs	r2, #0
 8007268:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2200      	movs	r2, #0
 8007270:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2200      	movs	r2, #0
 8007278:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007288:	d10f      	bne.n	80072aa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007298:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b4:	2b40      	cmp	r3, #64	@ 0x40
 80072b6:	d007      	beq.n	80072c8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80072d0:	d952      	bls.n	8007378 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d002      	beq.n	80072e0 <HAL_SPI_Transmit+0xf2>
 80072da:	8b7b      	ldrh	r3, [r7, #26]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d145      	bne.n	800736c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e4:	881a      	ldrh	r2, [r3, #0]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f0:	1c9a      	adds	r2, r3, #2
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	3b01      	subs	r3, #1
 80072fe:	b29a      	uxth	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007304:	e032      	b.n	800736c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f003 0302 	and.w	r3, r3, #2
 8007310:	2b02      	cmp	r3, #2
 8007312:	d112      	bne.n	800733a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007318:	881a      	ldrh	r2, [r3, #0]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007324:	1c9a      	adds	r2, r3, #2
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800732e:	b29b      	uxth	r3, r3
 8007330:	3b01      	subs	r3, #1
 8007332:	b29a      	uxth	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007338:	e018      	b.n	800736c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800733a:	f7fc ff55 	bl	80041e8 <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	683a      	ldr	r2, [r7, #0]
 8007346:	429a      	cmp	r2, r3
 8007348:	d803      	bhi.n	8007352 <HAL_SPI_Transmit+0x164>
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007350:	d102      	bne.n	8007358 <HAL_SPI_Transmit+0x16a>
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d109      	bne.n	800736c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	e0b2      	b.n	80074d2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007370:	b29b      	uxth	r3, r3
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1c7      	bne.n	8007306 <HAL_SPI_Transmit+0x118>
 8007376:	e083      	b.n	8007480 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d002      	beq.n	8007386 <HAL_SPI_Transmit+0x198>
 8007380:	8b7b      	ldrh	r3, [r7, #26]
 8007382:	2b01      	cmp	r3, #1
 8007384:	d177      	bne.n	8007476 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800738a:	b29b      	uxth	r3, r3
 800738c:	2b01      	cmp	r3, #1
 800738e:	d912      	bls.n	80073b6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007394:	881a      	ldrh	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a0:	1c9a      	adds	r2, r3, #2
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	3b02      	subs	r3, #2
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80073b4:	e05f      	b.n	8007476 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	330c      	adds	r3, #12
 80073c0:	7812      	ldrb	r2, [r2, #0]
 80073c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c8:	1c5a      	adds	r2, r3, #1
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	3b01      	subs	r3, #1
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80073dc:	e04b      	b.n	8007476 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f003 0302 	and.w	r3, r3, #2
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d12b      	bne.n	8007444 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d912      	bls.n	800741c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073fa:	881a      	ldrh	r2, [r3, #0]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007406:	1c9a      	adds	r2, r3, #2
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007410:	b29b      	uxth	r3, r3
 8007412:	3b02      	subs	r3, #2
 8007414:	b29a      	uxth	r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800741a:	e02c      	b.n	8007476 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	330c      	adds	r3, #12
 8007426:	7812      	ldrb	r2, [r2, #0]
 8007428:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742e:	1c5a      	adds	r2, r3, #1
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007438:	b29b      	uxth	r3, r3
 800743a:	3b01      	subs	r3, #1
 800743c:	b29a      	uxth	r2, r3
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007442:	e018      	b.n	8007476 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007444:	f7fc fed0 	bl	80041e8 <HAL_GetTick>
 8007448:	4602      	mov	r2, r0
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	429a      	cmp	r2, r3
 8007452:	d803      	bhi.n	800745c <HAL_SPI_Transmit+0x26e>
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800745a:	d102      	bne.n	8007462 <HAL_SPI_Transmit+0x274>
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d109      	bne.n	8007476 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e02d      	b.n	80074d2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800747a:	b29b      	uxth	r3, r3
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1ae      	bne.n	80073de <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007480:	69fa      	ldr	r2, [r7, #28]
 8007482:	6839      	ldr	r1, [r7, #0]
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f000 fbdf 	bl	8007c48 <SPI_EndRxTxTransaction>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d002      	beq.n	8007496 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2220      	movs	r2, #32
 8007494:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	689b      	ldr	r3, [r3, #8]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d10a      	bne.n	80074b4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800749e:	2300      	movs	r3, #0
 80074a0:	617b      	str	r3, [r7, #20]
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	617b      	str	r3, [r7, #20]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	617b      	str	r3, [r7, #20]
 80074b2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d001      	beq.n	80074d0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	e000      	b.n	80074d2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80074d0:	2300      	movs	r3, #0
  }
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3720      	adds	r7, #32
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
	...

080074dc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	4613      	mov	r3, r2
 80074e8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d001      	beq.n	80074fa <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80074f6:	2302      	movs	r3, #2
 80074f8:	e0d4      	b.n	80076a4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d002      	beq.n	8007506 <HAL_SPI_Transmit_DMA+0x2a>
 8007500:	88fb      	ldrh	r3, [r7, #6]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e0cc      	b.n	80076a4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007510:	2b01      	cmp	r3, #1
 8007512:	d101      	bne.n	8007518 <HAL_SPI_Transmit_DMA+0x3c>
 8007514:	2302      	movs	r3, #2
 8007516:	e0c5      	b.n	80076a4 <HAL_SPI_Transmit_DMA+0x1c8>
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2203      	movs	r2, #3
 8007524:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	88fa      	ldrh	r2, [r7, #6]
 8007538:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	88fa      	ldrh	r2, [r7, #6]
 800753e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2200      	movs	r2, #0
 800754a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800756a:	d10f      	bne.n	800758c <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800757a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800758a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007590:	4a46      	ldr	r2, [pc, #280]	@ (80076ac <HAL_SPI_Transmit_DMA+0x1d0>)
 8007592:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007598:	4a45      	ldr	r2, [pc, #276]	@ (80076b0 <HAL_SPI_Transmit_DMA+0x1d4>)
 800759a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075a0:	4a44      	ldr	r2, [pc, #272]	@ (80076b4 <HAL_SPI_Transmit_DMA+0x1d8>)
 80075a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075a8:	2200      	movs	r2, #0
 80075aa:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	685a      	ldr	r2, [r3, #4]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80075ba:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80075c4:	d82d      	bhi.n	8007622 <HAL_SPI_Transmit_DMA+0x146>
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ca:	699b      	ldr	r3, [r3, #24]
 80075cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075d0:	d127      	bne.n	8007622 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	f003 0301 	and.w	r3, r3, #1
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10f      	bne.n	8007600 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	685a      	ldr	r2, [r3, #4]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80075ee:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	085b      	lsrs	r3, r3, #1
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80075fe:	e010      	b.n	8007622 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	685a      	ldr	r2, [r3, #4]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800760e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007614:	b29b      	uxth	r3, r3
 8007616:	085b      	lsrs	r3, r3, #1
 8007618:	b29b      	uxth	r3, r3
 800761a:	3301      	adds	r3, #1
 800761c:	b29a      	uxth	r2, r3
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800762a:	4619      	mov	r1, r3
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	330c      	adds	r3, #12
 8007632:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007638:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800763a:	f7fe f8af 	bl	800579c <HAL_DMA_Start_IT>
 800763e:	4603      	mov	r3, r0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00b      	beq.n	800765c <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007648:	f043 0210 	orr.w	r2, r3, #16
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	e023      	b.n	80076a4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007666:	2b40      	cmp	r3, #64	@ 0x40
 8007668:	d007      	beq.n	800767a <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007678:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f042 0220 	orr.w	r2, r2, #32
 8007690:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	685a      	ldr	r2, [r3, #4]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f042 0202 	orr.w	r2, r2, #2
 80076a0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	08007987 	.word	0x08007987
 80076b0:	080078e1 	.word	0x080078e1
 80076b4:	080079a3 	.word	0x080079a3

080076b8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b088      	sub	sp, #32
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80076d0:	69bb      	ldr	r3, [r7, #24]
 80076d2:	099b      	lsrs	r3, r3, #6
 80076d4:	f003 0301 	and.w	r3, r3, #1
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d10f      	bne.n	80076fc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00a      	beq.n	80076fc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	099b      	lsrs	r3, r3, #6
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d004      	beq.n	80076fc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	4798      	blx	r3
    return;
 80076fa:	e0d7      	b.n	80078ac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	085b      	lsrs	r3, r3, #1
 8007700:	f003 0301 	and.w	r3, r3, #1
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00a      	beq.n	800771e <HAL_SPI_IRQHandler+0x66>
 8007708:	69fb      	ldr	r3, [r7, #28]
 800770a:	09db      	lsrs	r3, r3, #7
 800770c:	f003 0301 	and.w	r3, r3, #1
 8007710:	2b00      	cmp	r3, #0
 8007712:	d004      	beq.n	800771e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	4798      	blx	r3
    return;
 800771c:	e0c6      	b.n	80078ac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	095b      	lsrs	r3, r3, #5
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b00      	cmp	r3, #0
 8007728:	d10c      	bne.n	8007744 <HAL_SPI_IRQHandler+0x8c>
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	099b      	lsrs	r3, r3, #6
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	2b00      	cmp	r3, #0
 8007734:	d106      	bne.n	8007744 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	0a1b      	lsrs	r3, r3, #8
 800773a:	f003 0301 	and.w	r3, r3, #1
 800773e:	2b00      	cmp	r3, #0
 8007740:	f000 80b4 	beq.w	80078ac <HAL_SPI_IRQHandler+0x1f4>
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	095b      	lsrs	r3, r3, #5
 8007748:	f003 0301 	and.w	r3, r3, #1
 800774c:	2b00      	cmp	r3, #0
 800774e:	f000 80ad 	beq.w	80078ac <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	099b      	lsrs	r3, r3, #6
 8007756:	f003 0301 	and.w	r3, r3, #1
 800775a:	2b00      	cmp	r3, #0
 800775c:	d023      	beq.n	80077a6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2b03      	cmp	r3, #3
 8007768:	d011      	beq.n	800778e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800776e:	f043 0204 	orr.w	r2, r3, #4
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007776:	2300      	movs	r3, #0
 8007778:	617b      	str	r3, [r7, #20]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	617b      	str	r3, [r7, #20]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	617b      	str	r3, [r7, #20]
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	e00b      	b.n	80077a6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800778e:	2300      	movs	r3, #0
 8007790:	613b      	str	r3, [r7, #16]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	613b      	str	r3, [r7, #16]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	613b      	str	r3, [r7, #16]
 80077a2:	693b      	ldr	r3, [r7, #16]
        return;
 80077a4:	e082      	b.n	80078ac <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	095b      	lsrs	r3, r3, #5
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d014      	beq.n	80077dc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077b6:	f043 0201 	orr.w	r2, r3, #1
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80077be:	2300      	movs	r3, #0
 80077c0:	60fb      	str	r3, [r7, #12]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	60fb      	str	r3, [r7, #12]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077d8:	601a      	str	r2, [r3, #0]
 80077da:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	0a1b      	lsrs	r3, r3, #8
 80077e0:	f003 0301 	and.w	r3, r3, #1
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00c      	beq.n	8007802 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077ec:	f043 0208 	orr.w	r2, r3, #8
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80077f4:	2300      	movs	r3, #0
 80077f6:	60bb      	str	r3, [r7, #8]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	60bb      	str	r3, [r7, #8]
 8007800:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007806:	2b00      	cmp	r3, #0
 8007808:	d04f      	beq.n	80078aa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	685a      	ldr	r2, [r3, #4]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007818:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2201      	movs	r2, #1
 800781e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	f003 0302 	and.w	r3, r3, #2
 8007828:	2b00      	cmp	r3, #0
 800782a:	d104      	bne.n	8007836 <HAL_SPI_IRQHandler+0x17e>
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	d034      	beq.n	80078a0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	685a      	ldr	r2, [r3, #4]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f022 0203 	bic.w	r2, r2, #3
 8007844:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800784a:	2b00      	cmp	r3, #0
 800784c:	d011      	beq.n	8007872 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007852:	4a18      	ldr	r2, [pc, #96]	@ (80078b4 <HAL_SPI_IRQHandler+0x1fc>)
 8007854:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800785a:	4618      	mov	r0, r3
 800785c:	f7fd fffe 	bl	800585c <HAL_DMA_Abort_IT>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d005      	beq.n	8007872 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800786a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007876:	2b00      	cmp	r3, #0
 8007878:	d016      	beq.n	80078a8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800787e:	4a0d      	ldr	r2, [pc, #52]	@ (80078b4 <HAL_SPI_IRQHandler+0x1fc>)
 8007880:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007886:	4618      	mov	r0, r3
 8007888:	f7fd ffe8 	bl	800585c <HAL_DMA_Abort_IT>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d00a      	beq.n	80078a8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007896:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800789e:	e003      	b.n	80078a8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 f813 	bl	80078cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80078a6:	e000      	b.n	80078aa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80078a8:	bf00      	nop
    return;
 80078aa:	bf00      	nop
  }
}
 80078ac:	3720      	adds	r7, #32
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	080079e3 	.word	0x080079e3

080078b8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b086      	sub	sp, #24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ec:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078ee:	f7fc fc7b 	bl	80041e8 <HAL_GetTick>
 80078f2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f003 0320 	and.w	r3, r3, #32
 80078fe:	2b20      	cmp	r3, #32
 8007900:	d03b      	beq.n	800797a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	685a      	ldr	r2, [r3, #4]
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f022 0220 	bic.w	r2, r2, #32
 8007910:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	685a      	ldr	r2, [r3, #4]
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f022 0202 	bic.w	r2, r2, #2
 8007920:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	2164      	movs	r1, #100	@ 0x64
 8007926:	6978      	ldr	r0, [r7, #20]
 8007928:	f000 f98e 	bl	8007c48 <SPI_EndRxTxTransaction>
 800792c:	4603      	mov	r3, r0
 800792e:	2b00      	cmp	r3, #0
 8007930:	d005      	beq.n	800793e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007936:	f043 0220 	orr.w	r2, r3, #32
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d10a      	bne.n	800795c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007946:	2300      	movs	r3, #0
 8007948:	60fb      	str	r3, [r7, #12]
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	60fb      	str	r3, [r7, #12]
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	60fb      	str	r3, [r7, #12]
 800795a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	2200      	movs	r2, #0
 8007960:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800796e:	2b00      	cmp	r3, #0
 8007970:	d003      	beq.n	800797a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007972:	6978      	ldr	r0, [r7, #20]
 8007974:	f7ff ffaa 	bl	80078cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007978:	e002      	b.n	8007980 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800797a:	6978      	ldr	r0, [r7, #20]
 800797c:	f7fc f948 	bl	8003c10 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007980:	3718      	adds	r7, #24
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007986:	b580      	push	{r7, lr}
 8007988:	b084      	sub	sp, #16
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007992:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f7ff ff8f 	bl	80078b8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800799a:	bf00      	nop
 800799c:	3710      	adds	r7, #16
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}

080079a2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b084      	sub	sp, #16
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ae:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	685a      	ldr	r2, [r3, #4]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f022 0203 	bic.w	r2, r2, #3
 80079be:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079c4:	f043 0210 	orr.w	r2, r3, #16
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2201      	movs	r2, #1
 80079d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f7ff ff79 	bl	80078cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80079da:	bf00      	nop
 80079dc:	3710      	adds	r7, #16
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b084      	sub	sp, #16
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ee:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80079fe:	68f8      	ldr	r0, [r7, #12]
 8007a00:	f7ff ff64 	bl	80078cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007a04:	bf00      	nop
 8007a06:	3710      	adds	r7, #16
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b088      	sub	sp, #32
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	603b      	str	r3, [r7, #0]
 8007a18:	4613      	mov	r3, r2
 8007a1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007a1c:	f7fc fbe4 	bl	80041e8 <HAL_GetTick>
 8007a20:	4602      	mov	r2, r0
 8007a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a24:	1a9b      	subs	r3, r3, r2
 8007a26:	683a      	ldr	r2, [r7, #0]
 8007a28:	4413      	add	r3, r2
 8007a2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007a2c:	f7fc fbdc 	bl	80041e8 <HAL_GetTick>
 8007a30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007a32:	4b39      	ldr	r3, [pc, #228]	@ (8007b18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	015b      	lsls	r3, r3, #5
 8007a38:	0d1b      	lsrs	r3, r3, #20
 8007a3a:	69fa      	ldr	r2, [r7, #28]
 8007a3c:	fb02 f303 	mul.w	r3, r2, r3
 8007a40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a42:	e054      	b.n	8007aee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4a:	d050      	beq.n	8007aee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a4c:	f7fc fbcc 	bl	80041e8 <HAL_GetTick>
 8007a50:	4602      	mov	r2, r0
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	1ad3      	subs	r3, r2, r3
 8007a56:	69fa      	ldr	r2, [r7, #28]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d902      	bls.n	8007a62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007a5c:	69fb      	ldr	r3, [r7, #28]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d13d      	bne.n	8007ade <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	685a      	ldr	r2, [r3, #4]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007a70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a7a:	d111      	bne.n	8007aa0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a84:	d004      	beq.n	8007a90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a8e:	d107      	bne.n	8007aa0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007aa8:	d10f      	bne.n	8007aca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ab8:	601a      	str	r2, [r3, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ac8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2201      	movs	r2, #1
 8007ace:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	e017      	b.n	8007b0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d101      	bne.n	8007ae8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	3b01      	subs	r3, #1
 8007aec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	689a      	ldr	r2, [r3, #8]
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	4013      	ands	r3, r2
 8007af8:	68ba      	ldr	r2, [r7, #8]
 8007afa:	429a      	cmp	r2, r3
 8007afc:	bf0c      	ite	eq
 8007afe:	2301      	moveq	r3, #1
 8007b00:	2300      	movne	r3, #0
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	461a      	mov	r2, r3
 8007b06:	79fb      	ldrb	r3, [r7, #7]
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d19b      	bne.n	8007a44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3720      	adds	r7, #32
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	2000000c 	.word	0x2000000c

08007b1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b08a      	sub	sp, #40	@ 0x28
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]
 8007b28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007b2e:	f7fc fb5b 	bl	80041e8 <HAL_GetTick>
 8007b32:	4602      	mov	r2, r0
 8007b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b36:	1a9b      	subs	r3, r3, r2
 8007b38:	683a      	ldr	r2, [r7, #0]
 8007b3a:	4413      	add	r3, r2
 8007b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007b3e:	f7fc fb53 	bl	80041e8 <HAL_GetTick>
 8007b42:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	330c      	adds	r3, #12
 8007b4a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007b4c:	4b3d      	ldr	r3, [pc, #244]	@ (8007c44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	4613      	mov	r3, r2
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	4413      	add	r3, r2
 8007b56:	00da      	lsls	r2, r3, #3
 8007b58:	1ad3      	subs	r3, r2, r3
 8007b5a:	0d1b      	lsrs	r3, r3, #20
 8007b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b5e:	fb02 f303 	mul.w	r3, r2, r3
 8007b62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007b64:	e060      	b.n	8007c28 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007b6c:	d107      	bne.n	8007b7e <SPI_WaitFifoStateUntilTimeout+0x62>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d104      	bne.n	8007b7e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007b7c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b84:	d050      	beq.n	8007c28 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007b86:	f7fc fb2f 	bl	80041e8 <HAL_GetTick>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	6a3b      	ldr	r3, [r7, #32]
 8007b8e:	1ad3      	subs	r3, r2, r3
 8007b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d902      	bls.n	8007b9c <SPI_WaitFifoStateUntilTimeout+0x80>
 8007b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d13d      	bne.n	8007c18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	685a      	ldr	r2, [r3, #4]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007baa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bb4:	d111      	bne.n	8007bda <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bbe:	d004      	beq.n	8007bca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bc8:	d107      	bne.n	8007bda <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007be2:	d10f      	bne.n	8007c04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007bf2:	601a      	str	r2, [r3, #0]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007c14:	2303      	movs	r3, #3
 8007c16:	e010      	b.n	8007c3a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c18:	69bb      	ldr	r3, [r7, #24]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d101      	bne.n	8007c22 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	3b01      	subs	r3, #1
 8007c26:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	689a      	ldr	r2, [r3, #8]
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	4013      	ands	r3, r2
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d196      	bne.n	8007b66 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3728      	adds	r7, #40	@ 0x28
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	2000000c 	.word	0x2000000c

08007c48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af02      	add	r7, sp, #8
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	9300      	str	r3, [sp, #0]
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007c60:	68f8      	ldr	r0, [r7, #12]
 8007c62:	f7ff ff5b 	bl	8007b1c <SPI_WaitFifoStateUntilTimeout>
 8007c66:	4603      	mov	r3, r0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d007      	beq.n	8007c7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c70:	f043 0220 	orr.w	r2, r3, #32
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007c78:	2303      	movs	r3, #3
 8007c7a:	e027      	b.n	8007ccc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	2200      	movs	r2, #0
 8007c84:	2180      	movs	r1, #128	@ 0x80
 8007c86:	68f8      	ldr	r0, [r7, #12]
 8007c88:	f7ff fec0 	bl	8007a0c <SPI_WaitFlagStateUntilTimeout>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d007      	beq.n	8007ca2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c96:	f043 0220 	orr.w	r2, r3, #32
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007c9e:	2303      	movs	r3, #3
 8007ca0:	e014      	b.n	8007ccc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	9300      	str	r3, [sp, #0]
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007cae:	68f8      	ldr	r0, [r7, #12]
 8007cb0:	f7ff ff34 	bl	8007b1c <SPI_WaitFifoStateUntilTimeout>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d007      	beq.n	8007cca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cbe:	f043 0220 	orr.w	r2, r3, #32
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	e000      	b.n	8007ccc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007cca:	2300      	movs	r3, #0
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e049      	b.n	8007d7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cec:	b2db      	uxtb	r3, r3
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d106      	bne.n	8007d00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f7fc f89c 	bl	8003e38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2202      	movs	r2, #2
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	3304      	adds	r3, #4
 8007d10:	4619      	mov	r1, r3
 8007d12:	4610      	mov	r0, r2
 8007d14:	f000 f9ba 	bl	800808c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3708      	adds	r7, #8
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}
	...

08007d84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d001      	beq.n	8007d9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e03b      	b.n	8007e14 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2202      	movs	r2, #2
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	68da      	ldr	r2, [r3, #12]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f042 0201 	orr.w	r2, r2, #1
 8007db2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a19      	ldr	r2, [pc, #100]	@ (8007e20 <HAL_TIM_Base_Start_IT+0x9c>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d009      	beq.n	8007dd2 <HAL_TIM_Base_Start_IT+0x4e>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dc6:	d004      	beq.n	8007dd2 <HAL_TIM_Base_Start_IT+0x4e>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a15      	ldr	r2, [pc, #84]	@ (8007e24 <HAL_TIM_Base_Start_IT+0xa0>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d115      	bne.n	8007dfe <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	689a      	ldr	r2, [r3, #8]
 8007dd8:	4b13      	ldr	r3, [pc, #76]	@ (8007e28 <HAL_TIM_Base_Start_IT+0xa4>)
 8007dda:	4013      	ands	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2b06      	cmp	r3, #6
 8007de2:	d015      	beq.n	8007e10 <HAL_TIM_Base_Start_IT+0x8c>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dea:	d011      	beq.n	8007e10 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f042 0201 	orr.w	r2, r2, #1
 8007dfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dfc:	e008      	b.n	8007e10 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f042 0201 	orr.w	r2, r2, #1
 8007e0c:	601a      	str	r2, [r3, #0]
 8007e0e:	e000      	b.n	8007e12 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e10:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr
 8007e20:	40012c00 	.word	0x40012c00
 8007e24:	40014000 	.word	0x40014000
 8007e28:	00010007 	.word	0x00010007

08007e2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	691b      	ldr	r3, [r3, #16]
 8007e42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d020      	beq.n	8007e90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f003 0302 	and.w	r3, r3, #2
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d01b      	beq.n	8007e90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f06f 0202 	mvn.w	r2, #2
 8007e60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2201      	movs	r2, #1
 8007e66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	f003 0303 	and.w	r3, r3, #3
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d003      	beq.n	8007e7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 f8e9 	bl	800804e <HAL_TIM_IC_CaptureCallback>
 8007e7c:	e005      	b.n	8007e8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 f8db 	bl	800803a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 f8ec 	bl	8008062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	f003 0304 	and.w	r3, r3, #4
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d020      	beq.n	8007edc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f003 0304 	and.w	r3, r3, #4
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d01b      	beq.n	8007edc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f06f 0204 	mvn.w	r2, #4
 8007eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d003      	beq.n	8007eca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 f8c3 	bl	800804e <HAL_TIM_IC_CaptureCallback>
 8007ec8:	e005      	b.n	8007ed6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f8b5 	bl	800803a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 f8c6 	bl	8008062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	f003 0308 	and.w	r3, r3, #8
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d020      	beq.n	8007f28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f003 0308 	and.w	r3, r3, #8
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d01b      	beq.n	8007f28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f06f 0208 	mvn.w	r2, #8
 8007ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2204      	movs	r2, #4
 8007efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	69db      	ldr	r3, [r3, #28]
 8007f06:	f003 0303 	and.w	r3, r3, #3
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d003      	beq.n	8007f16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f89d 	bl	800804e <HAL_TIM_IC_CaptureCallback>
 8007f14:	e005      	b.n	8007f22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 f88f 	bl	800803a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 f8a0 	bl	8008062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	f003 0310 	and.w	r3, r3, #16
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d020      	beq.n	8007f74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f003 0310 	and.w	r3, r3, #16
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d01b      	beq.n	8007f74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f06f 0210 	mvn.w	r2, #16
 8007f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2208      	movs	r2, #8
 8007f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	69db      	ldr	r3, [r3, #28]
 8007f52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f877 	bl	800804e <HAL_TIM_IC_CaptureCallback>
 8007f60:	e005      	b.n	8007f6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 f869 	bl	800803a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 f87a 	bl	8008062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	f003 0301 	and.w	r3, r3, #1
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00c      	beq.n	8007f98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d007      	beq.n	8007f98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f06f 0201 	mvn.w	r2, #1
 8007f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7fb fc7e 	bl	8003894 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d104      	bne.n	8007fac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00c      	beq.n	8007fc6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d007      	beq.n	8007fc6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f943 	bl	800824c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00c      	beq.n	8007fea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d007      	beq.n	8007fea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007fe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 f93b 	bl	8008260 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d00c      	beq.n	800800e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d007      	beq.n	800800e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 f834 	bl	8008076 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	f003 0320 	and.w	r3, r3, #32
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00c      	beq.n	8008032 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f003 0320 	and.w	r3, r3, #32
 800801e:	2b00      	cmp	r3, #0
 8008020:	d007      	beq.n	8008032 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f06f 0220 	mvn.w	r2, #32
 800802a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 f903 	bl	8008238 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008032:	bf00      	nop
 8008034:	3710      	adds	r7, #16
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}

0800803a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800803a:	b480      	push	{r7}
 800803c:	b083      	sub	sp, #12
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008042:	bf00      	nop
 8008044:	370c      	adds	r7, #12
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr

0800804e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800804e:	b480      	push	{r7}
 8008050:	b083      	sub	sp, #12
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008056:	bf00      	nop
 8008058:	370c      	adds	r7, #12
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008062:	b480      	push	{r7}
 8008064:	b083      	sub	sp, #12
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800806a:	bf00      	nop
 800806c:	370c      	adds	r7, #12
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008076:	b480      	push	{r7}
 8008078:	b083      	sub	sp, #12
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800807e:	bf00      	nop
 8008080:	370c      	adds	r7, #12
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr
	...

0800808c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800808c:	b480      	push	{r7}
 800808e:	b085      	sub	sp, #20
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	4a30      	ldr	r2, [pc, #192]	@ (8008160 <TIM_Base_SetConfig+0xd4>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d003      	beq.n	80080ac <TIM_Base_SetConfig+0x20>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080aa:	d108      	bne.n	80080be <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a27      	ldr	r2, [pc, #156]	@ (8008160 <TIM_Base_SetConfig+0xd4>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d00b      	beq.n	80080de <TIM_Base_SetConfig+0x52>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080cc:	d007      	beq.n	80080de <TIM_Base_SetConfig+0x52>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	4a24      	ldr	r2, [pc, #144]	@ (8008164 <TIM_Base_SetConfig+0xd8>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d003      	beq.n	80080de <TIM_Base_SetConfig+0x52>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	4a23      	ldr	r2, [pc, #140]	@ (8008168 <TIM_Base_SetConfig+0xdc>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d108      	bne.n	80080f0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	689a      	ldr	r2, [r3, #8]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	4a12      	ldr	r2, [pc, #72]	@ (8008160 <TIM_Base_SetConfig+0xd4>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d007      	beq.n	800812c <TIM_Base_SetConfig+0xa0>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a11      	ldr	r2, [pc, #68]	@ (8008164 <TIM_Base_SetConfig+0xd8>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d003      	beq.n	800812c <TIM_Base_SetConfig+0xa0>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a10      	ldr	r2, [pc, #64]	@ (8008168 <TIM_Base_SetConfig+0xdc>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d103      	bne.n	8008134 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	691a      	ldr	r2, [r3, #16]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	2b01      	cmp	r3, #1
 8008144:	d105      	bne.n	8008152 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	691b      	ldr	r3, [r3, #16]
 800814a:	f023 0201 	bic.w	r2, r3, #1
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	611a      	str	r2, [r3, #16]
  }
}
 8008152:	bf00      	nop
 8008154:	3714      	adds	r7, #20
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	40012c00 	.word	0x40012c00
 8008164:	40014000 	.word	0x40014000
 8008168:	40014400 	.word	0x40014400

0800816c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800816c:	b480      	push	{r7}
 800816e:	b085      	sub	sp, #20
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800817c:	2b01      	cmp	r3, #1
 800817e:	d101      	bne.n	8008184 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008180:	2302      	movs	r3, #2
 8008182:	e04f      	b.n	8008224 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2201      	movs	r2, #1
 8008188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2202      	movs	r2, #2
 8008190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a21      	ldr	r2, [pc, #132]	@ (8008230 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d108      	bne.n	80081c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80081b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	4313      	orrs	r3, r2
 80081be:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	68fa      	ldr	r2, [r7, #12]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68fa      	ldr	r2, [r7, #12]
 80081d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a14      	ldr	r2, [pc, #80]	@ (8008230 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d009      	beq.n	80081f8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ec:	d004      	beq.n	80081f8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a10      	ldr	r2, [pc, #64]	@ (8008234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d10c      	bne.n	8008212 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	68ba      	ldr	r2, [r7, #8]
 8008206:	4313      	orrs	r3, r2
 8008208:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	68ba      	ldr	r2, [r7, #8]
 8008210:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	40012c00 	.word	0x40012c00
 8008234:	40014000 	.word	0x40014000

08008238 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008240:	bf00      	nop
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008268:	bf00      	nop
 800826a:	370c      	adds	r7, #12
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <rand>:
 8008274:	4b16      	ldr	r3, [pc, #88]	@ (80082d0 <rand+0x5c>)
 8008276:	b510      	push	{r4, lr}
 8008278:	681c      	ldr	r4, [r3, #0]
 800827a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800827c:	b9b3      	cbnz	r3, 80082ac <rand+0x38>
 800827e:	2018      	movs	r0, #24
 8008280:	f000 fa20 	bl	80086c4 <malloc>
 8008284:	4602      	mov	r2, r0
 8008286:	6320      	str	r0, [r4, #48]	@ 0x30
 8008288:	b920      	cbnz	r0, 8008294 <rand+0x20>
 800828a:	4b12      	ldr	r3, [pc, #72]	@ (80082d4 <rand+0x60>)
 800828c:	4812      	ldr	r0, [pc, #72]	@ (80082d8 <rand+0x64>)
 800828e:	2152      	movs	r1, #82	@ 0x52
 8008290:	f000 f9b0 	bl	80085f4 <__assert_func>
 8008294:	4911      	ldr	r1, [pc, #68]	@ (80082dc <rand+0x68>)
 8008296:	4b12      	ldr	r3, [pc, #72]	@ (80082e0 <rand+0x6c>)
 8008298:	e9c0 1300 	strd	r1, r3, [r0]
 800829c:	4b11      	ldr	r3, [pc, #68]	@ (80082e4 <rand+0x70>)
 800829e:	6083      	str	r3, [r0, #8]
 80082a0:	230b      	movs	r3, #11
 80082a2:	8183      	strh	r3, [r0, #12]
 80082a4:	2100      	movs	r1, #0
 80082a6:	2001      	movs	r0, #1
 80082a8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80082ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80082ae:	480e      	ldr	r0, [pc, #56]	@ (80082e8 <rand+0x74>)
 80082b0:	690b      	ldr	r3, [r1, #16]
 80082b2:	694c      	ldr	r4, [r1, #20]
 80082b4:	4a0d      	ldr	r2, [pc, #52]	@ (80082ec <rand+0x78>)
 80082b6:	4358      	muls	r0, r3
 80082b8:	fb02 0004 	mla	r0, r2, r4, r0
 80082bc:	fba3 3202 	umull	r3, r2, r3, r2
 80082c0:	3301      	adds	r3, #1
 80082c2:	eb40 0002 	adc.w	r0, r0, r2
 80082c6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80082ca:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80082ce:	bd10      	pop	{r4, pc}
 80082d0:	20000024 	.word	0x20000024
 80082d4:	0800a788 	.word	0x0800a788
 80082d8:	0800a79f 	.word	0x0800a79f
 80082dc:	abcd330e 	.word	0xabcd330e
 80082e0:	e66d1234 	.word	0xe66d1234
 80082e4:	0005deec 	.word	0x0005deec
 80082e8:	5851f42d 	.word	0x5851f42d
 80082ec:	4c957f2d 	.word	0x4c957f2d

080082f0 <std>:
 80082f0:	2300      	movs	r3, #0
 80082f2:	b510      	push	{r4, lr}
 80082f4:	4604      	mov	r4, r0
 80082f6:	e9c0 3300 	strd	r3, r3, [r0]
 80082fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082fe:	6083      	str	r3, [r0, #8]
 8008300:	8181      	strh	r1, [r0, #12]
 8008302:	6643      	str	r3, [r0, #100]	@ 0x64
 8008304:	81c2      	strh	r2, [r0, #14]
 8008306:	6183      	str	r3, [r0, #24]
 8008308:	4619      	mov	r1, r3
 800830a:	2208      	movs	r2, #8
 800830c:	305c      	adds	r0, #92	@ 0x5c
 800830e:	f000 f8f4 	bl	80084fa <memset>
 8008312:	4b0d      	ldr	r3, [pc, #52]	@ (8008348 <std+0x58>)
 8008314:	6263      	str	r3, [r4, #36]	@ 0x24
 8008316:	4b0d      	ldr	r3, [pc, #52]	@ (800834c <std+0x5c>)
 8008318:	62a3      	str	r3, [r4, #40]	@ 0x28
 800831a:	4b0d      	ldr	r3, [pc, #52]	@ (8008350 <std+0x60>)
 800831c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800831e:	4b0d      	ldr	r3, [pc, #52]	@ (8008354 <std+0x64>)
 8008320:	6323      	str	r3, [r4, #48]	@ 0x30
 8008322:	4b0d      	ldr	r3, [pc, #52]	@ (8008358 <std+0x68>)
 8008324:	6224      	str	r4, [r4, #32]
 8008326:	429c      	cmp	r4, r3
 8008328:	d006      	beq.n	8008338 <std+0x48>
 800832a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800832e:	4294      	cmp	r4, r2
 8008330:	d002      	beq.n	8008338 <std+0x48>
 8008332:	33d0      	adds	r3, #208	@ 0xd0
 8008334:	429c      	cmp	r4, r3
 8008336:	d105      	bne.n	8008344 <std+0x54>
 8008338:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800833c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008340:	f000 b954 	b.w	80085ec <__retarget_lock_init_recursive>
 8008344:	bd10      	pop	{r4, pc}
 8008346:	bf00      	nop
 8008348:	08008475 	.word	0x08008475
 800834c:	08008497 	.word	0x08008497
 8008350:	080084cf 	.word	0x080084cf
 8008354:	080084f3 	.word	0x080084f3
 8008358:	20004cb8 	.word	0x20004cb8

0800835c <stdio_exit_handler>:
 800835c:	4a02      	ldr	r2, [pc, #8]	@ (8008368 <stdio_exit_handler+0xc>)
 800835e:	4903      	ldr	r1, [pc, #12]	@ (800836c <stdio_exit_handler+0x10>)
 8008360:	4803      	ldr	r0, [pc, #12]	@ (8008370 <stdio_exit_handler+0x14>)
 8008362:	f000 b869 	b.w	8008438 <_fwalk_sglue>
 8008366:	bf00      	nop
 8008368:	20000018 	.word	0x20000018
 800836c:	08008939 	.word	0x08008939
 8008370:	20000028 	.word	0x20000028

08008374 <cleanup_stdio>:
 8008374:	6841      	ldr	r1, [r0, #4]
 8008376:	4b0c      	ldr	r3, [pc, #48]	@ (80083a8 <cleanup_stdio+0x34>)
 8008378:	4299      	cmp	r1, r3
 800837a:	b510      	push	{r4, lr}
 800837c:	4604      	mov	r4, r0
 800837e:	d001      	beq.n	8008384 <cleanup_stdio+0x10>
 8008380:	f000 fada 	bl	8008938 <_fflush_r>
 8008384:	68a1      	ldr	r1, [r4, #8]
 8008386:	4b09      	ldr	r3, [pc, #36]	@ (80083ac <cleanup_stdio+0x38>)
 8008388:	4299      	cmp	r1, r3
 800838a:	d002      	beq.n	8008392 <cleanup_stdio+0x1e>
 800838c:	4620      	mov	r0, r4
 800838e:	f000 fad3 	bl	8008938 <_fflush_r>
 8008392:	68e1      	ldr	r1, [r4, #12]
 8008394:	4b06      	ldr	r3, [pc, #24]	@ (80083b0 <cleanup_stdio+0x3c>)
 8008396:	4299      	cmp	r1, r3
 8008398:	d004      	beq.n	80083a4 <cleanup_stdio+0x30>
 800839a:	4620      	mov	r0, r4
 800839c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083a0:	f000 baca 	b.w	8008938 <_fflush_r>
 80083a4:	bd10      	pop	{r4, pc}
 80083a6:	bf00      	nop
 80083a8:	20004cb8 	.word	0x20004cb8
 80083ac:	20004d20 	.word	0x20004d20
 80083b0:	20004d88 	.word	0x20004d88

080083b4 <global_stdio_init.part.0>:
 80083b4:	b510      	push	{r4, lr}
 80083b6:	4b0b      	ldr	r3, [pc, #44]	@ (80083e4 <global_stdio_init.part.0+0x30>)
 80083b8:	4c0b      	ldr	r4, [pc, #44]	@ (80083e8 <global_stdio_init.part.0+0x34>)
 80083ba:	4a0c      	ldr	r2, [pc, #48]	@ (80083ec <global_stdio_init.part.0+0x38>)
 80083bc:	601a      	str	r2, [r3, #0]
 80083be:	4620      	mov	r0, r4
 80083c0:	2200      	movs	r2, #0
 80083c2:	2104      	movs	r1, #4
 80083c4:	f7ff ff94 	bl	80082f0 <std>
 80083c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80083cc:	2201      	movs	r2, #1
 80083ce:	2109      	movs	r1, #9
 80083d0:	f7ff ff8e 	bl	80082f0 <std>
 80083d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80083d8:	2202      	movs	r2, #2
 80083da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083de:	2112      	movs	r1, #18
 80083e0:	f7ff bf86 	b.w	80082f0 <std>
 80083e4:	20004df0 	.word	0x20004df0
 80083e8:	20004cb8 	.word	0x20004cb8
 80083ec:	0800835d 	.word	0x0800835d

080083f0 <__sfp_lock_acquire>:
 80083f0:	4801      	ldr	r0, [pc, #4]	@ (80083f8 <__sfp_lock_acquire+0x8>)
 80083f2:	f000 b8fc 	b.w	80085ee <__retarget_lock_acquire_recursive>
 80083f6:	bf00      	nop
 80083f8:	20004df9 	.word	0x20004df9

080083fc <__sfp_lock_release>:
 80083fc:	4801      	ldr	r0, [pc, #4]	@ (8008404 <__sfp_lock_release+0x8>)
 80083fe:	f000 b8f7 	b.w	80085f0 <__retarget_lock_release_recursive>
 8008402:	bf00      	nop
 8008404:	20004df9 	.word	0x20004df9

08008408 <__sinit>:
 8008408:	b510      	push	{r4, lr}
 800840a:	4604      	mov	r4, r0
 800840c:	f7ff fff0 	bl	80083f0 <__sfp_lock_acquire>
 8008410:	6a23      	ldr	r3, [r4, #32]
 8008412:	b11b      	cbz	r3, 800841c <__sinit+0x14>
 8008414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008418:	f7ff bff0 	b.w	80083fc <__sfp_lock_release>
 800841c:	4b04      	ldr	r3, [pc, #16]	@ (8008430 <__sinit+0x28>)
 800841e:	6223      	str	r3, [r4, #32]
 8008420:	4b04      	ldr	r3, [pc, #16]	@ (8008434 <__sinit+0x2c>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d1f5      	bne.n	8008414 <__sinit+0xc>
 8008428:	f7ff ffc4 	bl	80083b4 <global_stdio_init.part.0>
 800842c:	e7f2      	b.n	8008414 <__sinit+0xc>
 800842e:	bf00      	nop
 8008430:	08008375 	.word	0x08008375
 8008434:	20004df0 	.word	0x20004df0

08008438 <_fwalk_sglue>:
 8008438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800843c:	4607      	mov	r7, r0
 800843e:	4688      	mov	r8, r1
 8008440:	4614      	mov	r4, r2
 8008442:	2600      	movs	r6, #0
 8008444:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008448:	f1b9 0901 	subs.w	r9, r9, #1
 800844c:	d505      	bpl.n	800845a <_fwalk_sglue+0x22>
 800844e:	6824      	ldr	r4, [r4, #0]
 8008450:	2c00      	cmp	r4, #0
 8008452:	d1f7      	bne.n	8008444 <_fwalk_sglue+0xc>
 8008454:	4630      	mov	r0, r6
 8008456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800845a:	89ab      	ldrh	r3, [r5, #12]
 800845c:	2b01      	cmp	r3, #1
 800845e:	d907      	bls.n	8008470 <_fwalk_sglue+0x38>
 8008460:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008464:	3301      	adds	r3, #1
 8008466:	d003      	beq.n	8008470 <_fwalk_sglue+0x38>
 8008468:	4629      	mov	r1, r5
 800846a:	4638      	mov	r0, r7
 800846c:	47c0      	blx	r8
 800846e:	4306      	orrs	r6, r0
 8008470:	3568      	adds	r5, #104	@ 0x68
 8008472:	e7e9      	b.n	8008448 <_fwalk_sglue+0x10>

08008474 <__sread>:
 8008474:	b510      	push	{r4, lr}
 8008476:	460c      	mov	r4, r1
 8008478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800847c:	f000 f868 	bl	8008550 <_read_r>
 8008480:	2800      	cmp	r0, #0
 8008482:	bfab      	itete	ge
 8008484:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008486:	89a3      	ldrhlt	r3, [r4, #12]
 8008488:	181b      	addge	r3, r3, r0
 800848a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800848e:	bfac      	ite	ge
 8008490:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008492:	81a3      	strhlt	r3, [r4, #12]
 8008494:	bd10      	pop	{r4, pc}

08008496 <__swrite>:
 8008496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800849a:	461f      	mov	r7, r3
 800849c:	898b      	ldrh	r3, [r1, #12]
 800849e:	05db      	lsls	r3, r3, #23
 80084a0:	4605      	mov	r5, r0
 80084a2:	460c      	mov	r4, r1
 80084a4:	4616      	mov	r6, r2
 80084a6:	d505      	bpl.n	80084b4 <__swrite+0x1e>
 80084a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ac:	2302      	movs	r3, #2
 80084ae:	2200      	movs	r2, #0
 80084b0:	f000 f83c 	bl	800852c <_lseek_r>
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084be:	81a3      	strh	r3, [r4, #12]
 80084c0:	4632      	mov	r2, r6
 80084c2:	463b      	mov	r3, r7
 80084c4:	4628      	mov	r0, r5
 80084c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084ca:	f000 b853 	b.w	8008574 <_write_r>

080084ce <__sseek>:
 80084ce:	b510      	push	{r4, lr}
 80084d0:	460c      	mov	r4, r1
 80084d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084d6:	f000 f829 	bl	800852c <_lseek_r>
 80084da:	1c43      	adds	r3, r0, #1
 80084dc:	89a3      	ldrh	r3, [r4, #12]
 80084de:	bf15      	itete	ne
 80084e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084ea:	81a3      	strheq	r3, [r4, #12]
 80084ec:	bf18      	it	ne
 80084ee:	81a3      	strhne	r3, [r4, #12]
 80084f0:	bd10      	pop	{r4, pc}

080084f2 <__sclose>:
 80084f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084f6:	f000 b809 	b.w	800850c <_close_r>

080084fa <memset>:
 80084fa:	4402      	add	r2, r0
 80084fc:	4603      	mov	r3, r0
 80084fe:	4293      	cmp	r3, r2
 8008500:	d100      	bne.n	8008504 <memset+0xa>
 8008502:	4770      	bx	lr
 8008504:	f803 1b01 	strb.w	r1, [r3], #1
 8008508:	e7f9      	b.n	80084fe <memset+0x4>
	...

0800850c <_close_r>:
 800850c:	b538      	push	{r3, r4, r5, lr}
 800850e:	4d06      	ldr	r5, [pc, #24]	@ (8008528 <_close_r+0x1c>)
 8008510:	2300      	movs	r3, #0
 8008512:	4604      	mov	r4, r0
 8008514:	4608      	mov	r0, r1
 8008516:	602b      	str	r3, [r5, #0]
 8008518:	f7fb fd58 	bl	8003fcc <_close>
 800851c:	1c43      	adds	r3, r0, #1
 800851e:	d102      	bne.n	8008526 <_close_r+0x1a>
 8008520:	682b      	ldr	r3, [r5, #0]
 8008522:	b103      	cbz	r3, 8008526 <_close_r+0x1a>
 8008524:	6023      	str	r3, [r4, #0]
 8008526:	bd38      	pop	{r3, r4, r5, pc}
 8008528:	20004df4 	.word	0x20004df4

0800852c <_lseek_r>:
 800852c:	b538      	push	{r3, r4, r5, lr}
 800852e:	4d07      	ldr	r5, [pc, #28]	@ (800854c <_lseek_r+0x20>)
 8008530:	4604      	mov	r4, r0
 8008532:	4608      	mov	r0, r1
 8008534:	4611      	mov	r1, r2
 8008536:	2200      	movs	r2, #0
 8008538:	602a      	str	r2, [r5, #0]
 800853a:	461a      	mov	r2, r3
 800853c:	f7fb fd6d 	bl	800401a <_lseek>
 8008540:	1c43      	adds	r3, r0, #1
 8008542:	d102      	bne.n	800854a <_lseek_r+0x1e>
 8008544:	682b      	ldr	r3, [r5, #0]
 8008546:	b103      	cbz	r3, 800854a <_lseek_r+0x1e>
 8008548:	6023      	str	r3, [r4, #0]
 800854a:	bd38      	pop	{r3, r4, r5, pc}
 800854c:	20004df4 	.word	0x20004df4

08008550 <_read_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4d07      	ldr	r5, [pc, #28]	@ (8008570 <_read_r+0x20>)
 8008554:	4604      	mov	r4, r0
 8008556:	4608      	mov	r0, r1
 8008558:	4611      	mov	r1, r2
 800855a:	2200      	movs	r2, #0
 800855c:	602a      	str	r2, [r5, #0]
 800855e:	461a      	mov	r2, r3
 8008560:	f7fb fcfb 	bl	8003f5a <_read>
 8008564:	1c43      	adds	r3, r0, #1
 8008566:	d102      	bne.n	800856e <_read_r+0x1e>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	b103      	cbz	r3, 800856e <_read_r+0x1e>
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	bd38      	pop	{r3, r4, r5, pc}
 8008570:	20004df4 	.word	0x20004df4

08008574 <_write_r>:
 8008574:	b538      	push	{r3, r4, r5, lr}
 8008576:	4d07      	ldr	r5, [pc, #28]	@ (8008594 <_write_r+0x20>)
 8008578:	4604      	mov	r4, r0
 800857a:	4608      	mov	r0, r1
 800857c:	4611      	mov	r1, r2
 800857e:	2200      	movs	r2, #0
 8008580:	602a      	str	r2, [r5, #0]
 8008582:	461a      	mov	r2, r3
 8008584:	f7fb fd06 	bl	8003f94 <_write>
 8008588:	1c43      	adds	r3, r0, #1
 800858a:	d102      	bne.n	8008592 <_write_r+0x1e>
 800858c:	682b      	ldr	r3, [r5, #0]
 800858e:	b103      	cbz	r3, 8008592 <_write_r+0x1e>
 8008590:	6023      	str	r3, [r4, #0]
 8008592:	bd38      	pop	{r3, r4, r5, pc}
 8008594:	20004df4 	.word	0x20004df4

08008598 <__errno>:
 8008598:	4b01      	ldr	r3, [pc, #4]	@ (80085a0 <__errno+0x8>)
 800859a:	6818      	ldr	r0, [r3, #0]
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop
 80085a0:	20000024 	.word	0x20000024

080085a4 <__libc_init_array>:
 80085a4:	b570      	push	{r4, r5, r6, lr}
 80085a6:	4d0d      	ldr	r5, [pc, #52]	@ (80085dc <__libc_init_array+0x38>)
 80085a8:	4c0d      	ldr	r4, [pc, #52]	@ (80085e0 <__libc_init_array+0x3c>)
 80085aa:	1b64      	subs	r4, r4, r5
 80085ac:	10a4      	asrs	r4, r4, #2
 80085ae:	2600      	movs	r6, #0
 80085b0:	42a6      	cmp	r6, r4
 80085b2:	d109      	bne.n	80085c8 <__libc_init_array+0x24>
 80085b4:	4d0b      	ldr	r5, [pc, #44]	@ (80085e4 <__libc_init_array+0x40>)
 80085b6:	4c0c      	ldr	r4, [pc, #48]	@ (80085e8 <__libc_init_array+0x44>)
 80085b8:	f001 fdc2 	bl	800a140 <_init>
 80085bc:	1b64      	subs	r4, r4, r5
 80085be:	10a4      	asrs	r4, r4, #2
 80085c0:	2600      	movs	r6, #0
 80085c2:	42a6      	cmp	r6, r4
 80085c4:	d105      	bne.n	80085d2 <__libc_init_array+0x2e>
 80085c6:	bd70      	pop	{r4, r5, r6, pc}
 80085c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80085cc:	4798      	blx	r3
 80085ce:	3601      	adds	r6, #1
 80085d0:	e7ee      	b.n	80085b0 <__libc_init_array+0xc>
 80085d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80085d6:	4798      	blx	r3
 80085d8:	3601      	adds	r6, #1
 80085da:	e7f2      	b.n	80085c2 <__libc_init_array+0x1e>
 80085dc:	0800a8b0 	.word	0x0800a8b0
 80085e0:	0800a8b0 	.word	0x0800a8b0
 80085e4:	0800a8b0 	.word	0x0800a8b0
 80085e8:	0800a8b4 	.word	0x0800a8b4

080085ec <__retarget_lock_init_recursive>:
 80085ec:	4770      	bx	lr

080085ee <__retarget_lock_acquire_recursive>:
 80085ee:	4770      	bx	lr

080085f0 <__retarget_lock_release_recursive>:
 80085f0:	4770      	bx	lr
	...

080085f4 <__assert_func>:
 80085f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085f6:	4614      	mov	r4, r2
 80085f8:	461a      	mov	r2, r3
 80085fa:	4b09      	ldr	r3, [pc, #36]	@ (8008620 <__assert_func+0x2c>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4605      	mov	r5, r0
 8008600:	68d8      	ldr	r0, [r3, #12]
 8008602:	b14c      	cbz	r4, 8008618 <__assert_func+0x24>
 8008604:	4b07      	ldr	r3, [pc, #28]	@ (8008624 <__assert_func+0x30>)
 8008606:	9100      	str	r1, [sp, #0]
 8008608:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800860c:	4906      	ldr	r1, [pc, #24]	@ (8008628 <__assert_func+0x34>)
 800860e:	462b      	mov	r3, r5
 8008610:	f000 f9ba 	bl	8008988 <fiprintf>
 8008614:	f000 f9da 	bl	80089cc <abort>
 8008618:	4b04      	ldr	r3, [pc, #16]	@ (800862c <__assert_func+0x38>)
 800861a:	461c      	mov	r4, r3
 800861c:	e7f3      	b.n	8008606 <__assert_func+0x12>
 800861e:	bf00      	nop
 8008620:	20000024 	.word	0x20000024
 8008624:	0800a7f7 	.word	0x0800a7f7
 8008628:	0800a804 	.word	0x0800a804
 800862c:	0800a832 	.word	0x0800a832

08008630 <_free_r>:
 8008630:	b538      	push	{r3, r4, r5, lr}
 8008632:	4605      	mov	r5, r0
 8008634:	2900      	cmp	r1, #0
 8008636:	d041      	beq.n	80086bc <_free_r+0x8c>
 8008638:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800863c:	1f0c      	subs	r4, r1, #4
 800863e:	2b00      	cmp	r3, #0
 8008640:	bfb8      	it	lt
 8008642:	18e4      	addlt	r4, r4, r3
 8008644:	f000 f8e8 	bl	8008818 <__malloc_lock>
 8008648:	4a1d      	ldr	r2, [pc, #116]	@ (80086c0 <_free_r+0x90>)
 800864a:	6813      	ldr	r3, [r2, #0]
 800864c:	b933      	cbnz	r3, 800865c <_free_r+0x2c>
 800864e:	6063      	str	r3, [r4, #4]
 8008650:	6014      	str	r4, [r2, #0]
 8008652:	4628      	mov	r0, r5
 8008654:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008658:	f000 b8e4 	b.w	8008824 <__malloc_unlock>
 800865c:	42a3      	cmp	r3, r4
 800865e:	d908      	bls.n	8008672 <_free_r+0x42>
 8008660:	6820      	ldr	r0, [r4, #0]
 8008662:	1821      	adds	r1, r4, r0
 8008664:	428b      	cmp	r3, r1
 8008666:	bf01      	itttt	eq
 8008668:	6819      	ldreq	r1, [r3, #0]
 800866a:	685b      	ldreq	r3, [r3, #4]
 800866c:	1809      	addeq	r1, r1, r0
 800866e:	6021      	streq	r1, [r4, #0]
 8008670:	e7ed      	b.n	800864e <_free_r+0x1e>
 8008672:	461a      	mov	r2, r3
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	b10b      	cbz	r3, 800867c <_free_r+0x4c>
 8008678:	42a3      	cmp	r3, r4
 800867a:	d9fa      	bls.n	8008672 <_free_r+0x42>
 800867c:	6811      	ldr	r1, [r2, #0]
 800867e:	1850      	adds	r0, r2, r1
 8008680:	42a0      	cmp	r0, r4
 8008682:	d10b      	bne.n	800869c <_free_r+0x6c>
 8008684:	6820      	ldr	r0, [r4, #0]
 8008686:	4401      	add	r1, r0
 8008688:	1850      	adds	r0, r2, r1
 800868a:	4283      	cmp	r3, r0
 800868c:	6011      	str	r1, [r2, #0]
 800868e:	d1e0      	bne.n	8008652 <_free_r+0x22>
 8008690:	6818      	ldr	r0, [r3, #0]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	6053      	str	r3, [r2, #4]
 8008696:	4408      	add	r0, r1
 8008698:	6010      	str	r0, [r2, #0]
 800869a:	e7da      	b.n	8008652 <_free_r+0x22>
 800869c:	d902      	bls.n	80086a4 <_free_r+0x74>
 800869e:	230c      	movs	r3, #12
 80086a0:	602b      	str	r3, [r5, #0]
 80086a2:	e7d6      	b.n	8008652 <_free_r+0x22>
 80086a4:	6820      	ldr	r0, [r4, #0]
 80086a6:	1821      	adds	r1, r4, r0
 80086a8:	428b      	cmp	r3, r1
 80086aa:	bf04      	itt	eq
 80086ac:	6819      	ldreq	r1, [r3, #0]
 80086ae:	685b      	ldreq	r3, [r3, #4]
 80086b0:	6063      	str	r3, [r4, #4]
 80086b2:	bf04      	itt	eq
 80086b4:	1809      	addeq	r1, r1, r0
 80086b6:	6021      	streq	r1, [r4, #0]
 80086b8:	6054      	str	r4, [r2, #4]
 80086ba:	e7ca      	b.n	8008652 <_free_r+0x22>
 80086bc:	bd38      	pop	{r3, r4, r5, pc}
 80086be:	bf00      	nop
 80086c0:	20004e00 	.word	0x20004e00

080086c4 <malloc>:
 80086c4:	4b02      	ldr	r3, [pc, #8]	@ (80086d0 <malloc+0xc>)
 80086c6:	4601      	mov	r1, r0
 80086c8:	6818      	ldr	r0, [r3, #0]
 80086ca:	f000 b825 	b.w	8008718 <_malloc_r>
 80086ce:	bf00      	nop
 80086d0:	20000024 	.word	0x20000024

080086d4 <sbrk_aligned>:
 80086d4:	b570      	push	{r4, r5, r6, lr}
 80086d6:	4e0f      	ldr	r6, [pc, #60]	@ (8008714 <sbrk_aligned+0x40>)
 80086d8:	460c      	mov	r4, r1
 80086da:	6831      	ldr	r1, [r6, #0]
 80086dc:	4605      	mov	r5, r0
 80086de:	b911      	cbnz	r1, 80086e6 <sbrk_aligned+0x12>
 80086e0:	f000 f964 	bl	80089ac <_sbrk_r>
 80086e4:	6030      	str	r0, [r6, #0]
 80086e6:	4621      	mov	r1, r4
 80086e8:	4628      	mov	r0, r5
 80086ea:	f000 f95f 	bl	80089ac <_sbrk_r>
 80086ee:	1c43      	adds	r3, r0, #1
 80086f0:	d103      	bne.n	80086fa <sbrk_aligned+0x26>
 80086f2:	f04f 34ff 	mov.w	r4, #4294967295
 80086f6:	4620      	mov	r0, r4
 80086f8:	bd70      	pop	{r4, r5, r6, pc}
 80086fa:	1cc4      	adds	r4, r0, #3
 80086fc:	f024 0403 	bic.w	r4, r4, #3
 8008700:	42a0      	cmp	r0, r4
 8008702:	d0f8      	beq.n	80086f6 <sbrk_aligned+0x22>
 8008704:	1a21      	subs	r1, r4, r0
 8008706:	4628      	mov	r0, r5
 8008708:	f000 f950 	bl	80089ac <_sbrk_r>
 800870c:	3001      	adds	r0, #1
 800870e:	d1f2      	bne.n	80086f6 <sbrk_aligned+0x22>
 8008710:	e7ef      	b.n	80086f2 <sbrk_aligned+0x1e>
 8008712:	bf00      	nop
 8008714:	20004dfc 	.word	0x20004dfc

08008718 <_malloc_r>:
 8008718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800871c:	1ccd      	adds	r5, r1, #3
 800871e:	f025 0503 	bic.w	r5, r5, #3
 8008722:	3508      	adds	r5, #8
 8008724:	2d0c      	cmp	r5, #12
 8008726:	bf38      	it	cc
 8008728:	250c      	movcc	r5, #12
 800872a:	2d00      	cmp	r5, #0
 800872c:	4606      	mov	r6, r0
 800872e:	db01      	blt.n	8008734 <_malloc_r+0x1c>
 8008730:	42a9      	cmp	r1, r5
 8008732:	d904      	bls.n	800873e <_malloc_r+0x26>
 8008734:	230c      	movs	r3, #12
 8008736:	6033      	str	r3, [r6, #0]
 8008738:	2000      	movs	r0, #0
 800873a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800873e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008814 <_malloc_r+0xfc>
 8008742:	f000 f869 	bl	8008818 <__malloc_lock>
 8008746:	f8d8 3000 	ldr.w	r3, [r8]
 800874a:	461c      	mov	r4, r3
 800874c:	bb44      	cbnz	r4, 80087a0 <_malloc_r+0x88>
 800874e:	4629      	mov	r1, r5
 8008750:	4630      	mov	r0, r6
 8008752:	f7ff ffbf 	bl	80086d4 <sbrk_aligned>
 8008756:	1c43      	adds	r3, r0, #1
 8008758:	4604      	mov	r4, r0
 800875a:	d158      	bne.n	800880e <_malloc_r+0xf6>
 800875c:	f8d8 4000 	ldr.w	r4, [r8]
 8008760:	4627      	mov	r7, r4
 8008762:	2f00      	cmp	r7, #0
 8008764:	d143      	bne.n	80087ee <_malloc_r+0xd6>
 8008766:	2c00      	cmp	r4, #0
 8008768:	d04b      	beq.n	8008802 <_malloc_r+0xea>
 800876a:	6823      	ldr	r3, [r4, #0]
 800876c:	4639      	mov	r1, r7
 800876e:	4630      	mov	r0, r6
 8008770:	eb04 0903 	add.w	r9, r4, r3
 8008774:	f000 f91a 	bl	80089ac <_sbrk_r>
 8008778:	4581      	cmp	r9, r0
 800877a:	d142      	bne.n	8008802 <_malloc_r+0xea>
 800877c:	6821      	ldr	r1, [r4, #0]
 800877e:	1a6d      	subs	r5, r5, r1
 8008780:	4629      	mov	r1, r5
 8008782:	4630      	mov	r0, r6
 8008784:	f7ff ffa6 	bl	80086d4 <sbrk_aligned>
 8008788:	3001      	adds	r0, #1
 800878a:	d03a      	beq.n	8008802 <_malloc_r+0xea>
 800878c:	6823      	ldr	r3, [r4, #0]
 800878e:	442b      	add	r3, r5
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	f8d8 3000 	ldr.w	r3, [r8]
 8008796:	685a      	ldr	r2, [r3, #4]
 8008798:	bb62      	cbnz	r2, 80087f4 <_malloc_r+0xdc>
 800879a:	f8c8 7000 	str.w	r7, [r8]
 800879e:	e00f      	b.n	80087c0 <_malloc_r+0xa8>
 80087a0:	6822      	ldr	r2, [r4, #0]
 80087a2:	1b52      	subs	r2, r2, r5
 80087a4:	d420      	bmi.n	80087e8 <_malloc_r+0xd0>
 80087a6:	2a0b      	cmp	r2, #11
 80087a8:	d917      	bls.n	80087da <_malloc_r+0xc2>
 80087aa:	1961      	adds	r1, r4, r5
 80087ac:	42a3      	cmp	r3, r4
 80087ae:	6025      	str	r5, [r4, #0]
 80087b0:	bf18      	it	ne
 80087b2:	6059      	strne	r1, [r3, #4]
 80087b4:	6863      	ldr	r3, [r4, #4]
 80087b6:	bf08      	it	eq
 80087b8:	f8c8 1000 	streq.w	r1, [r8]
 80087bc:	5162      	str	r2, [r4, r5]
 80087be:	604b      	str	r3, [r1, #4]
 80087c0:	4630      	mov	r0, r6
 80087c2:	f000 f82f 	bl	8008824 <__malloc_unlock>
 80087c6:	f104 000b 	add.w	r0, r4, #11
 80087ca:	1d23      	adds	r3, r4, #4
 80087cc:	f020 0007 	bic.w	r0, r0, #7
 80087d0:	1ac2      	subs	r2, r0, r3
 80087d2:	bf1c      	itt	ne
 80087d4:	1a1b      	subne	r3, r3, r0
 80087d6:	50a3      	strne	r3, [r4, r2]
 80087d8:	e7af      	b.n	800873a <_malloc_r+0x22>
 80087da:	6862      	ldr	r2, [r4, #4]
 80087dc:	42a3      	cmp	r3, r4
 80087de:	bf0c      	ite	eq
 80087e0:	f8c8 2000 	streq.w	r2, [r8]
 80087e4:	605a      	strne	r2, [r3, #4]
 80087e6:	e7eb      	b.n	80087c0 <_malloc_r+0xa8>
 80087e8:	4623      	mov	r3, r4
 80087ea:	6864      	ldr	r4, [r4, #4]
 80087ec:	e7ae      	b.n	800874c <_malloc_r+0x34>
 80087ee:	463c      	mov	r4, r7
 80087f0:	687f      	ldr	r7, [r7, #4]
 80087f2:	e7b6      	b.n	8008762 <_malloc_r+0x4a>
 80087f4:	461a      	mov	r2, r3
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	42a3      	cmp	r3, r4
 80087fa:	d1fb      	bne.n	80087f4 <_malloc_r+0xdc>
 80087fc:	2300      	movs	r3, #0
 80087fe:	6053      	str	r3, [r2, #4]
 8008800:	e7de      	b.n	80087c0 <_malloc_r+0xa8>
 8008802:	230c      	movs	r3, #12
 8008804:	6033      	str	r3, [r6, #0]
 8008806:	4630      	mov	r0, r6
 8008808:	f000 f80c 	bl	8008824 <__malloc_unlock>
 800880c:	e794      	b.n	8008738 <_malloc_r+0x20>
 800880e:	6005      	str	r5, [r0, #0]
 8008810:	e7d6      	b.n	80087c0 <_malloc_r+0xa8>
 8008812:	bf00      	nop
 8008814:	20004e00 	.word	0x20004e00

08008818 <__malloc_lock>:
 8008818:	4801      	ldr	r0, [pc, #4]	@ (8008820 <__malloc_lock+0x8>)
 800881a:	f7ff bee8 	b.w	80085ee <__retarget_lock_acquire_recursive>
 800881e:	bf00      	nop
 8008820:	20004df8 	.word	0x20004df8

08008824 <__malloc_unlock>:
 8008824:	4801      	ldr	r0, [pc, #4]	@ (800882c <__malloc_unlock+0x8>)
 8008826:	f7ff bee3 	b.w	80085f0 <__retarget_lock_release_recursive>
 800882a:	bf00      	nop
 800882c:	20004df8 	.word	0x20004df8

08008830 <__sflush_r>:
 8008830:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008838:	0716      	lsls	r6, r2, #28
 800883a:	4605      	mov	r5, r0
 800883c:	460c      	mov	r4, r1
 800883e:	d454      	bmi.n	80088ea <__sflush_r+0xba>
 8008840:	684b      	ldr	r3, [r1, #4]
 8008842:	2b00      	cmp	r3, #0
 8008844:	dc02      	bgt.n	800884c <__sflush_r+0x1c>
 8008846:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008848:	2b00      	cmp	r3, #0
 800884a:	dd48      	ble.n	80088de <__sflush_r+0xae>
 800884c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800884e:	2e00      	cmp	r6, #0
 8008850:	d045      	beq.n	80088de <__sflush_r+0xae>
 8008852:	2300      	movs	r3, #0
 8008854:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008858:	682f      	ldr	r7, [r5, #0]
 800885a:	6a21      	ldr	r1, [r4, #32]
 800885c:	602b      	str	r3, [r5, #0]
 800885e:	d030      	beq.n	80088c2 <__sflush_r+0x92>
 8008860:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008862:	89a3      	ldrh	r3, [r4, #12]
 8008864:	0759      	lsls	r1, r3, #29
 8008866:	d505      	bpl.n	8008874 <__sflush_r+0x44>
 8008868:	6863      	ldr	r3, [r4, #4]
 800886a:	1ad2      	subs	r2, r2, r3
 800886c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800886e:	b10b      	cbz	r3, 8008874 <__sflush_r+0x44>
 8008870:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008872:	1ad2      	subs	r2, r2, r3
 8008874:	2300      	movs	r3, #0
 8008876:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008878:	6a21      	ldr	r1, [r4, #32]
 800887a:	4628      	mov	r0, r5
 800887c:	47b0      	blx	r6
 800887e:	1c43      	adds	r3, r0, #1
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	d106      	bne.n	8008892 <__sflush_r+0x62>
 8008884:	6829      	ldr	r1, [r5, #0]
 8008886:	291d      	cmp	r1, #29
 8008888:	d82b      	bhi.n	80088e2 <__sflush_r+0xb2>
 800888a:	4a2a      	ldr	r2, [pc, #168]	@ (8008934 <__sflush_r+0x104>)
 800888c:	40ca      	lsrs	r2, r1
 800888e:	07d6      	lsls	r6, r2, #31
 8008890:	d527      	bpl.n	80088e2 <__sflush_r+0xb2>
 8008892:	2200      	movs	r2, #0
 8008894:	6062      	str	r2, [r4, #4]
 8008896:	04d9      	lsls	r1, r3, #19
 8008898:	6922      	ldr	r2, [r4, #16]
 800889a:	6022      	str	r2, [r4, #0]
 800889c:	d504      	bpl.n	80088a8 <__sflush_r+0x78>
 800889e:	1c42      	adds	r2, r0, #1
 80088a0:	d101      	bne.n	80088a6 <__sflush_r+0x76>
 80088a2:	682b      	ldr	r3, [r5, #0]
 80088a4:	b903      	cbnz	r3, 80088a8 <__sflush_r+0x78>
 80088a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80088a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088aa:	602f      	str	r7, [r5, #0]
 80088ac:	b1b9      	cbz	r1, 80088de <__sflush_r+0xae>
 80088ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088b2:	4299      	cmp	r1, r3
 80088b4:	d002      	beq.n	80088bc <__sflush_r+0x8c>
 80088b6:	4628      	mov	r0, r5
 80088b8:	f7ff feba 	bl	8008630 <_free_r>
 80088bc:	2300      	movs	r3, #0
 80088be:	6363      	str	r3, [r4, #52]	@ 0x34
 80088c0:	e00d      	b.n	80088de <__sflush_r+0xae>
 80088c2:	2301      	movs	r3, #1
 80088c4:	4628      	mov	r0, r5
 80088c6:	47b0      	blx	r6
 80088c8:	4602      	mov	r2, r0
 80088ca:	1c50      	adds	r0, r2, #1
 80088cc:	d1c9      	bne.n	8008862 <__sflush_r+0x32>
 80088ce:	682b      	ldr	r3, [r5, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d0c6      	beq.n	8008862 <__sflush_r+0x32>
 80088d4:	2b1d      	cmp	r3, #29
 80088d6:	d001      	beq.n	80088dc <__sflush_r+0xac>
 80088d8:	2b16      	cmp	r3, #22
 80088da:	d11e      	bne.n	800891a <__sflush_r+0xea>
 80088dc:	602f      	str	r7, [r5, #0]
 80088de:	2000      	movs	r0, #0
 80088e0:	e022      	b.n	8008928 <__sflush_r+0xf8>
 80088e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088e6:	b21b      	sxth	r3, r3
 80088e8:	e01b      	b.n	8008922 <__sflush_r+0xf2>
 80088ea:	690f      	ldr	r7, [r1, #16]
 80088ec:	2f00      	cmp	r7, #0
 80088ee:	d0f6      	beq.n	80088de <__sflush_r+0xae>
 80088f0:	0793      	lsls	r3, r2, #30
 80088f2:	680e      	ldr	r6, [r1, #0]
 80088f4:	bf08      	it	eq
 80088f6:	694b      	ldreq	r3, [r1, #20]
 80088f8:	600f      	str	r7, [r1, #0]
 80088fa:	bf18      	it	ne
 80088fc:	2300      	movne	r3, #0
 80088fe:	eba6 0807 	sub.w	r8, r6, r7
 8008902:	608b      	str	r3, [r1, #8]
 8008904:	f1b8 0f00 	cmp.w	r8, #0
 8008908:	dde9      	ble.n	80088de <__sflush_r+0xae>
 800890a:	6a21      	ldr	r1, [r4, #32]
 800890c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800890e:	4643      	mov	r3, r8
 8008910:	463a      	mov	r2, r7
 8008912:	4628      	mov	r0, r5
 8008914:	47b0      	blx	r6
 8008916:	2800      	cmp	r0, #0
 8008918:	dc08      	bgt.n	800892c <__sflush_r+0xfc>
 800891a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800891e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008922:	81a3      	strh	r3, [r4, #12]
 8008924:	f04f 30ff 	mov.w	r0, #4294967295
 8008928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800892c:	4407      	add	r7, r0
 800892e:	eba8 0800 	sub.w	r8, r8, r0
 8008932:	e7e7      	b.n	8008904 <__sflush_r+0xd4>
 8008934:	20400001 	.word	0x20400001

08008938 <_fflush_r>:
 8008938:	b538      	push	{r3, r4, r5, lr}
 800893a:	690b      	ldr	r3, [r1, #16]
 800893c:	4605      	mov	r5, r0
 800893e:	460c      	mov	r4, r1
 8008940:	b913      	cbnz	r3, 8008948 <_fflush_r+0x10>
 8008942:	2500      	movs	r5, #0
 8008944:	4628      	mov	r0, r5
 8008946:	bd38      	pop	{r3, r4, r5, pc}
 8008948:	b118      	cbz	r0, 8008952 <_fflush_r+0x1a>
 800894a:	6a03      	ldr	r3, [r0, #32]
 800894c:	b90b      	cbnz	r3, 8008952 <_fflush_r+0x1a>
 800894e:	f7ff fd5b 	bl	8008408 <__sinit>
 8008952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d0f3      	beq.n	8008942 <_fflush_r+0xa>
 800895a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800895c:	07d0      	lsls	r0, r2, #31
 800895e:	d404      	bmi.n	800896a <_fflush_r+0x32>
 8008960:	0599      	lsls	r1, r3, #22
 8008962:	d402      	bmi.n	800896a <_fflush_r+0x32>
 8008964:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008966:	f7ff fe42 	bl	80085ee <__retarget_lock_acquire_recursive>
 800896a:	4628      	mov	r0, r5
 800896c:	4621      	mov	r1, r4
 800896e:	f7ff ff5f 	bl	8008830 <__sflush_r>
 8008972:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008974:	07da      	lsls	r2, r3, #31
 8008976:	4605      	mov	r5, r0
 8008978:	d4e4      	bmi.n	8008944 <_fflush_r+0xc>
 800897a:	89a3      	ldrh	r3, [r4, #12]
 800897c:	059b      	lsls	r3, r3, #22
 800897e:	d4e1      	bmi.n	8008944 <_fflush_r+0xc>
 8008980:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008982:	f7ff fe35 	bl	80085f0 <__retarget_lock_release_recursive>
 8008986:	e7dd      	b.n	8008944 <_fflush_r+0xc>

08008988 <fiprintf>:
 8008988:	b40e      	push	{r1, r2, r3}
 800898a:	b503      	push	{r0, r1, lr}
 800898c:	4601      	mov	r1, r0
 800898e:	ab03      	add	r3, sp, #12
 8008990:	4805      	ldr	r0, [pc, #20]	@ (80089a8 <fiprintf+0x20>)
 8008992:	f853 2b04 	ldr.w	r2, [r3], #4
 8008996:	6800      	ldr	r0, [r0, #0]
 8008998:	9301      	str	r3, [sp, #4]
 800899a:	f000 f847 	bl	8008a2c <_vfiprintf_r>
 800899e:	b002      	add	sp, #8
 80089a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80089a4:	b003      	add	sp, #12
 80089a6:	4770      	bx	lr
 80089a8:	20000024 	.word	0x20000024

080089ac <_sbrk_r>:
 80089ac:	b538      	push	{r3, r4, r5, lr}
 80089ae:	4d06      	ldr	r5, [pc, #24]	@ (80089c8 <_sbrk_r+0x1c>)
 80089b0:	2300      	movs	r3, #0
 80089b2:	4604      	mov	r4, r0
 80089b4:	4608      	mov	r0, r1
 80089b6:	602b      	str	r3, [r5, #0]
 80089b8:	f7fb fb3c 	bl	8004034 <_sbrk>
 80089bc:	1c43      	adds	r3, r0, #1
 80089be:	d102      	bne.n	80089c6 <_sbrk_r+0x1a>
 80089c0:	682b      	ldr	r3, [r5, #0]
 80089c2:	b103      	cbz	r3, 80089c6 <_sbrk_r+0x1a>
 80089c4:	6023      	str	r3, [r4, #0]
 80089c6:	bd38      	pop	{r3, r4, r5, pc}
 80089c8:	20004df4 	.word	0x20004df4

080089cc <abort>:
 80089cc:	b508      	push	{r3, lr}
 80089ce:	2006      	movs	r0, #6
 80089d0:	f000 fb8c 	bl	80090ec <raise>
 80089d4:	2001      	movs	r0, #1
 80089d6:	f7fb fab5 	bl	8003f44 <_exit>

080089da <__sfputc_r>:
 80089da:	6893      	ldr	r3, [r2, #8]
 80089dc:	3b01      	subs	r3, #1
 80089de:	2b00      	cmp	r3, #0
 80089e0:	b410      	push	{r4}
 80089e2:	6093      	str	r3, [r2, #8]
 80089e4:	da08      	bge.n	80089f8 <__sfputc_r+0x1e>
 80089e6:	6994      	ldr	r4, [r2, #24]
 80089e8:	42a3      	cmp	r3, r4
 80089ea:	db01      	blt.n	80089f0 <__sfputc_r+0x16>
 80089ec:	290a      	cmp	r1, #10
 80089ee:	d103      	bne.n	80089f8 <__sfputc_r+0x1e>
 80089f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089f4:	f000 babe 	b.w	8008f74 <__swbuf_r>
 80089f8:	6813      	ldr	r3, [r2, #0]
 80089fa:	1c58      	adds	r0, r3, #1
 80089fc:	6010      	str	r0, [r2, #0]
 80089fe:	7019      	strb	r1, [r3, #0]
 8008a00:	4608      	mov	r0, r1
 8008a02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <__sfputs_r>:
 8008a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a0a:	4606      	mov	r6, r0
 8008a0c:	460f      	mov	r7, r1
 8008a0e:	4614      	mov	r4, r2
 8008a10:	18d5      	adds	r5, r2, r3
 8008a12:	42ac      	cmp	r4, r5
 8008a14:	d101      	bne.n	8008a1a <__sfputs_r+0x12>
 8008a16:	2000      	movs	r0, #0
 8008a18:	e007      	b.n	8008a2a <__sfputs_r+0x22>
 8008a1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a1e:	463a      	mov	r2, r7
 8008a20:	4630      	mov	r0, r6
 8008a22:	f7ff ffda 	bl	80089da <__sfputc_r>
 8008a26:	1c43      	adds	r3, r0, #1
 8008a28:	d1f3      	bne.n	8008a12 <__sfputs_r+0xa>
 8008a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a2c <_vfiprintf_r>:
 8008a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a30:	460d      	mov	r5, r1
 8008a32:	b09d      	sub	sp, #116	@ 0x74
 8008a34:	4614      	mov	r4, r2
 8008a36:	4698      	mov	r8, r3
 8008a38:	4606      	mov	r6, r0
 8008a3a:	b118      	cbz	r0, 8008a44 <_vfiprintf_r+0x18>
 8008a3c:	6a03      	ldr	r3, [r0, #32]
 8008a3e:	b90b      	cbnz	r3, 8008a44 <_vfiprintf_r+0x18>
 8008a40:	f7ff fce2 	bl	8008408 <__sinit>
 8008a44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a46:	07d9      	lsls	r1, r3, #31
 8008a48:	d405      	bmi.n	8008a56 <_vfiprintf_r+0x2a>
 8008a4a:	89ab      	ldrh	r3, [r5, #12]
 8008a4c:	059a      	lsls	r2, r3, #22
 8008a4e:	d402      	bmi.n	8008a56 <_vfiprintf_r+0x2a>
 8008a50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a52:	f7ff fdcc 	bl	80085ee <__retarget_lock_acquire_recursive>
 8008a56:	89ab      	ldrh	r3, [r5, #12]
 8008a58:	071b      	lsls	r3, r3, #28
 8008a5a:	d501      	bpl.n	8008a60 <_vfiprintf_r+0x34>
 8008a5c:	692b      	ldr	r3, [r5, #16]
 8008a5e:	b99b      	cbnz	r3, 8008a88 <_vfiprintf_r+0x5c>
 8008a60:	4629      	mov	r1, r5
 8008a62:	4630      	mov	r0, r6
 8008a64:	f000 fac4 	bl	8008ff0 <__swsetup_r>
 8008a68:	b170      	cbz	r0, 8008a88 <_vfiprintf_r+0x5c>
 8008a6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a6c:	07dc      	lsls	r4, r3, #31
 8008a6e:	d504      	bpl.n	8008a7a <_vfiprintf_r+0x4e>
 8008a70:	f04f 30ff 	mov.w	r0, #4294967295
 8008a74:	b01d      	add	sp, #116	@ 0x74
 8008a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a7a:	89ab      	ldrh	r3, [r5, #12]
 8008a7c:	0598      	lsls	r0, r3, #22
 8008a7e:	d4f7      	bmi.n	8008a70 <_vfiprintf_r+0x44>
 8008a80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a82:	f7ff fdb5 	bl	80085f0 <__retarget_lock_release_recursive>
 8008a86:	e7f3      	b.n	8008a70 <_vfiprintf_r+0x44>
 8008a88:	2300      	movs	r3, #0
 8008a8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a8c:	2320      	movs	r3, #32
 8008a8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a92:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a96:	2330      	movs	r3, #48	@ 0x30
 8008a98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008c48 <_vfiprintf_r+0x21c>
 8008a9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008aa0:	f04f 0901 	mov.w	r9, #1
 8008aa4:	4623      	mov	r3, r4
 8008aa6:	469a      	mov	sl, r3
 8008aa8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008aac:	b10a      	cbz	r2, 8008ab2 <_vfiprintf_r+0x86>
 8008aae:	2a25      	cmp	r2, #37	@ 0x25
 8008ab0:	d1f9      	bne.n	8008aa6 <_vfiprintf_r+0x7a>
 8008ab2:	ebba 0b04 	subs.w	fp, sl, r4
 8008ab6:	d00b      	beq.n	8008ad0 <_vfiprintf_r+0xa4>
 8008ab8:	465b      	mov	r3, fp
 8008aba:	4622      	mov	r2, r4
 8008abc:	4629      	mov	r1, r5
 8008abe:	4630      	mov	r0, r6
 8008ac0:	f7ff ffa2 	bl	8008a08 <__sfputs_r>
 8008ac4:	3001      	adds	r0, #1
 8008ac6:	f000 80a7 	beq.w	8008c18 <_vfiprintf_r+0x1ec>
 8008aca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008acc:	445a      	add	r2, fp
 8008ace:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ad0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	f000 809f 	beq.w	8008c18 <_vfiprintf_r+0x1ec>
 8008ada:	2300      	movs	r3, #0
 8008adc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ae0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ae4:	f10a 0a01 	add.w	sl, sl, #1
 8008ae8:	9304      	str	r3, [sp, #16]
 8008aea:	9307      	str	r3, [sp, #28]
 8008aec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008af0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008af2:	4654      	mov	r4, sl
 8008af4:	2205      	movs	r2, #5
 8008af6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008afa:	4853      	ldr	r0, [pc, #332]	@ (8008c48 <_vfiprintf_r+0x21c>)
 8008afc:	f7f7 fb68 	bl	80001d0 <memchr>
 8008b00:	9a04      	ldr	r2, [sp, #16]
 8008b02:	b9d8      	cbnz	r0, 8008b3c <_vfiprintf_r+0x110>
 8008b04:	06d1      	lsls	r1, r2, #27
 8008b06:	bf44      	itt	mi
 8008b08:	2320      	movmi	r3, #32
 8008b0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b0e:	0713      	lsls	r3, r2, #28
 8008b10:	bf44      	itt	mi
 8008b12:	232b      	movmi	r3, #43	@ 0x2b
 8008b14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b18:	f89a 3000 	ldrb.w	r3, [sl]
 8008b1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b1e:	d015      	beq.n	8008b4c <_vfiprintf_r+0x120>
 8008b20:	9a07      	ldr	r2, [sp, #28]
 8008b22:	4654      	mov	r4, sl
 8008b24:	2000      	movs	r0, #0
 8008b26:	f04f 0c0a 	mov.w	ip, #10
 8008b2a:	4621      	mov	r1, r4
 8008b2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b30:	3b30      	subs	r3, #48	@ 0x30
 8008b32:	2b09      	cmp	r3, #9
 8008b34:	d94b      	bls.n	8008bce <_vfiprintf_r+0x1a2>
 8008b36:	b1b0      	cbz	r0, 8008b66 <_vfiprintf_r+0x13a>
 8008b38:	9207      	str	r2, [sp, #28]
 8008b3a:	e014      	b.n	8008b66 <_vfiprintf_r+0x13a>
 8008b3c:	eba0 0308 	sub.w	r3, r0, r8
 8008b40:	fa09 f303 	lsl.w	r3, r9, r3
 8008b44:	4313      	orrs	r3, r2
 8008b46:	9304      	str	r3, [sp, #16]
 8008b48:	46a2      	mov	sl, r4
 8008b4a:	e7d2      	b.n	8008af2 <_vfiprintf_r+0xc6>
 8008b4c:	9b03      	ldr	r3, [sp, #12]
 8008b4e:	1d19      	adds	r1, r3, #4
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	9103      	str	r1, [sp, #12]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	bfbb      	ittet	lt
 8008b58:	425b      	neglt	r3, r3
 8008b5a:	f042 0202 	orrlt.w	r2, r2, #2
 8008b5e:	9307      	strge	r3, [sp, #28]
 8008b60:	9307      	strlt	r3, [sp, #28]
 8008b62:	bfb8      	it	lt
 8008b64:	9204      	strlt	r2, [sp, #16]
 8008b66:	7823      	ldrb	r3, [r4, #0]
 8008b68:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b6a:	d10a      	bne.n	8008b82 <_vfiprintf_r+0x156>
 8008b6c:	7863      	ldrb	r3, [r4, #1]
 8008b6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b70:	d132      	bne.n	8008bd8 <_vfiprintf_r+0x1ac>
 8008b72:	9b03      	ldr	r3, [sp, #12]
 8008b74:	1d1a      	adds	r2, r3, #4
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	9203      	str	r2, [sp, #12]
 8008b7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b7e:	3402      	adds	r4, #2
 8008b80:	9305      	str	r3, [sp, #20]
 8008b82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008c58 <_vfiprintf_r+0x22c>
 8008b86:	7821      	ldrb	r1, [r4, #0]
 8008b88:	2203      	movs	r2, #3
 8008b8a:	4650      	mov	r0, sl
 8008b8c:	f7f7 fb20 	bl	80001d0 <memchr>
 8008b90:	b138      	cbz	r0, 8008ba2 <_vfiprintf_r+0x176>
 8008b92:	9b04      	ldr	r3, [sp, #16]
 8008b94:	eba0 000a 	sub.w	r0, r0, sl
 8008b98:	2240      	movs	r2, #64	@ 0x40
 8008b9a:	4082      	lsls	r2, r0
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	3401      	adds	r4, #1
 8008ba0:	9304      	str	r3, [sp, #16]
 8008ba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ba6:	4829      	ldr	r0, [pc, #164]	@ (8008c4c <_vfiprintf_r+0x220>)
 8008ba8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008bac:	2206      	movs	r2, #6
 8008bae:	f7f7 fb0f 	bl	80001d0 <memchr>
 8008bb2:	2800      	cmp	r0, #0
 8008bb4:	d03f      	beq.n	8008c36 <_vfiprintf_r+0x20a>
 8008bb6:	4b26      	ldr	r3, [pc, #152]	@ (8008c50 <_vfiprintf_r+0x224>)
 8008bb8:	bb1b      	cbnz	r3, 8008c02 <_vfiprintf_r+0x1d6>
 8008bba:	9b03      	ldr	r3, [sp, #12]
 8008bbc:	3307      	adds	r3, #7
 8008bbe:	f023 0307 	bic.w	r3, r3, #7
 8008bc2:	3308      	adds	r3, #8
 8008bc4:	9303      	str	r3, [sp, #12]
 8008bc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bc8:	443b      	add	r3, r7
 8008bca:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bcc:	e76a      	b.n	8008aa4 <_vfiprintf_r+0x78>
 8008bce:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	2001      	movs	r0, #1
 8008bd6:	e7a8      	b.n	8008b2a <_vfiprintf_r+0xfe>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	3401      	adds	r4, #1
 8008bdc:	9305      	str	r3, [sp, #20]
 8008bde:	4619      	mov	r1, r3
 8008be0:	f04f 0c0a 	mov.w	ip, #10
 8008be4:	4620      	mov	r0, r4
 8008be6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bea:	3a30      	subs	r2, #48	@ 0x30
 8008bec:	2a09      	cmp	r2, #9
 8008bee:	d903      	bls.n	8008bf8 <_vfiprintf_r+0x1cc>
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d0c6      	beq.n	8008b82 <_vfiprintf_r+0x156>
 8008bf4:	9105      	str	r1, [sp, #20]
 8008bf6:	e7c4      	b.n	8008b82 <_vfiprintf_r+0x156>
 8008bf8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bfc:	4604      	mov	r4, r0
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e7f0      	b.n	8008be4 <_vfiprintf_r+0x1b8>
 8008c02:	ab03      	add	r3, sp, #12
 8008c04:	9300      	str	r3, [sp, #0]
 8008c06:	462a      	mov	r2, r5
 8008c08:	4b12      	ldr	r3, [pc, #72]	@ (8008c54 <_vfiprintf_r+0x228>)
 8008c0a:	a904      	add	r1, sp, #16
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f3af 8000 	nop.w
 8008c12:	4607      	mov	r7, r0
 8008c14:	1c78      	adds	r0, r7, #1
 8008c16:	d1d6      	bne.n	8008bc6 <_vfiprintf_r+0x19a>
 8008c18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c1a:	07d9      	lsls	r1, r3, #31
 8008c1c:	d405      	bmi.n	8008c2a <_vfiprintf_r+0x1fe>
 8008c1e:	89ab      	ldrh	r3, [r5, #12]
 8008c20:	059a      	lsls	r2, r3, #22
 8008c22:	d402      	bmi.n	8008c2a <_vfiprintf_r+0x1fe>
 8008c24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c26:	f7ff fce3 	bl	80085f0 <__retarget_lock_release_recursive>
 8008c2a:	89ab      	ldrh	r3, [r5, #12]
 8008c2c:	065b      	lsls	r3, r3, #25
 8008c2e:	f53f af1f 	bmi.w	8008a70 <_vfiprintf_r+0x44>
 8008c32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c34:	e71e      	b.n	8008a74 <_vfiprintf_r+0x48>
 8008c36:	ab03      	add	r3, sp, #12
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	462a      	mov	r2, r5
 8008c3c:	4b05      	ldr	r3, [pc, #20]	@ (8008c54 <_vfiprintf_r+0x228>)
 8008c3e:	a904      	add	r1, sp, #16
 8008c40:	4630      	mov	r0, r6
 8008c42:	f000 f879 	bl	8008d38 <_printf_i>
 8008c46:	e7e4      	b.n	8008c12 <_vfiprintf_r+0x1e6>
 8008c48:	0800a833 	.word	0x0800a833
 8008c4c:	0800a83d 	.word	0x0800a83d
 8008c50:	00000000 	.word	0x00000000
 8008c54:	08008a09 	.word	0x08008a09
 8008c58:	0800a839 	.word	0x0800a839

08008c5c <_printf_common>:
 8008c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c60:	4616      	mov	r6, r2
 8008c62:	4698      	mov	r8, r3
 8008c64:	688a      	ldr	r2, [r1, #8]
 8008c66:	690b      	ldr	r3, [r1, #16]
 8008c68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	bfb8      	it	lt
 8008c70:	4613      	movlt	r3, r2
 8008c72:	6033      	str	r3, [r6, #0]
 8008c74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c78:	4607      	mov	r7, r0
 8008c7a:	460c      	mov	r4, r1
 8008c7c:	b10a      	cbz	r2, 8008c82 <_printf_common+0x26>
 8008c7e:	3301      	adds	r3, #1
 8008c80:	6033      	str	r3, [r6, #0]
 8008c82:	6823      	ldr	r3, [r4, #0]
 8008c84:	0699      	lsls	r1, r3, #26
 8008c86:	bf42      	ittt	mi
 8008c88:	6833      	ldrmi	r3, [r6, #0]
 8008c8a:	3302      	addmi	r3, #2
 8008c8c:	6033      	strmi	r3, [r6, #0]
 8008c8e:	6825      	ldr	r5, [r4, #0]
 8008c90:	f015 0506 	ands.w	r5, r5, #6
 8008c94:	d106      	bne.n	8008ca4 <_printf_common+0x48>
 8008c96:	f104 0a19 	add.w	sl, r4, #25
 8008c9a:	68e3      	ldr	r3, [r4, #12]
 8008c9c:	6832      	ldr	r2, [r6, #0]
 8008c9e:	1a9b      	subs	r3, r3, r2
 8008ca0:	42ab      	cmp	r3, r5
 8008ca2:	dc26      	bgt.n	8008cf2 <_printf_common+0x96>
 8008ca4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ca8:	6822      	ldr	r2, [r4, #0]
 8008caa:	3b00      	subs	r3, #0
 8008cac:	bf18      	it	ne
 8008cae:	2301      	movne	r3, #1
 8008cb0:	0692      	lsls	r2, r2, #26
 8008cb2:	d42b      	bmi.n	8008d0c <_printf_common+0xb0>
 8008cb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008cb8:	4641      	mov	r1, r8
 8008cba:	4638      	mov	r0, r7
 8008cbc:	47c8      	blx	r9
 8008cbe:	3001      	adds	r0, #1
 8008cc0:	d01e      	beq.n	8008d00 <_printf_common+0xa4>
 8008cc2:	6823      	ldr	r3, [r4, #0]
 8008cc4:	6922      	ldr	r2, [r4, #16]
 8008cc6:	f003 0306 	and.w	r3, r3, #6
 8008cca:	2b04      	cmp	r3, #4
 8008ccc:	bf02      	ittt	eq
 8008cce:	68e5      	ldreq	r5, [r4, #12]
 8008cd0:	6833      	ldreq	r3, [r6, #0]
 8008cd2:	1aed      	subeq	r5, r5, r3
 8008cd4:	68a3      	ldr	r3, [r4, #8]
 8008cd6:	bf0c      	ite	eq
 8008cd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008cdc:	2500      	movne	r5, #0
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	bfc4      	itt	gt
 8008ce2:	1a9b      	subgt	r3, r3, r2
 8008ce4:	18ed      	addgt	r5, r5, r3
 8008ce6:	2600      	movs	r6, #0
 8008ce8:	341a      	adds	r4, #26
 8008cea:	42b5      	cmp	r5, r6
 8008cec:	d11a      	bne.n	8008d24 <_printf_common+0xc8>
 8008cee:	2000      	movs	r0, #0
 8008cf0:	e008      	b.n	8008d04 <_printf_common+0xa8>
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	4652      	mov	r2, sl
 8008cf6:	4641      	mov	r1, r8
 8008cf8:	4638      	mov	r0, r7
 8008cfa:	47c8      	blx	r9
 8008cfc:	3001      	adds	r0, #1
 8008cfe:	d103      	bne.n	8008d08 <_printf_common+0xac>
 8008d00:	f04f 30ff 	mov.w	r0, #4294967295
 8008d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d08:	3501      	adds	r5, #1
 8008d0a:	e7c6      	b.n	8008c9a <_printf_common+0x3e>
 8008d0c:	18e1      	adds	r1, r4, r3
 8008d0e:	1c5a      	adds	r2, r3, #1
 8008d10:	2030      	movs	r0, #48	@ 0x30
 8008d12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008d16:	4422      	add	r2, r4
 8008d18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008d1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008d20:	3302      	adds	r3, #2
 8008d22:	e7c7      	b.n	8008cb4 <_printf_common+0x58>
 8008d24:	2301      	movs	r3, #1
 8008d26:	4622      	mov	r2, r4
 8008d28:	4641      	mov	r1, r8
 8008d2a:	4638      	mov	r0, r7
 8008d2c:	47c8      	blx	r9
 8008d2e:	3001      	adds	r0, #1
 8008d30:	d0e6      	beq.n	8008d00 <_printf_common+0xa4>
 8008d32:	3601      	adds	r6, #1
 8008d34:	e7d9      	b.n	8008cea <_printf_common+0x8e>
	...

08008d38 <_printf_i>:
 8008d38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d3c:	7e0f      	ldrb	r7, [r1, #24]
 8008d3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008d40:	2f78      	cmp	r7, #120	@ 0x78
 8008d42:	4691      	mov	r9, r2
 8008d44:	4680      	mov	r8, r0
 8008d46:	460c      	mov	r4, r1
 8008d48:	469a      	mov	sl, r3
 8008d4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008d4e:	d807      	bhi.n	8008d60 <_printf_i+0x28>
 8008d50:	2f62      	cmp	r7, #98	@ 0x62
 8008d52:	d80a      	bhi.n	8008d6a <_printf_i+0x32>
 8008d54:	2f00      	cmp	r7, #0
 8008d56:	f000 80d1 	beq.w	8008efc <_printf_i+0x1c4>
 8008d5a:	2f58      	cmp	r7, #88	@ 0x58
 8008d5c:	f000 80b8 	beq.w	8008ed0 <_printf_i+0x198>
 8008d60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d68:	e03a      	b.n	8008de0 <_printf_i+0xa8>
 8008d6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d6e:	2b15      	cmp	r3, #21
 8008d70:	d8f6      	bhi.n	8008d60 <_printf_i+0x28>
 8008d72:	a101      	add	r1, pc, #4	@ (adr r1, 8008d78 <_printf_i+0x40>)
 8008d74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d78:	08008dd1 	.word	0x08008dd1
 8008d7c:	08008de5 	.word	0x08008de5
 8008d80:	08008d61 	.word	0x08008d61
 8008d84:	08008d61 	.word	0x08008d61
 8008d88:	08008d61 	.word	0x08008d61
 8008d8c:	08008d61 	.word	0x08008d61
 8008d90:	08008de5 	.word	0x08008de5
 8008d94:	08008d61 	.word	0x08008d61
 8008d98:	08008d61 	.word	0x08008d61
 8008d9c:	08008d61 	.word	0x08008d61
 8008da0:	08008d61 	.word	0x08008d61
 8008da4:	08008ee3 	.word	0x08008ee3
 8008da8:	08008e0f 	.word	0x08008e0f
 8008dac:	08008e9d 	.word	0x08008e9d
 8008db0:	08008d61 	.word	0x08008d61
 8008db4:	08008d61 	.word	0x08008d61
 8008db8:	08008f05 	.word	0x08008f05
 8008dbc:	08008d61 	.word	0x08008d61
 8008dc0:	08008e0f 	.word	0x08008e0f
 8008dc4:	08008d61 	.word	0x08008d61
 8008dc8:	08008d61 	.word	0x08008d61
 8008dcc:	08008ea5 	.word	0x08008ea5
 8008dd0:	6833      	ldr	r3, [r6, #0]
 8008dd2:	1d1a      	adds	r2, r3, #4
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	6032      	str	r2, [r6, #0]
 8008dd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ddc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008de0:	2301      	movs	r3, #1
 8008de2:	e09c      	b.n	8008f1e <_printf_i+0x1e6>
 8008de4:	6833      	ldr	r3, [r6, #0]
 8008de6:	6820      	ldr	r0, [r4, #0]
 8008de8:	1d19      	adds	r1, r3, #4
 8008dea:	6031      	str	r1, [r6, #0]
 8008dec:	0606      	lsls	r6, r0, #24
 8008dee:	d501      	bpl.n	8008df4 <_printf_i+0xbc>
 8008df0:	681d      	ldr	r5, [r3, #0]
 8008df2:	e003      	b.n	8008dfc <_printf_i+0xc4>
 8008df4:	0645      	lsls	r5, r0, #25
 8008df6:	d5fb      	bpl.n	8008df0 <_printf_i+0xb8>
 8008df8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008dfc:	2d00      	cmp	r5, #0
 8008dfe:	da03      	bge.n	8008e08 <_printf_i+0xd0>
 8008e00:	232d      	movs	r3, #45	@ 0x2d
 8008e02:	426d      	negs	r5, r5
 8008e04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e08:	4858      	ldr	r0, [pc, #352]	@ (8008f6c <_printf_i+0x234>)
 8008e0a:	230a      	movs	r3, #10
 8008e0c:	e011      	b.n	8008e32 <_printf_i+0xfa>
 8008e0e:	6821      	ldr	r1, [r4, #0]
 8008e10:	6833      	ldr	r3, [r6, #0]
 8008e12:	0608      	lsls	r0, r1, #24
 8008e14:	f853 5b04 	ldr.w	r5, [r3], #4
 8008e18:	d402      	bmi.n	8008e20 <_printf_i+0xe8>
 8008e1a:	0649      	lsls	r1, r1, #25
 8008e1c:	bf48      	it	mi
 8008e1e:	b2ad      	uxthmi	r5, r5
 8008e20:	2f6f      	cmp	r7, #111	@ 0x6f
 8008e22:	4852      	ldr	r0, [pc, #328]	@ (8008f6c <_printf_i+0x234>)
 8008e24:	6033      	str	r3, [r6, #0]
 8008e26:	bf14      	ite	ne
 8008e28:	230a      	movne	r3, #10
 8008e2a:	2308      	moveq	r3, #8
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008e32:	6866      	ldr	r6, [r4, #4]
 8008e34:	60a6      	str	r6, [r4, #8]
 8008e36:	2e00      	cmp	r6, #0
 8008e38:	db05      	blt.n	8008e46 <_printf_i+0x10e>
 8008e3a:	6821      	ldr	r1, [r4, #0]
 8008e3c:	432e      	orrs	r6, r5
 8008e3e:	f021 0104 	bic.w	r1, r1, #4
 8008e42:	6021      	str	r1, [r4, #0]
 8008e44:	d04b      	beq.n	8008ede <_printf_i+0x1a6>
 8008e46:	4616      	mov	r6, r2
 8008e48:	fbb5 f1f3 	udiv	r1, r5, r3
 8008e4c:	fb03 5711 	mls	r7, r3, r1, r5
 8008e50:	5dc7      	ldrb	r7, [r0, r7]
 8008e52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008e56:	462f      	mov	r7, r5
 8008e58:	42bb      	cmp	r3, r7
 8008e5a:	460d      	mov	r5, r1
 8008e5c:	d9f4      	bls.n	8008e48 <_printf_i+0x110>
 8008e5e:	2b08      	cmp	r3, #8
 8008e60:	d10b      	bne.n	8008e7a <_printf_i+0x142>
 8008e62:	6823      	ldr	r3, [r4, #0]
 8008e64:	07df      	lsls	r7, r3, #31
 8008e66:	d508      	bpl.n	8008e7a <_printf_i+0x142>
 8008e68:	6923      	ldr	r3, [r4, #16]
 8008e6a:	6861      	ldr	r1, [r4, #4]
 8008e6c:	4299      	cmp	r1, r3
 8008e6e:	bfde      	ittt	le
 8008e70:	2330      	movle	r3, #48	@ 0x30
 8008e72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008e7a:	1b92      	subs	r2, r2, r6
 8008e7c:	6122      	str	r2, [r4, #16]
 8008e7e:	f8cd a000 	str.w	sl, [sp]
 8008e82:	464b      	mov	r3, r9
 8008e84:	aa03      	add	r2, sp, #12
 8008e86:	4621      	mov	r1, r4
 8008e88:	4640      	mov	r0, r8
 8008e8a:	f7ff fee7 	bl	8008c5c <_printf_common>
 8008e8e:	3001      	adds	r0, #1
 8008e90:	d14a      	bne.n	8008f28 <_printf_i+0x1f0>
 8008e92:	f04f 30ff 	mov.w	r0, #4294967295
 8008e96:	b004      	add	sp, #16
 8008e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	f043 0320 	orr.w	r3, r3, #32
 8008ea2:	6023      	str	r3, [r4, #0]
 8008ea4:	4832      	ldr	r0, [pc, #200]	@ (8008f70 <_printf_i+0x238>)
 8008ea6:	2778      	movs	r7, #120	@ 0x78
 8008ea8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008eac:	6823      	ldr	r3, [r4, #0]
 8008eae:	6831      	ldr	r1, [r6, #0]
 8008eb0:	061f      	lsls	r7, r3, #24
 8008eb2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008eb6:	d402      	bmi.n	8008ebe <_printf_i+0x186>
 8008eb8:	065f      	lsls	r7, r3, #25
 8008eba:	bf48      	it	mi
 8008ebc:	b2ad      	uxthmi	r5, r5
 8008ebe:	6031      	str	r1, [r6, #0]
 8008ec0:	07d9      	lsls	r1, r3, #31
 8008ec2:	bf44      	itt	mi
 8008ec4:	f043 0320 	orrmi.w	r3, r3, #32
 8008ec8:	6023      	strmi	r3, [r4, #0]
 8008eca:	b11d      	cbz	r5, 8008ed4 <_printf_i+0x19c>
 8008ecc:	2310      	movs	r3, #16
 8008ece:	e7ad      	b.n	8008e2c <_printf_i+0xf4>
 8008ed0:	4826      	ldr	r0, [pc, #152]	@ (8008f6c <_printf_i+0x234>)
 8008ed2:	e7e9      	b.n	8008ea8 <_printf_i+0x170>
 8008ed4:	6823      	ldr	r3, [r4, #0]
 8008ed6:	f023 0320 	bic.w	r3, r3, #32
 8008eda:	6023      	str	r3, [r4, #0]
 8008edc:	e7f6      	b.n	8008ecc <_printf_i+0x194>
 8008ede:	4616      	mov	r6, r2
 8008ee0:	e7bd      	b.n	8008e5e <_printf_i+0x126>
 8008ee2:	6833      	ldr	r3, [r6, #0]
 8008ee4:	6825      	ldr	r5, [r4, #0]
 8008ee6:	6961      	ldr	r1, [r4, #20]
 8008ee8:	1d18      	adds	r0, r3, #4
 8008eea:	6030      	str	r0, [r6, #0]
 8008eec:	062e      	lsls	r6, r5, #24
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	d501      	bpl.n	8008ef6 <_printf_i+0x1be>
 8008ef2:	6019      	str	r1, [r3, #0]
 8008ef4:	e002      	b.n	8008efc <_printf_i+0x1c4>
 8008ef6:	0668      	lsls	r0, r5, #25
 8008ef8:	d5fb      	bpl.n	8008ef2 <_printf_i+0x1ba>
 8008efa:	8019      	strh	r1, [r3, #0]
 8008efc:	2300      	movs	r3, #0
 8008efe:	6123      	str	r3, [r4, #16]
 8008f00:	4616      	mov	r6, r2
 8008f02:	e7bc      	b.n	8008e7e <_printf_i+0x146>
 8008f04:	6833      	ldr	r3, [r6, #0]
 8008f06:	1d1a      	adds	r2, r3, #4
 8008f08:	6032      	str	r2, [r6, #0]
 8008f0a:	681e      	ldr	r6, [r3, #0]
 8008f0c:	6862      	ldr	r2, [r4, #4]
 8008f0e:	2100      	movs	r1, #0
 8008f10:	4630      	mov	r0, r6
 8008f12:	f7f7 f95d 	bl	80001d0 <memchr>
 8008f16:	b108      	cbz	r0, 8008f1c <_printf_i+0x1e4>
 8008f18:	1b80      	subs	r0, r0, r6
 8008f1a:	6060      	str	r0, [r4, #4]
 8008f1c:	6863      	ldr	r3, [r4, #4]
 8008f1e:	6123      	str	r3, [r4, #16]
 8008f20:	2300      	movs	r3, #0
 8008f22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f26:	e7aa      	b.n	8008e7e <_printf_i+0x146>
 8008f28:	6923      	ldr	r3, [r4, #16]
 8008f2a:	4632      	mov	r2, r6
 8008f2c:	4649      	mov	r1, r9
 8008f2e:	4640      	mov	r0, r8
 8008f30:	47d0      	blx	sl
 8008f32:	3001      	adds	r0, #1
 8008f34:	d0ad      	beq.n	8008e92 <_printf_i+0x15a>
 8008f36:	6823      	ldr	r3, [r4, #0]
 8008f38:	079b      	lsls	r3, r3, #30
 8008f3a:	d413      	bmi.n	8008f64 <_printf_i+0x22c>
 8008f3c:	68e0      	ldr	r0, [r4, #12]
 8008f3e:	9b03      	ldr	r3, [sp, #12]
 8008f40:	4298      	cmp	r0, r3
 8008f42:	bfb8      	it	lt
 8008f44:	4618      	movlt	r0, r3
 8008f46:	e7a6      	b.n	8008e96 <_printf_i+0x15e>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	4632      	mov	r2, r6
 8008f4c:	4649      	mov	r1, r9
 8008f4e:	4640      	mov	r0, r8
 8008f50:	47d0      	blx	sl
 8008f52:	3001      	adds	r0, #1
 8008f54:	d09d      	beq.n	8008e92 <_printf_i+0x15a>
 8008f56:	3501      	adds	r5, #1
 8008f58:	68e3      	ldr	r3, [r4, #12]
 8008f5a:	9903      	ldr	r1, [sp, #12]
 8008f5c:	1a5b      	subs	r3, r3, r1
 8008f5e:	42ab      	cmp	r3, r5
 8008f60:	dcf2      	bgt.n	8008f48 <_printf_i+0x210>
 8008f62:	e7eb      	b.n	8008f3c <_printf_i+0x204>
 8008f64:	2500      	movs	r5, #0
 8008f66:	f104 0619 	add.w	r6, r4, #25
 8008f6a:	e7f5      	b.n	8008f58 <_printf_i+0x220>
 8008f6c:	0800a844 	.word	0x0800a844
 8008f70:	0800a855 	.word	0x0800a855

08008f74 <__swbuf_r>:
 8008f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f76:	460e      	mov	r6, r1
 8008f78:	4614      	mov	r4, r2
 8008f7a:	4605      	mov	r5, r0
 8008f7c:	b118      	cbz	r0, 8008f86 <__swbuf_r+0x12>
 8008f7e:	6a03      	ldr	r3, [r0, #32]
 8008f80:	b90b      	cbnz	r3, 8008f86 <__swbuf_r+0x12>
 8008f82:	f7ff fa41 	bl	8008408 <__sinit>
 8008f86:	69a3      	ldr	r3, [r4, #24]
 8008f88:	60a3      	str	r3, [r4, #8]
 8008f8a:	89a3      	ldrh	r3, [r4, #12]
 8008f8c:	071a      	lsls	r2, r3, #28
 8008f8e:	d501      	bpl.n	8008f94 <__swbuf_r+0x20>
 8008f90:	6923      	ldr	r3, [r4, #16]
 8008f92:	b943      	cbnz	r3, 8008fa6 <__swbuf_r+0x32>
 8008f94:	4621      	mov	r1, r4
 8008f96:	4628      	mov	r0, r5
 8008f98:	f000 f82a 	bl	8008ff0 <__swsetup_r>
 8008f9c:	b118      	cbz	r0, 8008fa6 <__swbuf_r+0x32>
 8008f9e:	f04f 37ff 	mov.w	r7, #4294967295
 8008fa2:	4638      	mov	r0, r7
 8008fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fa6:	6823      	ldr	r3, [r4, #0]
 8008fa8:	6922      	ldr	r2, [r4, #16]
 8008faa:	1a98      	subs	r0, r3, r2
 8008fac:	6963      	ldr	r3, [r4, #20]
 8008fae:	b2f6      	uxtb	r6, r6
 8008fb0:	4283      	cmp	r3, r0
 8008fb2:	4637      	mov	r7, r6
 8008fb4:	dc05      	bgt.n	8008fc2 <__swbuf_r+0x4e>
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	4628      	mov	r0, r5
 8008fba:	f7ff fcbd 	bl	8008938 <_fflush_r>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d1ed      	bne.n	8008f9e <__swbuf_r+0x2a>
 8008fc2:	68a3      	ldr	r3, [r4, #8]
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	60a3      	str	r3, [r4, #8]
 8008fc8:	6823      	ldr	r3, [r4, #0]
 8008fca:	1c5a      	adds	r2, r3, #1
 8008fcc:	6022      	str	r2, [r4, #0]
 8008fce:	701e      	strb	r6, [r3, #0]
 8008fd0:	6962      	ldr	r2, [r4, #20]
 8008fd2:	1c43      	adds	r3, r0, #1
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d004      	beq.n	8008fe2 <__swbuf_r+0x6e>
 8008fd8:	89a3      	ldrh	r3, [r4, #12]
 8008fda:	07db      	lsls	r3, r3, #31
 8008fdc:	d5e1      	bpl.n	8008fa2 <__swbuf_r+0x2e>
 8008fde:	2e0a      	cmp	r6, #10
 8008fe0:	d1df      	bne.n	8008fa2 <__swbuf_r+0x2e>
 8008fe2:	4621      	mov	r1, r4
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	f7ff fca7 	bl	8008938 <_fflush_r>
 8008fea:	2800      	cmp	r0, #0
 8008fec:	d0d9      	beq.n	8008fa2 <__swbuf_r+0x2e>
 8008fee:	e7d6      	b.n	8008f9e <__swbuf_r+0x2a>

08008ff0 <__swsetup_r>:
 8008ff0:	b538      	push	{r3, r4, r5, lr}
 8008ff2:	4b29      	ldr	r3, [pc, #164]	@ (8009098 <__swsetup_r+0xa8>)
 8008ff4:	4605      	mov	r5, r0
 8008ff6:	6818      	ldr	r0, [r3, #0]
 8008ff8:	460c      	mov	r4, r1
 8008ffa:	b118      	cbz	r0, 8009004 <__swsetup_r+0x14>
 8008ffc:	6a03      	ldr	r3, [r0, #32]
 8008ffe:	b90b      	cbnz	r3, 8009004 <__swsetup_r+0x14>
 8009000:	f7ff fa02 	bl	8008408 <__sinit>
 8009004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009008:	0719      	lsls	r1, r3, #28
 800900a:	d422      	bmi.n	8009052 <__swsetup_r+0x62>
 800900c:	06da      	lsls	r2, r3, #27
 800900e:	d407      	bmi.n	8009020 <__swsetup_r+0x30>
 8009010:	2209      	movs	r2, #9
 8009012:	602a      	str	r2, [r5, #0]
 8009014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009018:	81a3      	strh	r3, [r4, #12]
 800901a:	f04f 30ff 	mov.w	r0, #4294967295
 800901e:	e033      	b.n	8009088 <__swsetup_r+0x98>
 8009020:	0758      	lsls	r0, r3, #29
 8009022:	d512      	bpl.n	800904a <__swsetup_r+0x5a>
 8009024:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009026:	b141      	cbz	r1, 800903a <__swsetup_r+0x4a>
 8009028:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800902c:	4299      	cmp	r1, r3
 800902e:	d002      	beq.n	8009036 <__swsetup_r+0x46>
 8009030:	4628      	mov	r0, r5
 8009032:	f7ff fafd 	bl	8008630 <_free_r>
 8009036:	2300      	movs	r3, #0
 8009038:	6363      	str	r3, [r4, #52]	@ 0x34
 800903a:	89a3      	ldrh	r3, [r4, #12]
 800903c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009040:	81a3      	strh	r3, [r4, #12]
 8009042:	2300      	movs	r3, #0
 8009044:	6063      	str	r3, [r4, #4]
 8009046:	6923      	ldr	r3, [r4, #16]
 8009048:	6023      	str	r3, [r4, #0]
 800904a:	89a3      	ldrh	r3, [r4, #12]
 800904c:	f043 0308 	orr.w	r3, r3, #8
 8009050:	81a3      	strh	r3, [r4, #12]
 8009052:	6923      	ldr	r3, [r4, #16]
 8009054:	b94b      	cbnz	r3, 800906a <__swsetup_r+0x7a>
 8009056:	89a3      	ldrh	r3, [r4, #12]
 8009058:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800905c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009060:	d003      	beq.n	800906a <__swsetup_r+0x7a>
 8009062:	4621      	mov	r1, r4
 8009064:	4628      	mov	r0, r5
 8009066:	f000 f883 	bl	8009170 <__smakebuf_r>
 800906a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906e:	f013 0201 	ands.w	r2, r3, #1
 8009072:	d00a      	beq.n	800908a <__swsetup_r+0x9a>
 8009074:	2200      	movs	r2, #0
 8009076:	60a2      	str	r2, [r4, #8]
 8009078:	6962      	ldr	r2, [r4, #20]
 800907a:	4252      	negs	r2, r2
 800907c:	61a2      	str	r2, [r4, #24]
 800907e:	6922      	ldr	r2, [r4, #16]
 8009080:	b942      	cbnz	r2, 8009094 <__swsetup_r+0xa4>
 8009082:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009086:	d1c5      	bne.n	8009014 <__swsetup_r+0x24>
 8009088:	bd38      	pop	{r3, r4, r5, pc}
 800908a:	0799      	lsls	r1, r3, #30
 800908c:	bf58      	it	pl
 800908e:	6962      	ldrpl	r2, [r4, #20]
 8009090:	60a2      	str	r2, [r4, #8]
 8009092:	e7f4      	b.n	800907e <__swsetup_r+0x8e>
 8009094:	2000      	movs	r0, #0
 8009096:	e7f7      	b.n	8009088 <__swsetup_r+0x98>
 8009098:	20000024 	.word	0x20000024

0800909c <_raise_r>:
 800909c:	291f      	cmp	r1, #31
 800909e:	b538      	push	{r3, r4, r5, lr}
 80090a0:	4605      	mov	r5, r0
 80090a2:	460c      	mov	r4, r1
 80090a4:	d904      	bls.n	80090b0 <_raise_r+0x14>
 80090a6:	2316      	movs	r3, #22
 80090a8:	6003      	str	r3, [r0, #0]
 80090aa:	f04f 30ff 	mov.w	r0, #4294967295
 80090ae:	bd38      	pop	{r3, r4, r5, pc}
 80090b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80090b2:	b112      	cbz	r2, 80090ba <_raise_r+0x1e>
 80090b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80090b8:	b94b      	cbnz	r3, 80090ce <_raise_r+0x32>
 80090ba:	4628      	mov	r0, r5
 80090bc:	f000 f830 	bl	8009120 <_getpid_r>
 80090c0:	4622      	mov	r2, r4
 80090c2:	4601      	mov	r1, r0
 80090c4:	4628      	mov	r0, r5
 80090c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090ca:	f000 b817 	b.w	80090fc <_kill_r>
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d00a      	beq.n	80090e8 <_raise_r+0x4c>
 80090d2:	1c59      	adds	r1, r3, #1
 80090d4:	d103      	bne.n	80090de <_raise_r+0x42>
 80090d6:	2316      	movs	r3, #22
 80090d8:	6003      	str	r3, [r0, #0]
 80090da:	2001      	movs	r0, #1
 80090dc:	e7e7      	b.n	80090ae <_raise_r+0x12>
 80090de:	2100      	movs	r1, #0
 80090e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80090e4:	4620      	mov	r0, r4
 80090e6:	4798      	blx	r3
 80090e8:	2000      	movs	r0, #0
 80090ea:	e7e0      	b.n	80090ae <_raise_r+0x12>

080090ec <raise>:
 80090ec:	4b02      	ldr	r3, [pc, #8]	@ (80090f8 <raise+0xc>)
 80090ee:	4601      	mov	r1, r0
 80090f0:	6818      	ldr	r0, [r3, #0]
 80090f2:	f7ff bfd3 	b.w	800909c <_raise_r>
 80090f6:	bf00      	nop
 80090f8:	20000024 	.word	0x20000024

080090fc <_kill_r>:
 80090fc:	b538      	push	{r3, r4, r5, lr}
 80090fe:	4d07      	ldr	r5, [pc, #28]	@ (800911c <_kill_r+0x20>)
 8009100:	2300      	movs	r3, #0
 8009102:	4604      	mov	r4, r0
 8009104:	4608      	mov	r0, r1
 8009106:	4611      	mov	r1, r2
 8009108:	602b      	str	r3, [r5, #0]
 800910a:	f7fa ff0b 	bl	8003f24 <_kill>
 800910e:	1c43      	adds	r3, r0, #1
 8009110:	d102      	bne.n	8009118 <_kill_r+0x1c>
 8009112:	682b      	ldr	r3, [r5, #0]
 8009114:	b103      	cbz	r3, 8009118 <_kill_r+0x1c>
 8009116:	6023      	str	r3, [r4, #0]
 8009118:	bd38      	pop	{r3, r4, r5, pc}
 800911a:	bf00      	nop
 800911c:	20004df4 	.word	0x20004df4

08009120 <_getpid_r>:
 8009120:	f7fa bef8 	b.w	8003f14 <_getpid>

08009124 <__swhatbuf_r>:
 8009124:	b570      	push	{r4, r5, r6, lr}
 8009126:	460c      	mov	r4, r1
 8009128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800912c:	2900      	cmp	r1, #0
 800912e:	b096      	sub	sp, #88	@ 0x58
 8009130:	4615      	mov	r5, r2
 8009132:	461e      	mov	r6, r3
 8009134:	da0d      	bge.n	8009152 <__swhatbuf_r+0x2e>
 8009136:	89a3      	ldrh	r3, [r4, #12]
 8009138:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800913c:	f04f 0100 	mov.w	r1, #0
 8009140:	bf14      	ite	ne
 8009142:	2340      	movne	r3, #64	@ 0x40
 8009144:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009148:	2000      	movs	r0, #0
 800914a:	6031      	str	r1, [r6, #0]
 800914c:	602b      	str	r3, [r5, #0]
 800914e:	b016      	add	sp, #88	@ 0x58
 8009150:	bd70      	pop	{r4, r5, r6, pc}
 8009152:	466a      	mov	r2, sp
 8009154:	f000 f848 	bl	80091e8 <_fstat_r>
 8009158:	2800      	cmp	r0, #0
 800915a:	dbec      	blt.n	8009136 <__swhatbuf_r+0x12>
 800915c:	9901      	ldr	r1, [sp, #4]
 800915e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009162:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009166:	4259      	negs	r1, r3
 8009168:	4159      	adcs	r1, r3
 800916a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800916e:	e7eb      	b.n	8009148 <__swhatbuf_r+0x24>

08009170 <__smakebuf_r>:
 8009170:	898b      	ldrh	r3, [r1, #12]
 8009172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009174:	079d      	lsls	r5, r3, #30
 8009176:	4606      	mov	r6, r0
 8009178:	460c      	mov	r4, r1
 800917a:	d507      	bpl.n	800918c <__smakebuf_r+0x1c>
 800917c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009180:	6023      	str	r3, [r4, #0]
 8009182:	6123      	str	r3, [r4, #16]
 8009184:	2301      	movs	r3, #1
 8009186:	6163      	str	r3, [r4, #20]
 8009188:	b003      	add	sp, #12
 800918a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800918c:	ab01      	add	r3, sp, #4
 800918e:	466a      	mov	r2, sp
 8009190:	f7ff ffc8 	bl	8009124 <__swhatbuf_r>
 8009194:	9f00      	ldr	r7, [sp, #0]
 8009196:	4605      	mov	r5, r0
 8009198:	4639      	mov	r1, r7
 800919a:	4630      	mov	r0, r6
 800919c:	f7ff fabc 	bl	8008718 <_malloc_r>
 80091a0:	b948      	cbnz	r0, 80091b6 <__smakebuf_r+0x46>
 80091a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091a6:	059a      	lsls	r2, r3, #22
 80091a8:	d4ee      	bmi.n	8009188 <__smakebuf_r+0x18>
 80091aa:	f023 0303 	bic.w	r3, r3, #3
 80091ae:	f043 0302 	orr.w	r3, r3, #2
 80091b2:	81a3      	strh	r3, [r4, #12]
 80091b4:	e7e2      	b.n	800917c <__smakebuf_r+0xc>
 80091b6:	89a3      	ldrh	r3, [r4, #12]
 80091b8:	6020      	str	r0, [r4, #0]
 80091ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091be:	81a3      	strh	r3, [r4, #12]
 80091c0:	9b01      	ldr	r3, [sp, #4]
 80091c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80091c6:	b15b      	cbz	r3, 80091e0 <__smakebuf_r+0x70>
 80091c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091cc:	4630      	mov	r0, r6
 80091ce:	f000 f81d 	bl	800920c <_isatty_r>
 80091d2:	b128      	cbz	r0, 80091e0 <__smakebuf_r+0x70>
 80091d4:	89a3      	ldrh	r3, [r4, #12]
 80091d6:	f023 0303 	bic.w	r3, r3, #3
 80091da:	f043 0301 	orr.w	r3, r3, #1
 80091de:	81a3      	strh	r3, [r4, #12]
 80091e0:	89a3      	ldrh	r3, [r4, #12]
 80091e2:	431d      	orrs	r5, r3
 80091e4:	81a5      	strh	r5, [r4, #12]
 80091e6:	e7cf      	b.n	8009188 <__smakebuf_r+0x18>

080091e8 <_fstat_r>:
 80091e8:	b538      	push	{r3, r4, r5, lr}
 80091ea:	4d07      	ldr	r5, [pc, #28]	@ (8009208 <_fstat_r+0x20>)
 80091ec:	2300      	movs	r3, #0
 80091ee:	4604      	mov	r4, r0
 80091f0:	4608      	mov	r0, r1
 80091f2:	4611      	mov	r1, r2
 80091f4:	602b      	str	r3, [r5, #0]
 80091f6:	f7fa fef5 	bl	8003fe4 <_fstat>
 80091fa:	1c43      	adds	r3, r0, #1
 80091fc:	d102      	bne.n	8009204 <_fstat_r+0x1c>
 80091fe:	682b      	ldr	r3, [r5, #0]
 8009200:	b103      	cbz	r3, 8009204 <_fstat_r+0x1c>
 8009202:	6023      	str	r3, [r4, #0]
 8009204:	bd38      	pop	{r3, r4, r5, pc}
 8009206:	bf00      	nop
 8009208:	20004df4 	.word	0x20004df4

0800920c <_isatty_r>:
 800920c:	b538      	push	{r3, r4, r5, lr}
 800920e:	4d06      	ldr	r5, [pc, #24]	@ (8009228 <_isatty_r+0x1c>)
 8009210:	2300      	movs	r3, #0
 8009212:	4604      	mov	r4, r0
 8009214:	4608      	mov	r0, r1
 8009216:	602b      	str	r3, [r5, #0]
 8009218:	f7fa fef4 	bl	8004004 <_isatty>
 800921c:	1c43      	adds	r3, r0, #1
 800921e:	d102      	bne.n	8009226 <_isatty_r+0x1a>
 8009220:	682b      	ldr	r3, [r5, #0]
 8009222:	b103      	cbz	r3, 8009226 <_isatty_r+0x1a>
 8009224:	6023      	str	r3, [r4, #0]
 8009226:	bd38      	pop	{r3, r4, r5, pc}
 8009228:	20004df4 	.word	0x20004df4

0800922c <pow>:
 800922c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800922e:	ed2d 8b02 	vpush	{d8}
 8009232:	eeb0 8a40 	vmov.f32	s16, s0
 8009236:	eef0 8a60 	vmov.f32	s17, s1
 800923a:	ec55 4b11 	vmov	r4, r5, d1
 800923e:	f000 f973 	bl	8009528 <__ieee754_pow>
 8009242:	4622      	mov	r2, r4
 8009244:	462b      	mov	r3, r5
 8009246:	4620      	mov	r0, r4
 8009248:	4629      	mov	r1, r5
 800924a:	ec57 6b10 	vmov	r6, r7, d0
 800924e:	f7f7 fc65 	bl	8000b1c <__aeabi_dcmpun>
 8009252:	2800      	cmp	r0, #0
 8009254:	d13b      	bne.n	80092ce <pow+0xa2>
 8009256:	ec51 0b18 	vmov	r0, r1, d8
 800925a:	2200      	movs	r2, #0
 800925c:	2300      	movs	r3, #0
 800925e:	f7f7 fc2b 	bl	8000ab8 <__aeabi_dcmpeq>
 8009262:	b1b8      	cbz	r0, 8009294 <pow+0x68>
 8009264:	2200      	movs	r2, #0
 8009266:	2300      	movs	r3, #0
 8009268:	4620      	mov	r0, r4
 800926a:	4629      	mov	r1, r5
 800926c:	f7f7 fc24 	bl	8000ab8 <__aeabi_dcmpeq>
 8009270:	2800      	cmp	r0, #0
 8009272:	d146      	bne.n	8009302 <pow+0xd6>
 8009274:	ec45 4b10 	vmov	d0, r4, r5
 8009278:	f000 f874 	bl	8009364 <finite>
 800927c:	b338      	cbz	r0, 80092ce <pow+0xa2>
 800927e:	2200      	movs	r2, #0
 8009280:	2300      	movs	r3, #0
 8009282:	4620      	mov	r0, r4
 8009284:	4629      	mov	r1, r5
 8009286:	f7f7 fc21 	bl	8000acc <__aeabi_dcmplt>
 800928a:	b300      	cbz	r0, 80092ce <pow+0xa2>
 800928c:	f7ff f984 	bl	8008598 <__errno>
 8009290:	2322      	movs	r3, #34	@ 0x22
 8009292:	e01b      	b.n	80092cc <pow+0xa0>
 8009294:	ec47 6b10 	vmov	d0, r6, r7
 8009298:	f000 f864 	bl	8009364 <finite>
 800929c:	b9e0      	cbnz	r0, 80092d8 <pow+0xac>
 800929e:	eeb0 0a48 	vmov.f32	s0, s16
 80092a2:	eef0 0a68 	vmov.f32	s1, s17
 80092a6:	f000 f85d 	bl	8009364 <finite>
 80092aa:	b1a8      	cbz	r0, 80092d8 <pow+0xac>
 80092ac:	ec45 4b10 	vmov	d0, r4, r5
 80092b0:	f000 f858 	bl	8009364 <finite>
 80092b4:	b180      	cbz	r0, 80092d8 <pow+0xac>
 80092b6:	4632      	mov	r2, r6
 80092b8:	463b      	mov	r3, r7
 80092ba:	4630      	mov	r0, r6
 80092bc:	4639      	mov	r1, r7
 80092be:	f7f7 fc2d 	bl	8000b1c <__aeabi_dcmpun>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	d0e2      	beq.n	800928c <pow+0x60>
 80092c6:	f7ff f967 	bl	8008598 <__errno>
 80092ca:	2321      	movs	r3, #33	@ 0x21
 80092cc:	6003      	str	r3, [r0, #0]
 80092ce:	ecbd 8b02 	vpop	{d8}
 80092d2:	ec47 6b10 	vmov	d0, r6, r7
 80092d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092d8:	2200      	movs	r2, #0
 80092da:	2300      	movs	r3, #0
 80092dc:	4630      	mov	r0, r6
 80092de:	4639      	mov	r1, r7
 80092e0:	f7f7 fbea 	bl	8000ab8 <__aeabi_dcmpeq>
 80092e4:	2800      	cmp	r0, #0
 80092e6:	d0f2      	beq.n	80092ce <pow+0xa2>
 80092e8:	eeb0 0a48 	vmov.f32	s0, s16
 80092ec:	eef0 0a68 	vmov.f32	s1, s17
 80092f0:	f000 f838 	bl	8009364 <finite>
 80092f4:	2800      	cmp	r0, #0
 80092f6:	d0ea      	beq.n	80092ce <pow+0xa2>
 80092f8:	ec45 4b10 	vmov	d0, r4, r5
 80092fc:	f000 f832 	bl	8009364 <finite>
 8009300:	e7c3      	b.n	800928a <pow+0x5e>
 8009302:	4f01      	ldr	r7, [pc, #4]	@ (8009308 <pow+0xdc>)
 8009304:	2600      	movs	r6, #0
 8009306:	e7e2      	b.n	80092ce <pow+0xa2>
 8009308:	3ff00000 	.word	0x3ff00000

0800930c <sqrt>:
 800930c:	b538      	push	{r3, r4, r5, lr}
 800930e:	ed2d 8b02 	vpush	{d8}
 8009312:	ec55 4b10 	vmov	r4, r5, d0
 8009316:	f000 f831 	bl	800937c <__ieee754_sqrt>
 800931a:	4622      	mov	r2, r4
 800931c:	462b      	mov	r3, r5
 800931e:	4620      	mov	r0, r4
 8009320:	4629      	mov	r1, r5
 8009322:	eeb0 8a40 	vmov.f32	s16, s0
 8009326:	eef0 8a60 	vmov.f32	s17, s1
 800932a:	f7f7 fbf7 	bl	8000b1c <__aeabi_dcmpun>
 800932e:	b990      	cbnz	r0, 8009356 <sqrt+0x4a>
 8009330:	2200      	movs	r2, #0
 8009332:	2300      	movs	r3, #0
 8009334:	4620      	mov	r0, r4
 8009336:	4629      	mov	r1, r5
 8009338:	f7f7 fbc8 	bl	8000acc <__aeabi_dcmplt>
 800933c:	b158      	cbz	r0, 8009356 <sqrt+0x4a>
 800933e:	f7ff f92b 	bl	8008598 <__errno>
 8009342:	2321      	movs	r3, #33	@ 0x21
 8009344:	6003      	str	r3, [r0, #0]
 8009346:	2200      	movs	r2, #0
 8009348:	2300      	movs	r3, #0
 800934a:	4610      	mov	r0, r2
 800934c:	4619      	mov	r1, r3
 800934e:	f7f7 fa75 	bl	800083c <__aeabi_ddiv>
 8009352:	ec41 0b18 	vmov	d8, r0, r1
 8009356:	eeb0 0a48 	vmov.f32	s0, s16
 800935a:	eef0 0a68 	vmov.f32	s1, s17
 800935e:	ecbd 8b02 	vpop	{d8}
 8009362:	bd38      	pop	{r3, r4, r5, pc}

08009364 <finite>:
 8009364:	b082      	sub	sp, #8
 8009366:	ed8d 0b00 	vstr	d0, [sp]
 800936a:	9801      	ldr	r0, [sp, #4]
 800936c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009370:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009374:	0fc0      	lsrs	r0, r0, #31
 8009376:	b002      	add	sp, #8
 8009378:	4770      	bx	lr
	...

0800937c <__ieee754_sqrt>:
 800937c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009380:	4a66      	ldr	r2, [pc, #408]	@ (800951c <__ieee754_sqrt+0x1a0>)
 8009382:	ec55 4b10 	vmov	r4, r5, d0
 8009386:	43aa      	bics	r2, r5
 8009388:	462b      	mov	r3, r5
 800938a:	4621      	mov	r1, r4
 800938c:	d110      	bne.n	80093b0 <__ieee754_sqrt+0x34>
 800938e:	4622      	mov	r2, r4
 8009390:	4620      	mov	r0, r4
 8009392:	4629      	mov	r1, r5
 8009394:	f7f7 f928 	bl	80005e8 <__aeabi_dmul>
 8009398:	4602      	mov	r2, r0
 800939a:	460b      	mov	r3, r1
 800939c:	4620      	mov	r0, r4
 800939e:	4629      	mov	r1, r5
 80093a0:	f7f6 ff6c 	bl	800027c <__adddf3>
 80093a4:	4604      	mov	r4, r0
 80093a6:	460d      	mov	r5, r1
 80093a8:	ec45 4b10 	vmov	d0, r4, r5
 80093ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093b0:	2d00      	cmp	r5, #0
 80093b2:	dc0e      	bgt.n	80093d2 <__ieee754_sqrt+0x56>
 80093b4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80093b8:	4322      	orrs	r2, r4
 80093ba:	d0f5      	beq.n	80093a8 <__ieee754_sqrt+0x2c>
 80093bc:	b19d      	cbz	r5, 80093e6 <__ieee754_sqrt+0x6a>
 80093be:	4622      	mov	r2, r4
 80093c0:	4620      	mov	r0, r4
 80093c2:	4629      	mov	r1, r5
 80093c4:	f7f6 ff58 	bl	8000278 <__aeabi_dsub>
 80093c8:	4602      	mov	r2, r0
 80093ca:	460b      	mov	r3, r1
 80093cc:	f7f7 fa36 	bl	800083c <__aeabi_ddiv>
 80093d0:	e7e8      	b.n	80093a4 <__ieee754_sqrt+0x28>
 80093d2:	152a      	asrs	r2, r5, #20
 80093d4:	d115      	bne.n	8009402 <__ieee754_sqrt+0x86>
 80093d6:	2000      	movs	r0, #0
 80093d8:	e009      	b.n	80093ee <__ieee754_sqrt+0x72>
 80093da:	0acb      	lsrs	r3, r1, #11
 80093dc:	3a15      	subs	r2, #21
 80093de:	0549      	lsls	r1, r1, #21
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d0fa      	beq.n	80093da <__ieee754_sqrt+0x5e>
 80093e4:	e7f7      	b.n	80093d6 <__ieee754_sqrt+0x5a>
 80093e6:	462a      	mov	r2, r5
 80093e8:	e7fa      	b.n	80093e0 <__ieee754_sqrt+0x64>
 80093ea:	005b      	lsls	r3, r3, #1
 80093ec:	3001      	adds	r0, #1
 80093ee:	02dc      	lsls	r4, r3, #11
 80093f0:	d5fb      	bpl.n	80093ea <__ieee754_sqrt+0x6e>
 80093f2:	1e44      	subs	r4, r0, #1
 80093f4:	1b12      	subs	r2, r2, r4
 80093f6:	f1c0 0420 	rsb	r4, r0, #32
 80093fa:	fa21 f404 	lsr.w	r4, r1, r4
 80093fe:	4323      	orrs	r3, r4
 8009400:	4081      	lsls	r1, r0
 8009402:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009406:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800940a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800940e:	07d2      	lsls	r2, r2, #31
 8009410:	bf5c      	itt	pl
 8009412:	005b      	lslpl	r3, r3, #1
 8009414:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009418:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800941c:	bf58      	it	pl
 800941e:	0049      	lslpl	r1, r1, #1
 8009420:	2600      	movs	r6, #0
 8009422:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009426:	107f      	asrs	r7, r7, #1
 8009428:	0049      	lsls	r1, r1, #1
 800942a:	2016      	movs	r0, #22
 800942c:	4632      	mov	r2, r6
 800942e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009432:	1915      	adds	r5, r2, r4
 8009434:	429d      	cmp	r5, r3
 8009436:	bfde      	ittt	le
 8009438:	192a      	addle	r2, r5, r4
 800943a:	1b5b      	suble	r3, r3, r5
 800943c:	1936      	addle	r6, r6, r4
 800943e:	0fcd      	lsrs	r5, r1, #31
 8009440:	3801      	subs	r0, #1
 8009442:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009446:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800944a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800944e:	d1f0      	bne.n	8009432 <__ieee754_sqrt+0xb6>
 8009450:	4605      	mov	r5, r0
 8009452:	2420      	movs	r4, #32
 8009454:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009458:	4293      	cmp	r3, r2
 800945a:	eb0c 0e00 	add.w	lr, ip, r0
 800945e:	dc02      	bgt.n	8009466 <__ieee754_sqrt+0xea>
 8009460:	d113      	bne.n	800948a <__ieee754_sqrt+0x10e>
 8009462:	458e      	cmp	lr, r1
 8009464:	d811      	bhi.n	800948a <__ieee754_sqrt+0x10e>
 8009466:	f1be 0f00 	cmp.w	lr, #0
 800946a:	eb0e 000c 	add.w	r0, lr, ip
 800946e:	da3f      	bge.n	80094f0 <__ieee754_sqrt+0x174>
 8009470:	2800      	cmp	r0, #0
 8009472:	db3d      	blt.n	80094f0 <__ieee754_sqrt+0x174>
 8009474:	f102 0801 	add.w	r8, r2, #1
 8009478:	1a9b      	subs	r3, r3, r2
 800947a:	458e      	cmp	lr, r1
 800947c:	bf88      	it	hi
 800947e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009482:	eba1 010e 	sub.w	r1, r1, lr
 8009486:	4465      	add	r5, ip
 8009488:	4642      	mov	r2, r8
 800948a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800948e:	3c01      	subs	r4, #1
 8009490:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009494:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009498:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800949c:	d1dc      	bne.n	8009458 <__ieee754_sqrt+0xdc>
 800949e:	4319      	orrs	r1, r3
 80094a0:	d01b      	beq.n	80094da <__ieee754_sqrt+0x15e>
 80094a2:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009520 <__ieee754_sqrt+0x1a4>
 80094a6:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8009524 <__ieee754_sqrt+0x1a8>
 80094aa:	e9da 0100 	ldrd	r0, r1, [sl]
 80094ae:	e9db 2300 	ldrd	r2, r3, [fp]
 80094b2:	f7f6 fee1 	bl	8000278 <__aeabi_dsub>
 80094b6:	e9da 8900 	ldrd	r8, r9, [sl]
 80094ba:	4602      	mov	r2, r0
 80094bc:	460b      	mov	r3, r1
 80094be:	4640      	mov	r0, r8
 80094c0:	4649      	mov	r1, r9
 80094c2:	f7f7 fb0d 	bl	8000ae0 <__aeabi_dcmple>
 80094c6:	b140      	cbz	r0, 80094da <__ieee754_sqrt+0x15e>
 80094c8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80094cc:	e9da 0100 	ldrd	r0, r1, [sl]
 80094d0:	e9db 2300 	ldrd	r2, r3, [fp]
 80094d4:	d10e      	bne.n	80094f4 <__ieee754_sqrt+0x178>
 80094d6:	3601      	adds	r6, #1
 80094d8:	4625      	mov	r5, r4
 80094da:	1073      	asrs	r3, r6, #1
 80094dc:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80094e0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80094e4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80094e8:	086b      	lsrs	r3, r5, #1
 80094ea:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80094ee:	e759      	b.n	80093a4 <__ieee754_sqrt+0x28>
 80094f0:	4690      	mov	r8, r2
 80094f2:	e7c1      	b.n	8009478 <__ieee754_sqrt+0xfc>
 80094f4:	f7f6 fec2 	bl	800027c <__adddf3>
 80094f8:	e9da 8900 	ldrd	r8, r9, [sl]
 80094fc:	4602      	mov	r2, r0
 80094fe:	460b      	mov	r3, r1
 8009500:	4640      	mov	r0, r8
 8009502:	4649      	mov	r1, r9
 8009504:	f7f7 fae2 	bl	8000acc <__aeabi_dcmplt>
 8009508:	b120      	cbz	r0, 8009514 <__ieee754_sqrt+0x198>
 800950a:	1cab      	adds	r3, r5, #2
 800950c:	bf08      	it	eq
 800950e:	3601      	addeq	r6, #1
 8009510:	3502      	adds	r5, #2
 8009512:	e7e2      	b.n	80094da <__ieee754_sqrt+0x15e>
 8009514:	1c6b      	adds	r3, r5, #1
 8009516:	f023 0501 	bic.w	r5, r3, #1
 800951a:	e7de      	b.n	80094da <__ieee754_sqrt+0x15e>
 800951c:	7ff00000 	.word	0x7ff00000
 8009520:	0800a870 	.word	0x0800a870
 8009524:	0800a868 	.word	0x0800a868

08009528 <__ieee754_pow>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	b091      	sub	sp, #68	@ 0x44
 800952e:	ed8d 1b00 	vstr	d1, [sp]
 8009532:	e9dd 1900 	ldrd	r1, r9, [sp]
 8009536:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800953a:	ea5a 0001 	orrs.w	r0, sl, r1
 800953e:	ec57 6b10 	vmov	r6, r7, d0
 8009542:	d113      	bne.n	800956c <__ieee754_pow+0x44>
 8009544:	19b3      	adds	r3, r6, r6
 8009546:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800954a:	4152      	adcs	r2, r2
 800954c:	4298      	cmp	r0, r3
 800954e:	4b9a      	ldr	r3, [pc, #616]	@ (80097b8 <__ieee754_pow+0x290>)
 8009550:	4193      	sbcs	r3, r2
 8009552:	f080 84ee 	bcs.w	8009f32 <__ieee754_pow+0xa0a>
 8009556:	e9dd 2300 	ldrd	r2, r3, [sp]
 800955a:	4630      	mov	r0, r6
 800955c:	4639      	mov	r1, r7
 800955e:	f7f6 fe8d 	bl	800027c <__adddf3>
 8009562:	ec41 0b10 	vmov	d0, r0, r1
 8009566:	b011      	add	sp, #68	@ 0x44
 8009568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800956c:	4a93      	ldr	r2, [pc, #588]	@ (80097bc <__ieee754_pow+0x294>)
 800956e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8009572:	4295      	cmp	r5, r2
 8009574:	46b8      	mov	r8, r7
 8009576:	4633      	mov	r3, r6
 8009578:	d80a      	bhi.n	8009590 <__ieee754_pow+0x68>
 800957a:	d104      	bne.n	8009586 <__ieee754_pow+0x5e>
 800957c:	2e00      	cmp	r6, #0
 800957e:	d1ea      	bne.n	8009556 <__ieee754_pow+0x2e>
 8009580:	45aa      	cmp	sl, r5
 8009582:	d8e8      	bhi.n	8009556 <__ieee754_pow+0x2e>
 8009584:	e001      	b.n	800958a <__ieee754_pow+0x62>
 8009586:	4592      	cmp	sl, r2
 8009588:	d802      	bhi.n	8009590 <__ieee754_pow+0x68>
 800958a:	4592      	cmp	sl, r2
 800958c:	d10f      	bne.n	80095ae <__ieee754_pow+0x86>
 800958e:	b171      	cbz	r1, 80095ae <__ieee754_pow+0x86>
 8009590:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8009594:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009598:	ea58 0803 	orrs.w	r8, r8, r3
 800959c:	d1db      	bne.n	8009556 <__ieee754_pow+0x2e>
 800959e:	e9dd 3200 	ldrd	r3, r2, [sp]
 80095a2:	18db      	adds	r3, r3, r3
 80095a4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80095a8:	4152      	adcs	r2, r2
 80095aa:	4598      	cmp	r8, r3
 80095ac:	e7cf      	b.n	800954e <__ieee754_pow+0x26>
 80095ae:	f1b8 0f00 	cmp.w	r8, #0
 80095b2:	46ab      	mov	fp, r5
 80095b4:	da43      	bge.n	800963e <__ieee754_pow+0x116>
 80095b6:	4a82      	ldr	r2, [pc, #520]	@ (80097c0 <__ieee754_pow+0x298>)
 80095b8:	4592      	cmp	sl, r2
 80095ba:	d856      	bhi.n	800966a <__ieee754_pow+0x142>
 80095bc:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80095c0:	4592      	cmp	sl, r2
 80095c2:	f240 84c5 	bls.w	8009f50 <__ieee754_pow+0xa28>
 80095c6:	ea4f 522a 	mov.w	r2, sl, asr #20
 80095ca:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80095ce:	2a14      	cmp	r2, #20
 80095d0:	dd18      	ble.n	8009604 <__ieee754_pow+0xdc>
 80095d2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80095d6:	fa21 f402 	lsr.w	r4, r1, r2
 80095da:	fa04 f202 	lsl.w	r2, r4, r2
 80095de:	428a      	cmp	r2, r1
 80095e0:	f040 84b6 	bne.w	8009f50 <__ieee754_pow+0xa28>
 80095e4:	f004 0401 	and.w	r4, r4, #1
 80095e8:	f1c4 0402 	rsb	r4, r4, #2
 80095ec:	2900      	cmp	r1, #0
 80095ee:	d159      	bne.n	80096a4 <__ieee754_pow+0x17c>
 80095f0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80095f4:	d148      	bne.n	8009688 <__ieee754_pow+0x160>
 80095f6:	4632      	mov	r2, r6
 80095f8:	463b      	mov	r3, r7
 80095fa:	4630      	mov	r0, r6
 80095fc:	4639      	mov	r1, r7
 80095fe:	f7f6 fff3 	bl	80005e8 <__aeabi_dmul>
 8009602:	e7ae      	b.n	8009562 <__ieee754_pow+0x3a>
 8009604:	2900      	cmp	r1, #0
 8009606:	d14c      	bne.n	80096a2 <__ieee754_pow+0x17a>
 8009608:	f1c2 0214 	rsb	r2, r2, #20
 800960c:	fa4a f402 	asr.w	r4, sl, r2
 8009610:	fa04 f202 	lsl.w	r2, r4, r2
 8009614:	4552      	cmp	r2, sl
 8009616:	f040 8498 	bne.w	8009f4a <__ieee754_pow+0xa22>
 800961a:	f004 0401 	and.w	r4, r4, #1
 800961e:	f1c4 0402 	rsb	r4, r4, #2
 8009622:	4a68      	ldr	r2, [pc, #416]	@ (80097c4 <__ieee754_pow+0x29c>)
 8009624:	4592      	cmp	sl, r2
 8009626:	d1e3      	bne.n	80095f0 <__ieee754_pow+0xc8>
 8009628:	f1b9 0f00 	cmp.w	r9, #0
 800962c:	f280 8489 	bge.w	8009f42 <__ieee754_pow+0xa1a>
 8009630:	4964      	ldr	r1, [pc, #400]	@ (80097c4 <__ieee754_pow+0x29c>)
 8009632:	4632      	mov	r2, r6
 8009634:	463b      	mov	r3, r7
 8009636:	2000      	movs	r0, #0
 8009638:	f7f7 f900 	bl	800083c <__aeabi_ddiv>
 800963c:	e791      	b.n	8009562 <__ieee754_pow+0x3a>
 800963e:	2400      	movs	r4, #0
 8009640:	bb81      	cbnz	r1, 80096a4 <__ieee754_pow+0x17c>
 8009642:	4a5e      	ldr	r2, [pc, #376]	@ (80097bc <__ieee754_pow+0x294>)
 8009644:	4592      	cmp	sl, r2
 8009646:	d1ec      	bne.n	8009622 <__ieee754_pow+0xfa>
 8009648:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800964c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009650:	431a      	orrs	r2, r3
 8009652:	f000 846e 	beq.w	8009f32 <__ieee754_pow+0xa0a>
 8009656:	4b5c      	ldr	r3, [pc, #368]	@ (80097c8 <__ieee754_pow+0x2a0>)
 8009658:	429d      	cmp	r5, r3
 800965a:	d908      	bls.n	800966e <__ieee754_pow+0x146>
 800965c:	f1b9 0f00 	cmp.w	r9, #0
 8009660:	f280 846b 	bge.w	8009f3a <__ieee754_pow+0xa12>
 8009664:	2000      	movs	r0, #0
 8009666:	2100      	movs	r1, #0
 8009668:	e77b      	b.n	8009562 <__ieee754_pow+0x3a>
 800966a:	2402      	movs	r4, #2
 800966c:	e7e8      	b.n	8009640 <__ieee754_pow+0x118>
 800966e:	f1b9 0f00 	cmp.w	r9, #0
 8009672:	f04f 0000 	mov.w	r0, #0
 8009676:	f04f 0100 	mov.w	r1, #0
 800967a:	f6bf af72 	bge.w	8009562 <__ieee754_pow+0x3a>
 800967e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009682:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009686:	e76c      	b.n	8009562 <__ieee754_pow+0x3a>
 8009688:	4a50      	ldr	r2, [pc, #320]	@ (80097cc <__ieee754_pow+0x2a4>)
 800968a:	4591      	cmp	r9, r2
 800968c:	d10a      	bne.n	80096a4 <__ieee754_pow+0x17c>
 800968e:	f1b8 0f00 	cmp.w	r8, #0
 8009692:	db07      	blt.n	80096a4 <__ieee754_pow+0x17c>
 8009694:	ec47 6b10 	vmov	d0, r6, r7
 8009698:	b011      	add	sp, #68	@ 0x44
 800969a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800969e:	f7ff be6d 	b.w	800937c <__ieee754_sqrt>
 80096a2:	2400      	movs	r4, #0
 80096a4:	ec47 6b10 	vmov	d0, r6, r7
 80096a8:	9302      	str	r3, [sp, #8]
 80096aa:	f000 fc87 	bl	8009fbc <fabs>
 80096ae:	9b02      	ldr	r3, [sp, #8]
 80096b0:	ec51 0b10 	vmov	r0, r1, d0
 80096b4:	bb43      	cbnz	r3, 8009708 <__ieee754_pow+0x1e0>
 80096b6:	4b43      	ldr	r3, [pc, #268]	@ (80097c4 <__ieee754_pow+0x29c>)
 80096b8:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 80096bc:	429a      	cmp	r2, r3
 80096be:	d000      	beq.n	80096c2 <__ieee754_pow+0x19a>
 80096c0:	bb15      	cbnz	r5, 8009708 <__ieee754_pow+0x1e0>
 80096c2:	f1b9 0f00 	cmp.w	r9, #0
 80096c6:	da05      	bge.n	80096d4 <__ieee754_pow+0x1ac>
 80096c8:	4602      	mov	r2, r0
 80096ca:	460b      	mov	r3, r1
 80096cc:	2000      	movs	r0, #0
 80096ce:	493d      	ldr	r1, [pc, #244]	@ (80097c4 <__ieee754_pow+0x29c>)
 80096d0:	f7f7 f8b4 	bl	800083c <__aeabi_ddiv>
 80096d4:	f1b8 0f00 	cmp.w	r8, #0
 80096d8:	f6bf af43 	bge.w	8009562 <__ieee754_pow+0x3a>
 80096dc:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80096e0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80096e4:	4325      	orrs	r5, r4
 80096e6:	d108      	bne.n	80096fa <__ieee754_pow+0x1d2>
 80096e8:	4602      	mov	r2, r0
 80096ea:	460b      	mov	r3, r1
 80096ec:	4610      	mov	r0, r2
 80096ee:	4619      	mov	r1, r3
 80096f0:	f7f6 fdc2 	bl	8000278 <__aeabi_dsub>
 80096f4:	4602      	mov	r2, r0
 80096f6:	460b      	mov	r3, r1
 80096f8:	e79e      	b.n	8009638 <__ieee754_pow+0x110>
 80096fa:	2c01      	cmp	r4, #1
 80096fc:	f47f af31 	bne.w	8009562 <__ieee754_pow+0x3a>
 8009700:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009704:	4619      	mov	r1, r3
 8009706:	e72c      	b.n	8009562 <__ieee754_pow+0x3a>
 8009708:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800970c:	3b01      	subs	r3, #1
 800970e:	ea53 0204 	orrs.w	r2, r3, r4
 8009712:	d102      	bne.n	800971a <__ieee754_pow+0x1f2>
 8009714:	4632      	mov	r2, r6
 8009716:	463b      	mov	r3, r7
 8009718:	e7e8      	b.n	80096ec <__ieee754_pow+0x1c4>
 800971a:	3c01      	subs	r4, #1
 800971c:	431c      	orrs	r4, r3
 800971e:	d016      	beq.n	800974e <__ieee754_pow+0x226>
 8009720:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80097a8 <__ieee754_pow+0x280>
 8009724:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009728:	ed8d 7b02 	vstr	d7, [sp, #8]
 800972c:	f240 8110 	bls.w	8009950 <__ieee754_pow+0x428>
 8009730:	4b27      	ldr	r3, [pc, #156]	@ (80097d0 <__ieee754_pow+0x2a8>)
 8009732:	459a      	cmp	sl, r3
 8009734:	4b24      	ldr	r3, [pc, #144]	@ (80097c8 <__ieee754_pow+0x2a0>)
 8009736:	d916      	bls.n	8009766 <__ieee754_pow+0x23e>
 8009738:	429d      	cmp	r5, r3
 800973a:	d80b      	bhi.n	8009754 <__ieee754_pow+0x22c>
 800973c:	f1b9 0f00 	cmp.w	r9, #0
 8009740:	da0b      	bge.n	800975a <__ieee754_pow+0x232>
 8009742:	2000      	movs	r0, #0
 8009744:	b011      	add	sp, #68	@ 0x44
 8009746:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974a:	f000 bcf1 	b.w	800a130 <__math_oflow>
 800974e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80097b0 <__ieee754_pow+0x288>
 8009752:	e7e7      	b.n	8009724 <__ieee754_pow+0x1fc>
 8009754:	f1b9 0f00 	cmp.w	r9, #0
 8009758:	dcf3      	bgt.n	8009742 <__ieee754_pow+0x21a>
 800975a:	2000      	movs	r0, #0
 800975c:	b011      	add	sp, #68	@ 0x44
 800975e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009762:	f000 bcdd 	b.w	800a120 <__math_uflow>
 8009766:	429d      	cmp	r5, r3
 8009768:	d20c      	bcs.n	8009784 <__ieee754_pow+0x25c>
 800976a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800976e:	2200      	movs	r2, #0
 8009770:	2300      	movs	r3, #0
 8009772:	f7f7 f9ab 	bl	8000acc <__aeabi_dcmplt>
 8009776:	3800      	subs	r0, #0
 8009778:	bf18      	it	ne
 800977a:	2001      	movne	r0, #1
 800977c:	f1b9 0f00 	cmp.w	r9, #0
 8009780:	daec      	bge.n	800975c <__ieee754_pow+0x234>
 8009782:	e7df      	b.n	8009744 <__ieee754_pow+0x21c>
 8009784:	4b0f      	ldr	r3, [pc, #60]	@ (80097c4 <__ieee754_pow+0x29c>)
 8009786:	429d      	cmp	r5, r3
 8009788:	f04f 0200 	mov.w	r2, #0
 800978c:	d922      	bls.n	80097d4 <__ieee754_pow+0x2ac>
 800978e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009792:	2300      	movs	r3, #0
 8009794:	f7f7 f99a 	bl	8000acc <__aeabi_dcmplt>
 8009798:	3800      	subs	r0, #0
 800979a:	bf18      	it	ne
 800979c:	2001      	movne	r0, #1
 800979e:	f1b9 0f00 	cmp.w	r9, #0
 80097a2:	dccf      	bgt.n	8009744 <__ieee754_pow+0x21c>
 80097a4:	e7da      	b.n	800975c <__ieee754_pow+0x234>
 80097a6:	bf00      	nop
 80097a8:	00000000 	.word	0x00000000
 80097ac:	3ff00000 	.word	0x3ff00000
 80097b0:	00000000 	.word	0x00000000
 80097b4:	bff00000 	.word	0xbff00000
 80097b8:	fff00000 	.word	0xfff00000
 80097bc:	7ff00000 	.word	0x7ff00000
 80097c0:	433fffff 	.word	0x433fffff
 80097c4:	3ff00000 	.word	0x3ff00000
 80097c8:	3fefffff 	.word	0x3fefffff
 80097cc:	3fe00000 	.word	0x3fe00000
 80097d0:	43f00000 	.word	0x43f00000
 80097d4:	4b5a      	ldr	r3, [pc, #360]	@ (8009940 <__ieee754_pow+0x418>)
 80097d6:	f7f6 fd4f 	bl	8000278 <__aeabi_dsub>
 80097da:	a351      	add	r3, pc, #324	@ (adr r3, 8009920 <__ieee754_pow+0x3f8>)
 80097dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e0:	4604      	mov	r4, r0
 80097e2:	460d      	mov	r5, r1
 80097e4:	f7f6 ff00 	bl	80005e8 <__aeabi_dmul>
 80097e8:	a34f      	add	r3, pc, #316	@ (adr r3, 8009928 <__ieee754_pow+0x400>)
 80097ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ee:	4606      	mov	r6, r0
 80097f0:	460f      	mov	r7, r1
 80097f2:	4620      	mov	r0, r4
 80097f4:	4629      	mov	r1, r5
 80097f6:	f7f6 fef7 	bl	80005e8 <__aeabi_dmul>
 80097fa:	4b52      	ldr	r3, [pc, #328]	@ (8009944 <__ieee754_pow+0x41c>)
 80097fc:	4682      	mov	sl, r0
 80097fe:	468b      	mov	fp, r1
 8009800:	2200      	movs	r2, #0
 8009802:	4620      	mov	r0, r4
 8009804:	4629      	mov	r1, r5
 8009806:	f7f6 feef 	bl	80005e8 <__aeabi_dmul>
 800980a:	4602      	mov	r2, r0
 800980c:	460b      	mov	r3, r1
 800980e:	a148      	add	r1, pc, #288	@ (adr r1, 8009930 <__ieee754_pow+0x408>)
 8009810:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009814:	f7f6 fd30 	bl	8000278 <__aeabi_dsub>
 8009818:	4622      	mov	r2, r4
 800981a:	462b      	mov	r3, r5
 800981c:	f7f6 fee4 	bl	80005e8 <__aeabi_dmul>
 8009820:	4602      	mov	r2, r0
 8009822:	460b      	mov	r3, r1
 8009824:	2000      	movs	r0, #0
 8009826:	4948      	ldr	r1, [pc, #288]	@ (8009948 <__ieee754_pow+0x420>)
 8009828:	f7f6 fd26 	bl	8000278 <__aeabi_dsub>
 800982c:	4622      	mov	r2, r4
 800982e:	4680      	mov	r8, r0
 8009830:	4689      	mov	r9, r1
 8009832:	462b      	mov	r3, r5
 8009834:	4620      	mov	r0, r4
 8009836:	4629      	mov	r1, r5
 8009838:	f7f6 fed6 	bl	80005e8 <__aeabi_dmul>
 800983c:	4602      	mov	r2, r0
 800983e:	460b      	mov	r3, r1
 8009840:	4640      	mov	r0, r8
 8009842:	4649      	mov	r1, r9
 8009844:	f7f6 fed0 	bl	80005e8 <__aeabi_dmul>
 8009848:	a33b      	add	r3, pc, #236	@ (adr r3, 8009938 <__ieee754_pow+0x410>)
 800984a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984e:	f7f6 fecb 	bl	80005e8 <__aeabi_dmul>
 8009852:	4602      	mov	r2, r0
 8009854:	460b      	mov	r3, r1
 8009856:	4650      	mov	r0, sl
 8009858:	4659      	mov	r1, fp
 800985a:	f7f6 fd0d 	bl	8000278 <__aeabi_dsub>
 800985e:	4602      	mov	r2, r0
 8009860:	460b      	mov	r3, r1
 8009862:	4680      	mov	r8, r0
 8009864:	4689      	mov	r9, r1
 8009866:	4630      	mov	r0, r6
 8009868:	4639      	mov	r1, r7
 800986a:	f7f6 fd07 	bl	800027c <__adddf3>
 800986e:	2400      	movs	r4, #0
 8009870:	4632      	mov	r2, r6
 8009872:	463b      	mov	r3, r7
 8009874:	4620      	mov	r0, r4
 8009876:	460d      	mov	r5, r1
 8009878:	f7f6 fcfe 	bl	8000278 <__aeabi_dsub>
 800987c:	4602      	mov	r2, r0
 800987e:	460b      	mov	r3, r1
 8009880:	4640      	mov	r0, r8
 8009882:	4649      	mov	r1, r9
 8009884:	f7f6 fcf8 	bl	8000278 <__aeabi_dsub>
 8009888:	e9dd 2300 	ldrd	r2, r3, [sp]
 800988c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009890:	2300      	movs	r3, #0
 8009892:	9304      	str	r3, [sp, #16]
 8009894:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009898:	4606      	mov	r6, r0
 800989a:	460f      	mov	r7, r1
 800989c:	465b      	mov	r3, fp
 800989e:	4652      	mov	r2, sl
 80098a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098a4:	f7f6 fce8 	bl	8000278 <__aeabi_dsub>
 80098a8:	4622      	mov	r2, r4
 80098aa:	462b      	mov	r3, r5
 80098ac:	f7f6 fe9c 	bl	80005e8 <__aeabi_dmul>
 80098b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098b4:	4680      	mov	r8, r0
 80098b6:	4689      	mov	r9, r1
 80098b8:	4630      	mov	r0, r6
 80098ba:	4639      	mov	r1, r7
 80098bc:	f7f6 fe94 	bl	80005e8 <__aeabi_dmul>
 80098c0:	4602      	mov	r2, r0
 80098c2:	460b      	mov	r3, r1
 80098c4:	4640      	mov	r0, r8
 80098c6:	4649      	mov	r1, r9
 80098c8:	f7f6 fcd8 	bl	800027c <__adddf3>
 80098cc:	465b      	mov	r3, fp
 80098ce:	4606      	mov	r6, r0
 80098d0:	460f      	mov	r7, r1
 80098d2:	4652      	mov	r2, sl
 80098d4:	4620      	mov	r0, r4
 80098d6:	4629      	mov	r1, r5
 80098d8:	f7f6 fe86 	bl	80005e8 <__aeabi_dmul>
 80098dc:	460b      	mov	r3, r1
 80098de:	4602      	mov	r2, r0
 80098e0:	4680      	mov	r8, r0
 80098e2:	4689      	mov	r9, r1
 80098e4:	4630      	mov	r0, r6
 80098e6:	4639      	mov	r1, r7
 80098e8:	f7f6 fcc8 	bl	800027c <__adddf3>
 80098ec:	4b17      	ldr	r3, [pc, #92]	@ (800994c <__ieee754_pow+0x424>)
 80098ee:	4299      	cmp	r1, r3
 80098f0:	4604      	mov	r4, r0
 80098f2:	460d      	mov	r5, r1
 80098f4:	468b      	mov	fp, r1
 80098f6:	f340 820b 	ble.w	8009d10 <__ieee754_pow+0x7e8>
 80098fa:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80098fe:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009902:	4303      	orrs	r3, r0
 8009904:	f000 81ea 	beq.w	8009cdc <__ieee754_pow+0x7b4>
 8009908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800990c:	2200      	movs	r2, #0
 800990e:	2300      	movs	r3, #0
 8009910:	f7f7 f8dc 	bl	8000acc <__aeabi_dcmplt>
 8009914:	3800      	subs	r0, #0
 8009916:	bf18      	it	ne
 8009918:	2001      	movne	r0, #1
 800991a:	e713      	b.n	8009744 <__ieee754_pow+0x21c>
 800991c:	f3af 8000 	nop.w
 8009920:	60000000 	.word	0x60000000
 8009924:	3ff71547 	.word	0x3ff71547
 8009928:	f85ddf44 	.word	0xf85ddf44
 800992c:	3e54ae0b 	.word	0x3e54ae0b
 8009930:	55555555 	.word	0x55555555
 8009934:	3fd55555 	.word	0x3fd55555
 8009938:	652b82fe 	.word	0x652b82fe
 800993c:	3ff71547 	.word	0x3ff71547
 8009940:	3ff00000 	.word	0x3ff00000
 8009944:	3fd00000 	.word	0x3fd00000
 8009948:	3fe00000 	.word	0x3fe00000
 800994c:	408fffff 	.word	0x408fffff
 8009950:	4bd5      	ldr	r3, [pc, #852]	@ (8009ca8 <__ieee754_pow+0x780>)
 8009952:	ea08 0303 	and.w	r3, r8, r3
 8009956:	2200      	movs	r2, #0
 8009958:	b92b      	cbnz	r3, 8009966 <__ieee754_pow+0x43e>
 800995a:	4bd4      	ldr	r3, [pc, #848]	@ (8009cac <__ieee754_pow+0x784>)
 800995c:	f7f6 fe44 	bl	80005e8 <__aeabi_dmul>
 8009960:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8009964:	468b      	mov	fp, r1
 8009966:	ea4f 532b 	mov.w	r3, fp, asr #20
 800996a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800996e:	4413      	add	r3, r2
 8009970:	930a      	str	r3, [sp, #40]	@ 0x28
 8009972:	4bcf      	ldr	r3, [pc, #828]	@ (8009cb0 <__ieee754_pow+0x788>)
 8009974:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009978:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800997c:	459b      	cmp	fp, r3
 800997e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009982:	dd08      	ble.n	8009996 <__ieee754_pow+0x46e>
 8009984:	4bcb      	ldr	r3, [pc, #812]	@ (8009cb4 <__ieee754_pow+0x78c>)
 8009986:	459b      	cmp	fp, r3
 8009988:	f340 81a5 	ble.w	8009cd6 <__ieee754_pow+0x7ae>
 800998c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800998e:	3301      	adds	r3, #1
 8009990:	930a      	str	r3, [sp, #40]	@ 0x28
 8009992:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009996:	f04f 0a00 	mov.w	sl, #0
 800999a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800999e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80099a0:	4bc5      	ldr	r3, [pc, #788]	@ (8009cb8 <__ieee754_pow+0x790>)
 80099a2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80099a6:	ed93 7b00 	vldr	d7, [r3]
 80099aa:	4629      	mov	r1, r5
 80099ac:	ec53 2b17 	vmov	r2, r3, d7
 80099b0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80099b4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80099b8:	f7f6 fc5e 	bl	8000278 <__aeabi_dsub>
 80099bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80099c0:	4606      	mov	r6, r0
 80099c2:	460f      	mov	r7, r1
 80099c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099c8:	f7f6 fc58 	bl	800027c <__adddf3>
 80099cc:	4602      	mov	r2, r0
 80099ce:	460b      	mov	r3, r1
 80099d0:	2000      	movs	r0, #0
 80099d2:	49ba      	ldr	r1, [pc, #744]	@ (8009cbc <__ieee754_pow+0x794>)
 80099d4:	f7f6 ff32 	bl	800083c <__aeabi_ddiv>
 80099d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80099dc:	4602      	mov	r2, r0
 80099de:	460b      	mov	r3, r1
 80099e0:	4630      	mov	r0, r6
 80099e2:	4639      	mov	r1, r7
 80099e4:	f7f6 fe00 	bl	80005e8 <__aeabi_dmul>
 80099e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099ec:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80099f0:	106d      	asrs	r5, r5, #1
 80099f2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80099f6:	f04f 0b00 	mov.w	fp, #0
 80099fa:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80099fe:	4661      	mov	r1, ip
 8009a00:	2200      	movs	r2, #0
 8009a02:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009a06:	4658      	mov	r0, fp
 8009a08:	46e1      	mov	r9, ip
 8009a0a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8009a0e:	4614      	mov	r4, r2
 8009a10:	461d      	mov	r5, r3
 8009a12:	f7f6 fde9 	bl	80005e8 <__aeabi_dmul>
 8009a16:	4602      	mov	r2, r0
 8009a18:	460b      	mov	r3, r1
 8009a1a:	4630      	mov	r0, r6
 8009a1c:	4639      	mov	r1, r7
 8009a1e:	f7f6 fc2b 	bl	8000278 <__aeabi_dsub>
 8009a22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a26:	4606      	mov	r6, r0
 8009a28:	460f      	mov	r7, r1
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	4629      	mov	r1, r5
 8009a2e:	f7f6 fc23 	bl	8000278 <__aeabi_dsub>
 8009a32:	4602      	mov	r2, r0
 8009a34:	460b      	mov	r3, r1
 8009a36:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a3a:	f7f6 fc1d 	bl	8000278 <__aeabi_dsub>
 8009a3e:	465a      	mov	r2, fp
 8009a40:	464b      	mov	r3, r9
 8009a42:	f7f6 fdd1 	bl	80005e8 <__aeabi_dmul>
 8009a46:	4602      	mov	r2, r0
 8009a48:	460b      	mov	r3, r1
 8009a4a:	4630      	mov	r0, r6
 8009a4c:	4639      	mov	r1, r7
 8009a4e:	f7f6 fc13 	bl	8000278 <__aeabi_dsub>
 8009a52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009a56:	f7f6 fdc7 	bl	80005e8 <__aeabi_dmul>
 8009a5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009a62:	4610      	mov	r0, r2
 8009a64:	4619      	mov	r1, r3
 8009a66:	f7f6 fdbf 	bl	80005e8 <__aeabi_dmul>
 8009a6a:	a37d      	add	r3, pc, #500	@ (adr r3, 8009c60 <__ieee754_pow+0x738>)
 8009a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a70:	4604      	mov	r4, r0
 8009a72:	460d      	mov	r5, r1
 8009a74:	f7f6 fdb8 	bl	80005e8 <__aeabi_dmul>
 8009a78:	a37b      	add	r3, pc, #492	@ (adr r3, 8009c68 <__ieee754_pow+0x740>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	f7f6 fbfd 	bl	800027c <__adddf3>
 8009a82:	4622      	mov	r2, r4
 8009a84:	462b      	mov	r3, r5
 8009a86:	f7f6 fdaf 	bl	80005e8 <__aeabi_dmul>
 8009a8a:	a379      	add	r3, pc, #484	@ (adr r3, 8009c70 <__ieee754_pow+0x748>)
 8009a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a90:	f7f6 fbf4 	bl	800027c <__adddf3>
 8009a94:	4622      	mov	r2, r4
 8009a96:	462b      	mov	r3, r5
 8009a98:	f7f6 fda6 	bl	80005e8 <__aeabi_dmul>
 8009a9c:	a376      	add	r3, pc, #472	@ (adr r3, 8009c78 <__ieee754_pow+0x750>)
 8009a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa2:	f7f6 fbeb 	bl	800027c <__adddf3>
 8009aa6:	4622      	mov	r2, r4
 8009aa8:	462b      	mov	r3, r5
 8009aaa:	f7f6 fd9d 	bl	80005e8 <__aeabi_dmul>
 8009aae:	a374      	add	r3, pc, #464	@ (adr r3, 8009c80 <__ieee754_pow+0x758>)
 8009ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab4:	f7f6 fbe2 	bl	800027c <__adddf3>
 8009ab8:	4622      	mov	r2, r4
 8009aba:	462b      	mov	r3, r5
 8009abc:	f7f6 fd94 	bl	80005e8 <__aeabi_dmul>
 8009ac0:	a371      	add	r3, pc, #452	@ (adr r3, 8009c88 <__ieee754_pow+0x760>)
 8009ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac6:	f7f6 fbd9 	bl	800027c <__adddf3>
 8009aca:	4622      	mov	r2, r4
 8009acc:	4606      	mov	r6, r0
 8009ace:	460f      	mov	r7, r1
 8009ad0:	462b      	mov	r3, r5
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	4629      	mov	r1, r5
 8009ad6:	f7f6 fd87 	bl	80005e8 <__aeabi_dmul>
 8009ada:	4602      	mov	r2, r0
 8009adc:	460b      	mov	r3, r1
 8009ade:	4630      	mov	r0, r6
 8009ae0:	4639      	mov	r1, r7
 8009ae2:	f7f6 fd81 	bl	80005e8 <__aeabi_dmul>
 8009ae6:	465a      	mov	r2, fp
 8009ae8:	4604      	mov	r4, r0
 8009aea:	460d      	mov	r5, r1
 8009aec:	464b      	mov	r3, r9
 8009aee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009af2:	f7f6 fbc3 	bl	800027c <__adddf3>
 8009af6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009afa:	f7f6 fd75 	bl	80005e8 <__aeabi_dmul>
 8009afe:	4622      	mov	r2, r4
 8009b00:	462b      	mov	r3, r5
 8009b02:	f7f6 fbbb 	bl	800027c <__adddf3>
 8009b06:	465a      	mov	r2, fp
 8009b08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009b0c:	464b      	mov	r3, r9
 8009b0e:	4658      	mov	r0, fp
 8009b10:	4649      	mov	r1, r9
 8009b12:	f7f6 fd69 	bl	80005e8 <__aeabi_dmul>
 8009b16:	4b6a      	ldr	r3, [pc, #424]	@ (8009cc0 <__ieee754_pow+0x798>)
 8009b18:	2200      	movs	r2, #0
 8009b1a:	4606      	mov	r6, r0
 8009b1c:	460f      	mov	r7, r1
 8009b1e:	f7f6 fbad 	bl	800027c <__adddf3>
 8009b22:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b26:	f7f6 fba9 	bl	800027c <__adddf3>
 8009b2a:	46d8      	mov	r8, fp
 8009b2c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009b30:	460d      	mov	r5, r1
 8009b32:	465a      	mov	r2, fp
 8009b34:	460b      	mov	r3, r1
 8009b36:	4640      	mov	r0, r8
 8009b38:	4649      	mov	r1, r9
 8009b3a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8009b3e:	f7f6 fd53 	bl	80005e8 <__aeabi_dmul>
 8009b42:	465c      	mov	r4, fp
 8009b44:	4680      	mov	r8, r0
 8009b46:	4689      	mov	r9, r1
 8009b48:	4b5d      	ldr	r3, [pc, #372]	@ (8009cc0 <__ieee754_pow+0x798>)
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	4620      	mov	r0, r4
 8009b4e:	4629      	mov	r1, r5
 8009b50:	f7f6 fb92 	bl	8000278 <__aeabi_dsub>
 8009b54:	4632      	mov	r2, r6
 8009b56:	463b      	mov	r3, r7
 8009b58:	f7f6 fb8e 	bl	8000278 <__aeabi_dsub>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	460b      	mov	r3, r1
 8009b60:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009b64:	f7f6 fb88 	bl	8000278 <__aeabi_dsub>
 8009b68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b6c:	f7f6 fd3c 	bl	80005e8 <__aeabi_dmul>
 8009b70:	4622      	mov	r2, r4
 8009b72:	4606      	mov	r6, r0
 8009b74:	460f      	mov	r7, r1
 8009b76:	462b      	mov	r3, r5
 8009b78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b7c:	f7f6 fd34 	bl	80005e8 <__aeabi_dmul>
 8009b80:	4602      	mov	r2, r0
 8009b82:	460b      	mov	r3, r1
 8009b84:	4630      	mov	r0, r6
 8009b86:	4639      	mov	r1, r7
 8009b88:	f7f6 fb78 	bl	800027c <__adddf3>
 8009b8c:	4606      	mov	r6, r0
 8009b8e:	460f      	mov	r7, r1
 8009b90:	4602      	mov	r2, r0
 8009b92:	460b      	mov	r3, r1
 8009b94:	4640      	mov	r0, r8
 8009b96:	4649      	mov	r1, r9
 8009b98:	f7f6 fb70 	bl	800027c <__adddf3>
 8009b9c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8009ba0:	a33b      	add	r3, pc, #236	@ (adr r3, 8009c90 <__ieee754_pow+0x768>)
 8009ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba6:	4658      	mov	r0, fp
 8009ba8:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8009bac:	460d      	mov	r5, r1
 8009bae:	f7f6 fd1b 	bl	80005e8 <__aeabi_dmul>
 8009bb2:	465c      	mov	r4, fp
 8009bb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bb8:	4642      	mov	r2, r8
 8009bba:	464b      	mov	r3, r9
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	4629      	mov	r1, r5
 8009bc0:	f7f6 fb5a 	bl	8000278 <__aeabi_dsub>
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	4630      	mov	r0, r6
 8009bca:	4639      	mov	r1, r7
 8009bcc:	f7f6 fb54 	bl	8000278 <__aeabi_dsub>
 8009bd0:	a331      	add	r3, pc, #196	@ (adr r3, 8009c98 <__ieee754_pow+0x770>)
 8009bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd6:	f7f6 fd07 	bl	80005e8 <__aeabi_dmul>
 8009bda:	a331      	add	r3, pc, #196	@ (adr r3, 8009ca0 <__ieee754_pow+0x778>)
 8009bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be0:	4606      	mov	r6, r0
 8009be2:	460f      	mov	r7, r1
 8009be4:	4620      	mov	r0, r4
 8009be6:	4629      	mov	r1, r5
 8009be8:	f7f6 fcfe 	bl	80005e8 <__aeabi_dmul>
 8009bec:	4602      	mov	r2, r0
 8009bee:	460b      	mov	r3, r1
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	4639      	mov	r1, r7
 8009bf4:	f7f6 fb42 	bl	800027c <__adddf3>
 8009bf8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009bfa:	4b32      	ldr	r3, [pc, #200]	@ (8009cc4 <__ieee754_pow+0x79c>)
 8009bfc:	4413      	add	r3, r2
 8009bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c02:	f7f6 fb3b 	bl	800027c <__adddf3>
 8009c06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009c0a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009c0c:	f7f6 fc82 	bl	8000514 <__aeabi_i2d>
 8009c10:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009c12:	4b2d      	ldr	r3, [pc, #180]	@ (8009cc8 <__ieee754_pow+0x7a0>)
 8009c14:	4413      	add	r3, r2
 8009c16:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c1a:	4606      	mov	r6, r0
 8009c1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c20:	460f      	mov	r7, r1
 8009c22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c26:	f7f6 fb29 	bl	800027c <__adddf3>
 8009c2a:	4642      	mov	r2, r8
 8009c2c:	464b      	mov	r3, r9
 8009c2e:	f7f6 fb25 	bl	800027c <__adddf3>
 8009c32:	4632      	mov	r2, r6
 8009c34:	463b      	mov	r3, r7
 8009c36:	f7f6 fb21 	bl	800027c <__adddf3>
 8009c3a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8009c3e:	4632      	mov	r2, r6
 8009c40:	463b      	mov	r3, r7
 8009c42:	4658      	mov	r0, fp
 8009c44:	460d      	mov	r5, r1
 8009c46:	f7f6 fb17 	bl	8000278 <__aeabi_dsub>
 8009c4a:	4642      	mov	r2, r8
 8009c4c:	464b      	mov	r3, r9
 8009c4e:	f7f6 fb13 	bl	8000278 <__aeabi_dsub>
 8009c52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c56:	f7f6 fb0f 	bl	8000278 <__aeabi_dsub>
 8009c5a:	465c      	mov	r4, fp
 8009c5c:	e036      	b.n	8009ccc <__ieee754_pow+0x7a4>
 8009c5e:	bf00      	nop
 8009c60:	4a454eef 	.word	0x4a454eef
 8009c64:	3fca7e28 	.word	0x3fca7e28
 8009c68:	93c9db65 	.word	0x93c9db65
 8009c6c:	3fcd864a 	.word	0x3fcd864a
 8009c70:	a91d4101 	.word	0xa91d4101
 8009c74:	3fd17460 	.word	0x3fd17460
 8009c78:	518f264d 	.word	0x518f264d
 8009c7c:	3fd55555 	.word	0x3fd55555
 8009c80:	db6fabff 	.word	0xdb6fabff
 8009c84:	3fdb6db6 	.word	0x3fdb6db6
 8009c88:	33333303 	.word	0x33333303
 8009c8c:	3fe33333 	.word	0x3fe33333
 8009c90:	e0000000 	.word	0xe0000000
 8009c94:	3feec709 	.word	0x3feec709
 8009c98:	dc3a03fd 	.word	0xdc3a03fd
 8009c9c:	3feec709 	.word	0x3feec709
 8009ca0:	145b01f5 	.word	0x145b01f5
 8009ca4:	be3e2fe0 	.word	0xbe3e2fe0
 8009ca8:	7ff00000 	.word	0x7ff00000
 8009cac:	43400000 	.word	0x43400000
 8009cb0:	0003988e 	.word	0x0003988e
 8009cb4:	000bb679 	.word	0x000bb679
 8009cb8:	0800a898 	.word	0x0800a898
 8009cbc:	3ff00000 	.word	0x3ff00000
 8009cc0:	40080000 	.word	0x40080000
 8009cc4:	0800a878 	.word	0x0800a878
 8009cc8:	0800a888 	.word	0x0800a888
 8009ccc:	4602      	mov	r2, r0
 8009cce:	460b      	mov	r3, r1
 8009cd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cd4:	e5d6      	b.n	8009884 <__ieee754_pow+0x35c>
 8009cd6:	f04f 0a01 	mov.w	sl, #1
 8009cda:	e65e      	b.n	800999a <__ieee754_pow+0x472>
 8009cdc:	a3b5      	add	r3, pc, #724	@ (adr r3, 8009fb4 <__ieee754_pow+0xa8c>)
 8009cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce2:	4630      	mov	r0, r6
 8009ce4:	4639      	mov	r1, r7
 8009ce6:	f7f6 fac9 	bl	800027c <__adddf3>
 8009cea:	4642      	mov	r2, r8
 8009cec:	e9cd 0100 	strd	r0, r1, [sp]
 8009cf0:	464b      	mov	r3, r9
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	4629      	mov	r1, r5
 8009cf6:	f7f6 fabf 	bl	8000278 <__aeabi_dsub>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d02:	f7f6 ff01 	bl	8000b08 <__aeabi_dcmpgt>
 8009d06:	2800      	cmp	r0, #0
 8009d08:	f47f adfe 	bne.w	8009908 <__ieee754_pow+0x3e0>
 8009d0c:	4ba2      	ldr	r3, [pc, #648]	@ (8009f98 <__ieee754_pow+0xa70>)
 8009d0e:	e022      	b.n	8009d56 <__ieee754_pow+0x82e>
 8009d10:	4ca2      	ldr	r4, [pc, #648]	@ (8009f9c <__ieee754_pow+0xa74>)
 8009d12:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d16:	42a3      	cmp	r3, r4
 8009d18:	d919      	bls.n	8009d4e <__ieee754_pow+0x826>
 8009d1a:	4ba1      	ldr	r3, [pc, #644]	@ (8009fa0 <__ieee754_pow+0xa78>)
 8009d1c:	440b      	add	r3, r1
 8009d1e:	4303      	orrs	r3, r0
 8009d20:	d009      	beq.n	8009d36 <__ieee754_pow+0x80e>
 8009d22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d26:	2200      	movs	r2, #0
 8009d28:	2300      	movs	r3, #0
 8009d2a:	f7f6 fecf 	bl	8000acc <__aeabi_dcmplt>
 8009d2e:	3800      	subs	r0, #0
 8009d30:	bf18      	it	ne
 8009d32:	2001      	movne	r0, #1
 8009d34:	e512      	b.n	800975c <__ieee754_pow+0x234>
 8009d36:	4642      	mov	r2, r8
 8009d38:	464b      	mov	r3, r9
 8009d3a:	f7f6 fa9d 	bl	8000278 <__aeabi_dsub>
 8009d3e:	4632      	mov	r2, r6
 8009d40:	463b      	mov	r3, r7
 8009d42:	f7f6 fed7 	bl	8000af4 <__aeabi_dcmpge>
 8009d46:	2800      	cmp	r0, #0
 8009d48:	d1eb      	bne.n	8009d22 <__ieee754_pow+0x7fa>
 8009d4a:	4b96      	ldr	r3, [pc, #600]	@ (8009fa4 <__ieee754_pow+0xa7c>)
 8009d4c:	e003      	b.n	8009d56 <__ieee754_pow+0x82e>
 8009d4e:	4a96      	ldr	r2, [pc, #600]	@ (8009fa8 <__ieee754_pow+0xa80>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	f240 80e7 	bls.w	8009f24 <__ieee754_pow+0x9fc>
 8009d56:	151b      	asrs	r3, r3, #20
 8009d58:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8009d5c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8009d60:	fa4a fa03 	asr.w	sl, sl, r3
 8009d64:	44da      	add	sl, fp
 8009d66:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009d6a:	4890      	ldr	r0, [pc, #576]	@ (8009fac <__ieee754_pow+0xa84>)
 8009d6c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009d70:	4108      	asrs	r0, r1
 8009d72:	ea00 030a 	and.w	r3, r0, sl
 8009d76:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009d7a:	f1c1 0114 	rsb	r1, r1, #20
 8009d7e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009d82:	fa4a fa01 	asr.w	sl, sl, r1
 8009d86:	f1bb 0f00 	cmp.w	fp, #0
 8009d8a:	4640      	mov	r0, r8
 8009d8c:	4649      	mov	r1, r9
 8009d8e:	f04f 0200 	mov.w	r2, #0
 8009d92:	bfb8      	it	lt
 8009d94:	f1ca 0a00 	rsblt	sl, sl, #0
 8009d98:	f7f6 fa6e 	bl	8000278 <__aeabi_dsub>
 8009d9c:	4680      	mov	r8, r0
 8009d9e:	4689      	mov	r9, r1
 8009da0:	4632      	mov	r2, r6
 8009da2:	463b      	mov	r3, r7
 8009da4:	4640      	mov	r0, r8
 8009da6:	4649      	mov	r1, r9
 8009da8:	f7f6 fa68 	bl	800027c <__adddf3>
 8009dac:	2400      	movs	r4, #0
 8009dae:	a36a      	add	r3, pc, #424	@ (adr r3, 8009f58 <__ieee754_pow+0xa30>)
 8009db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db4:	4620      	mov	r0, r4
 8009db6:	460d      	mov	r5, r1
 8009db8:	f7f6 fc16 	bl	80005e8 <__aeabi_dmul>
 8009dbc:	4642      	mov	r2, r8
 8009dbe:	e9cd 0100 	strd	r0, r1, [sp]
 8009dc2:	464b      	mov	r3, r9
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	4629      	mov	r1, r5
 8009dc8:	f7f6 fa56 	bl	8000278 <__aeabi_dsub>
 8009dcc:	4602      	mov	r2, r0
 8009dce:	460b      	mov	r3, r1
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	4639      	mov	r1, r7
 8009dd4:	f7f6 fa50 	bl	8000278 <__aeabi_dsub>
 8009dd8:	a361      	add	r3, pc, #388	@ (adr r3, 8009f60 <__ieee754_pow+0xa38>)
 8009dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dde:	f7f6 fc03 	bl	80005e8 <__aeabi_dmul>
 8009de2:	a361      	add	r3, pc, #388	@ (adr r3, 8009f68 <__ieee754_pow+0xa40>)
 8009de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de8:	4680      	mov	r8, r0
 8009dea:	4689      	mov	r9, r1
 8009dec:	4620      	mov	r0, r4
 8009dee:	4629      	mov	r1, r5
 8009df0:	f7f6 fbfa 	bl	80005e8 <__aeabi_dmul>
 8009df4:	4602      	mov	r2, r0
 8009df6:	460b      	mov	r3, r1
 8009df8:	4640      	mov	r0, r8
 8009dfa:	4649      	mov	r1, r9
 8009dfc:	f7f6 fa3e 	bl	800027c <__adddf3>
 8009e00:	4604      	mov	r4, r0
 8009e02:	460d      	mov	r5, r1
 8009e04:	4602      	mov	r2, r0
 8009e06:	460b      	mov	r3, r1
 8009e08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e0c:	f7f6 fa36 	bl	800027c <__adddf3>
 8009e10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e14:	4680      	mov	r8, r0
 8009e16:	4689      	mov	r9, r1
 8009e18:	f7f6 fa2e 	bl	8000278 <__aeabi_dsub>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	460b      	mov	r3, r1
 8009e20:	4620      	mov	r0, r4
 8009e22:	4629      	mov	r1, r5
 8009e24:	f7f6 fa28 	bl	8000278 <__aeabi_dsub>
 8009e28:	4642      	mov	r2, r8
 8009e2a:	4606      	mov	r6, r0
 8009e2c:	460f      	mov	r7, r1
 8009e2e:	464b      	mov	r3, r9
 8009e30:	4640      	mov	r0, r8
 8009e32:	4649      	mov	r1, r9
 8009e34:	f7f6 fbd8 	bl	80005e8 <__aeabi_dmul>
 8009e38:	a34d      	add	r3, pc, #308	@ (adr r3, 8009f70 <__ieee754_pow+0xa48>)
 8009e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e3e:	4604      	mov	r4, r0
 8009e40:	460d      	mov	r5, r1
 8009e42:	f7f6 fbd1 	bl	80005e8 <__aeabi_dmul>
 8009e46:	a34c      	add	r3, pc, #304	@ (adr r3, 8009f78 <__ieee754_pow+0xa50>)
 8009e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4c:	f7f6 fa14 	bl	8000278 <__aeabi_dsub>
 8009e50:	4622      	mov	r2, r4
 8009e52:	462b      	mov	r3, r5
 8009e54:	f7f6 fbc8 	bl	80005e8 <__aeabi_dmul>
 8009e58:	a349      	add	r3, pc, #292	@ (adr r3, 8009f80 <__ieee754_pow+0xa58>)
 8009e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5e:	f7f6 fa0d 	bl	800027c <__adddf3>
 8009e62:	4622      	mov	r2, r4
 8009e64:	462b      	mov	r3, r5
 8009e66:	f7f6 fbbf 	bl	80005e8 <__aeabi_dmul>
 8009e6a:	a347      	add	r3, pc, #284	@ (adr r3, 8009f88 <__ieee754_pow+0xa60>)
 8009e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e70:	f7f6 fa02 	bl	8000278 <__aeabi_dsub>
 8009e74:	4622      	mov	r2, r4
 8009e76:	462b      	mov	r3, r5
 8009e78:	f7f6 fbb6 	bl	80005e8 <__aeabi_dmul>
 8009e7c:	a344      	add	r3, pc, #272	@ (adr r3, 8009f90 <__ieee754_pow+0xa68>)
 8009e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e82:	f7f6 f9fb 	bl	800027c <__adddf3>
 8009e86:	4622      	mov	r2, r4
 8009e88:	462b      	mov	r3, r5
 8009e8a:	f7f6 fbad 	bl	80005e8 <__aeabi_dmul>
 8009e8e:	4602      	mov	r2, r0
 8009e90:	460b      	mov	r3, r1
 8009e92:	4640      	mov	r0, r8
 8009e94:	4649      	mov	r1, r9
 8009e96:	f7f6 f9ef 	bl	8000278 <__aeabi_dsub>
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	460d      	mov	r5, r1
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	4640      	mov	r0, r8
 8009ea4:	4649      	mov	r1, r9
 8009ea6:	f7f6 fb9f 	bl	80005e8 <__aeabi_dmul>
 8009eaa:	2200      	movs	r2, #0
 8009eac:	e9cd 0100 	strd	r0, r1, [sp]
 8009eb0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	4629      	mov	r1, r5
 8009eb8:	f7f6 f9de 	bl	8000278 <__aeabi_dsub>
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ec4:	f7f6 fcba 	bl	800083c <__aeabi_ddiv>
 8009ec8:	4632      	mov	r2, r6
 8009eca:	4604      	mov	r4, r0
 8009ecc:	460d      	mov	r5, r1
 8009ece:	463b      	mov	r3, r7
 8009ed0:	4640      	mov	r0, r8
 8009ed2:	4649      	mov	r1, r9
 8009ed4:	f7f6 fb88 	bl	80005e8 <__aeabi_dmul>
 8009ed8:	4632      	mov	r2, r6
 8009eda:	463b      	mov	r3, r7
 8009edc:	f7f6 f9ce 	bl	800027c <__adddf3>
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	4620      	mov	r0, r4
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	f7f6 f9c6 	bl	8000278 <__aeabi_dsub>
 8009eec:	4642      	mov	r2, r8
 8009eee:	464b      	mov	r3, r9
 8009ef0:	f7f6 f9c2 	bl	8000278 <__aeabi_dsub>
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	492d      	ldr	r1, [pc, #180]	@ (8009fb0 <__ieee754_pow+0xa88>)
 8009efa:	2000      	movs	r0, #0
 8009efc:	f7f6 f9bc 	bl	8000278 <__aeabi_dsub>
 8009f00:	ec41 0b10 	vmov	d0, r0, r1
 8009f04:	ee10 3a90 	vmov	r3, s1
 8009f08:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009f0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f10:	da0b      	bge.n	8009f2a <__ieee754_pow+0xa02>
 8009f12:	4650      	mov	r0, sl
 8009f14:	f000 f85c 	bl	8009fd0 <scalbn>
 8009f18:	ec51 0b10 	vmov	r0, r1, d0
 8009f1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f20:	f7ff bb6d 	b.w	80095fe <__ieee754_pow+0xd6>
 8009f24:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009f28:	e73a      	b.n	8009da0 <__ieee754_pow+0x878>
 8009f2a:	ec51 0b10 	vmov	r0, r1, d0
 8009f2e:	4619      	mov	r1, r3
 8009f30:	e7f4      	b.n	8009f1c <__ieee754_pow+0x9f4>
 8009f32:	491f      	ldr	r1, [pc, #124]	@ (8009fb0 <__ieee754_pow+0xa88>)
 8009f34:	2000      	movs	r0, #0
 8009f36:	f7ff bb14 	b.w	8009562 <__ieee754_pow+0x3a>
 8009f3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f3e:	f7ff bb10 	b.w	8009562 <__ieee754_pow+0x3a>
 8009f42:	4630      	mov	r0, r6
 8009f44:	4639      	mov	r1, r7
 8009f46:	f7ff bb0c 	b.w	8009562 <__ieee754_pow+0x3a>
 8009f4a:	460c      	mov	r4, r1
 8009f4c:	f7ff bb69 	b.w	8009622 <__ieee754_pow+0xfa>
 8009f50:	2400      	movs	r4, #0
 8009f52:	f7ff bb4b 	b.w	80095ec <__ieee754_pow+0xc4>
 8009f56:	bf00      	nop
 8009f58:	00000000 	.word	0x00000000
 8009f5c:	3fe62e43 	.word	0x3fe62e43
 8009f60:	fefa39ef 	.word	0xfefa39ef
 8009f64:	3fe62e42 	.word	0x3fe62e42
 8009f68:	0ca86c39 	.word	0x0ca86c39
 8009f6c:	be205c61 	.word	0xbe205c61
 8009f70:	72bea4d0 	.word	0x72bea4d0
 8009f74:	3e663769 	.word	0x3e663769
 8009f78:	c5d26bf1 	.word	0xc5d26bf1
 8009f7c:	3ebbbd41 	.word	0x3ebbbd41
 8009f80:	af25de2c 	.word	0xaf25de2c
 8009f84:	3f11566a 	.word	0x3f11566a
 8009f88:	16bebd93 	.word	0x16bebd93
 8009f8c:	3f66c16c 	.word	0x3f66c16c
 8009f90:	5555553e 	.word	0x5555553e
 8009f94:	3fc55555 	.word	0x3fc55555
 8009f98:	40900000 	.word	0x40900000
 8009f9c:	4090cbff 	.word	0x4090cbff
 8009fa0:	3f6f3400 	.word	0x3f6f3400
 8009fa4:	4090cc00 	.word	0x4090cc00
 8009fa8:	3fe00000 	.word	0x3fe00000
 8009fac:	fff00000 	.word	0xfff00000
 8009fb0:	3ff00000 	.word	0x3ff00000
 8009fb4:	652b82fe 	.word	0x652b82fe
 8009fb8:	3c971547 	.word	0x3c971547

08009fbc <fabs>:
 8009fbc:	ec51 0b10 	vmov	r0, r1, d0
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009fc6:	ec43 2b10 	vmov	d0, r2, r3
 8009fca:	4770      	bx	lr
 8009fcc:	0000      	movs	r0, r0
	...

08009fd0 <scalbn>:
 8009fd0:	b570      	push	{r4, r5, r6, lr}
 8009fd2:	ec55 4b10 	vmov	r4, r5, d0
 8009fd6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009fda:	4606      	mov	r6, r0
 8009fdc:	462b      	mov	r3, r5
 8009fde:	b991      	cbnz	r1, 800a006 <scalbn+0x36>
 8009fe0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009fe4:	4323      	orrs	r3, r4
 8009fe6:	d03b      	beq.n	800a060 <scalbn+0x90>
 8009fe8:	4b33      	ldr	r3, [pc, #204]	@ (800a0b8 <scalbn+0xe8>)
 8009fea:	4620      	mov	r0, r4
 8009fec:	4629      	mov	r1, r5
 8009fee:	2200      	movs	r2, #0
 8009ff0:	f7f6 fafa 	bl	80005e8 <__aeabi_dmul>
 8009ff4:	4b31      	ldr	r3, [pc, #196]	@ (800a0bc <scalbn+0xec>)
 8009ff6:	429e      	cmp	r6, r3
 8009ff8:	4604      	mov	r4, r0
 8009ffa:	460d      	mov	r5, r1
 8009ffc:	da0f      	bge.n	800a01e <scalbn+0x4e>
 8009ffe:	a326      	add	r3, pc, #152	@ (adr r3, 800a098 <scalbn+0xc8>)
 800a000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a004:	e01e      	b.n	800a044 <scalbn+0x74>
 800a006:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800a00a:	4291      	cmp	r1, r2
 800a00c:	d10b      	bne.n	800a026 <scalbn+0x56>
 800a00e:	4622      	mov	r2, r4
 800a010:	4620      	mov	r0, r4
 800a012:	4629      	mov	r1, r5
 800a014:	f7f6 f932 	bl	800027c <__adddf3>
 800a018:	4604      	mov	r4, r0
 800a01a:	460d      	mov	r5, r1
 800a01c:	e020      	b.n	800a060 <scalbn+0x90>
 800a01e:	460b      	mov	r3, r1
 800a020:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a024:	3936      	subs	r1, #54	@ 0x36
 800a026:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800a02a:	4296      	cmp	r6, r2
 800a02c:	dd0d      	ble.n	800a04a <scalbn+0x7a>
 800a02e:	2d00      	cmp	r5, #0
 800a030:	a11b      	add	r1, pc, #108	@ (adr r1, 800a0a0 <scalbn+0xd0>)
 800a032:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a036:	da02      	bge.n	800a03e <scalbn+0x6e>
 800a038:	a11b      	add	r1, pc, #108	@ (adr r1, 800a0a8 <scalbn+0xd8>)
 800a03a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a03e:	a318      	add	r3, pc, #96	@ (adr r3, 800a0a0 <scalbn+0xd0>)
 800a040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a044:	f7f6 fad0 	bl	80005e8 <__aeabi_dmul>
 800a048:	e7e6      	b.n	800a018 <scalbn+0x48>
 800a04a:	1872      	adds	r2, r6, r1
 800a04c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a050:	428a      	cmp	r2, r1
 800a052:	dcec      	bgt.n	800a02e <scalbn+0x5e>
 800a054:	2a00      	cmp	r2, #0
 800a056:	dd06      	ble.n	800a066 <scalbn+0x96>
 800a058:	f36f 531e 	bfc	r3, #20, #11
 800a05c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a060:	ec45 4b10 	vmov	d0, r4, r5
 800a064:	bd70      	pop	{r4, r5, r6, pc}
 800a066:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a06a:	da08      	bge.n	800a07e <scalbn+0xae>
 800a06c:	2d00      	cmp	r5, #0
 800a06e:	a10a      	add	r1, pc, #40	@ (adr r1, 800a098 <scalbn+0xc8>)
 800a070:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a074:	dac3      	bge.n	8009ffe <scalbn+0x2e>
 800a076:	a10e      	add	r1, pc, #56	@ (adr r1, 800a0b0 <scalbn+0xe0>)
 800a078:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a07c:	e7bf      	b.n	8009ffe <scalbn+0x2e>
 800a07e:	3236      	adds	r2, #54	@ 0x36
 800a080:	f36f 531e 	bfc	r3, #20, #11
 800a084:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a088:	4620      	mov	r0, r4
 800a08a:	4b0d      	ldr	r3, [pc, #52]	@ (800a0c0 <scalbn+0xf0>)
 800a08c:	4629      	mov	r1, r5
 800a08e:	2200      	movs	r2, #0
 800a090:	e7d8      	b.n	800a044 <scalbn+0x74>
 800a092:	bf00      	nop
 800a094:	f3af 8000 	nop.w
 800a098:	c2f8f359 	.word	0xc2f8f359
 800a09c:	01a56e1f 	.word	0x01a56e1f
 800a0a0:	8800759c 	.word	0x8800759c
 800a0a4:	7e37e43c 	.word	0x7e37e43c
 800a0a8:	8800759c 	.word	0x8800759c
 800a0ac:	fe37e43c 	.word	0xfe37e43c
 800a0b0:	c2f8f359 	.word	0xc2f8f359
 800a0b4:	81a56e1f 	.word	0x81a56e1f
 800a0b8:	43500000 	.word	0x43500000
 800a0bc:	ffff3cb0 	.word	0xffff3cb0
 800a0c0:	3c900000 	.word	0x3c900000

0800a0c4 <with_errno>:
 800a0c4:	b510      	push	{r4, lr}
 800a0c6:	ed2d 8b02 	vpush	{d8}
 800a0ca:	eeb0 8a40 	vmov.f32	s16, s0
 800a0ce:	eef0 8a60 	vmov.f32	s17, s1
 800a0d2:	4604      	mov	r4, r0
 800a0d4:	f7fe fa60 	bl	8008598 <__errno>
 800a0d8:	eeb0 0a48 	vmov.f32	s0, s16
 800a0dc:	eef0 0a68 	vmov.f32	s1, s17
 800a0e0:	ecbd 8b02 	vpop	{d8}
 800a0e4:	6004      	str	r4, [r0, #0]
 800a0e6:	bd10      	pop	{r4, pc}

0800a0e8 <xflow>:
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	b507      	push	{r0, r1, r2, lr}
 800a0ec:	ec51 0b10 	vmov	r0, r1, d0
 800a0f0:	b183      	cbz	r3, 800a114 <xflow+0x2c>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a0f8:	e9cd 2300 	strd	r2, r3, [sp]
 800a0fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a100:	f7f6 fa72 	bl	80005e8 <__aeabi_dmul>
 800a104:	ec41 0b10 	vmov	d0, r0, r1
 800a108:	2022      	movs	r0, #34	@ 0x22
 800a10a:	b003      	add	sp, #12
 800a10c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a110:	f7ff bfd8 	b.w	800a0c4 <with_errno>
 800a114:	4602      	mov	r2, r0
 800a116:	460b      	mov	r3, r1
 800a118:	e7ee      	b.n	800a0f8 <xflow+0x10>
 800a11a:	0000      	movs	r0, r0
 800a11c:	0000      	movs	r0, r0
	...

0800a120 <__math_uflow>:
 800a120:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a128 <__math_uflow+0x8>
 800a124:	f7ff bfe0 	b.w	800a0e8 <xflow>
 800a128:	00000000 	.word	0x00000000
 800a12c:	10000000 	.word	0x10000000

0800a130 <__math_oflow>:
 800a130:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a138 <__math_oflow+0x8>
 800a134:	f7ff bfd8 	b.w	800a0e8 <xflow>
 800a138:	00000000 	.word	0x00000000
 800a13c:	70000000 	.word	0x70000000

0800a140 <_init>:
 800a140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a142:	bf00      	nop
 800a144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a146:	bc08      	pop	{r3}
 800a148:	469e      	mov	lr, r3
 800a14a:	4770      	bx	lr

0800a14c <_fini>:
 800a14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14e:	bf00      	nop
 800a150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a152:	bc08      	pop	{r3}
 800a154:	469e      	mov	lr, r3
 800a156:	4770      	bx	lr
