$date
	Tue Jan 30 09:15:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lc2_tb $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var wire 1 % q $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$scope module uut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 % q $end
$var wire 1 $ w $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
1%
0$
1#
1"
0!
$end
#10
0%
1!
1)
#20
1%
0"
0!
0#
0)
1(
#30
1)
#40
1"
1#
0)
0(
1'
#50
0%
1!
1)
#60
1%
0"
0!
0#
0)
1(
#70
1)
#80
