
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top main -part xczu2cg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6855 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2323.727 ; gain = 0.000 ; free physical = 23650 ; free virtual = 28608
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:23]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_START_COUNT bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DDMTD_Signal_Generator' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Signal_Generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'inst1' of module 'clk_wiz_0' has 3 connections declared, but only 2 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Signal_Generator.v:30]
INFO: [Synth 8-6157] synthesizing module 'FD' [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (2#1) [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6155] done synthesizing module 'DDMTD_Signal_Generator' (3#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Signal_Generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'MAXIS_WriteData' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/MAXIS_WriteData.v:23]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_START_COUNT bound to: 64 - type: integer 
	Parameter FRAME_BITWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MAXIS_WriteData' (4#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/MAXIS_WriteData.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (5#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 43 connections declared, but only 40 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:182]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (6#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (7#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (8#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 12 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:284]
INFO: [Synth 8-6157] synthesizing module 'design_1_data_transfer_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_data_transfer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_data_transfer_0_0' (9#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_data_transfer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:475]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1009]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (10#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1009]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (11#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1134]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1266]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (12#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (13#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1266]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (14#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:968]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (15#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:475]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (16#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:391]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (17#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-6675-rsaradhy-acer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 74 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:398]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (18#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (19#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7023] instance 'my_design' of module 'design_1_wrapper' has 13 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:88]
WARNING: [Synth 8-3848] Net x1 in module/entity main does not have driver. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3848] Net x0 in module/entity main does not have driver. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:25]
INFO: [Synth 8-6155] done synthesizing module 'main' (20#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design main has unconnected port x1[0]
WARNING: [Synth 8-3331] design main has unconnected port x0[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2377.535 ; gain = 53.809 ; free physical = 23681 ; free virtual = 28640
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2380.504 ; gain = 56.777 ; free physical = 23676 ; free virtual = 28635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2380.504 ; gain = 56.777 ; free physical = 23676 ; free virtual = 28635
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2392.410 ; gain = 0.000 ; free physical = 23673 ; free virtual = 28631
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'my_design/design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'my_design/design_1_i/axi_dma_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'my_design/design_1_i/axi_smc'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'my_design/design_1_i/axi_smc'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'my_design/design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'my_design/design_1_i/axi_gpio_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0/design_1_data_transfer_0_0_in_context.xdc] for cell 'my_design/design_1_i/data_transfer_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0/design_1_data_transfer_0_0_in_context.xdc] for cell 'my_design/design_1_i/data_transfer_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'my_design/design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'my_design/design_1_i/axis_data_fifo_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'DSG1/inst1'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'DSG1/inst1'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.254 ; gain = 0.000 ; free physical = 23584 ; free virtual = 28544
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FD => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2511.254 ; gain = 0.000 ; free physical = 23584 ; free virtual = 28544
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'my_design/design_1_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '3.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2514.223 ; gain = 190.496 ; free physical = 23655 ; free virtual = 28615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2514.223 ; gain = 190.496 ; free physical = 23655 ; free virtual = 28615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_design/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/data_transfer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DSG1/inst1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2514.223 ; gain = 190.496 ; free physical = 23655 ; free virtual = 28615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2514.223 ; gain = 190.496 ; free physical = 23648 ; free virtual = 28609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MAXIS_WriteData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design main has unconnected port x1[0]
WARNING: [Synth 8-3331] design main has unconnected port x0[0]
WARNING: [Synth 8-3332] Sequential element (DSG1/fd1) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2514.223 ; gain = 190.496 ; free physical = 23611 ; free virtual = 28580
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3003.652 ; gain = 679.926 ; free physical = 22988 ; free virtual = 27953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3023.684 ; gain = 699.957 ; free physical = 22985 ; free virtual = 27950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3024.691 ; gain = 700.965 ; free physical = 22984 ; free virtual = 27949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \DSG1/inst1  has unconnected pin reset
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.629 ; gain = 707.902 ; free physical = 22983 ; free virtual = 27948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.629 ; gain = 707.902 ; free physical = 22983 ; free virtual = 27948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.629 ; gain = 707.902 ; free physical = 22983 ; free virtual = 27948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.629 ; gain = 707.902 ; free physical = 22983 ; free virtual = 27948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.629 ; gain = 707.902 ; free physical = 22983 ; free virtual = 27948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.629 ; gain = 707.902 ; free physical = 22983 ; free virtual = 27948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |clk_wiz_0                    |         1|
|2     |design_1_xbar_0              |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_axi_dma_0_0         |         1|
|5     |design_1_axi_gpio_0_0        |         1|
|6     |design_1_axi_smc_0           |         1|
|7     |design_1_axis_data_fifo_0_0  |         1|
|8     |design_1_data_transfer_0_0   |         1|
|9     |design_1_rst_ps8_0_100M_0    |         1|
|10    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |clk_wiz_0                    |     1|
|2     |design_1_auto_pc_0           |     1|
|3     |design_1_axi_dma_0_0         |     1|
|4     |design_1_axi_gpio_0_0        |     1|
|5     |design_1_axi_smc_0           |     1|
|6     |design_1_axis_data_fifo_0_0  |     1|
|7     |design_1_data_transfer_0_0   |     1|
|8     |design_1_rst_ps8_0_100M_0    |     1|
|9     |design_1_xbar_0              |     1|
|10    |design_1_zynq_ultra_ps_e_0_0 |     1|
|11    |CARRY8                       |     8|
|12    |LUT1                         |     4|
|13    |LUT2                         |     7|
|14    |LUT3                         |     8|
|15    |LUT4                         |     5|
|16    |LUT5                         |     2|
|17    |LUT6                         |     5|
|18    |FDRE                         |    42|
|19    |FDSE                         |     8|
|20    |OBUFT                        |     2|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |  1636|
|2     |  DSG1                 |DDMTD_Signal_Generator      |     1|
|3     |  MAXIS_WriteData_inst |MAXIS_WriteData             |    88|
|4     |  my_design            |design_1_wrapper            |  1545|
|5     |    design_1_i         |design_1                    |  1544|
|6     |      ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |   496|
|7     |        s00_couplers   |s00_couplers_imp_1A7ZMW4    |   201|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.629 ; gain = 707.902 ; free physical = 22983 ; free virtual = 27948
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 3031.629 ; gain = 574.184 ; free physical = 23023 ; free virtual = 27988
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.637 ; gain = 707.902 ; free physical = 23023 ; free virtual = 27988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.637 ; gain = 0.000 ; free physical = 23091 ; free virtual = 28057
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.457 ; gain = 0.000 ; free physical = 23034 ; free virtual = 27999
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 77 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 3086.457 ; gain = 1606.008 ; free physical = 23162 ; free virtual = 28128
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.457 ; gain = 0.000 ; free physical = 23162 ; free virtual = 28128
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 30 11:47:31 2020...
