                          CONFORMAL (R)
                   Version 20.10-p100 (01-May-2020) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2019. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

0
CPU time     : 1.02    seconds
Elapse time  : 18      seconds
Memory usage : 313.31  M bytes
// Command: read_library slow.lib -lib -revised
// Parsing file slow.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:1)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:16)
// Note: Read Liberty library successfully
0
CPU time     : 1.35    seconds
Elapse time  : 19      seconds
Memory usage : 329.95  M bytes
// Command: read_design bound_flasher.v -verilog -golden
// Parsing file bound_flasher.v ...
// Golden root module is set to 'bound_flasher'
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:1)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:1)
// Warning: (RTL3.4) DFF/DLAT is with both asynchronous set and reset connections (occurrence:1)
// Warning: (RTL5.3) Case expressions/items are resized (occurrence:1)
// Warning: (RTL12) Referenced variable(s)/signal(s) are not in sensitivity list (occurrence:5)
// Warning: (RTL23) Flop with asynchronous hold might cause non-equivalence with synthesized netlist (occurrence:2)
// Note: Read VERILOG design successfully
0
CPU time     : 1.46    seconds
Elapse time  : 21      seconds
Memory usage : 336.98  M bytes
// Command: read_design bound_flasher_m.v -verilog -revised
// Error: Cannot open file 'bound_flasher_m.v'.
// Error: FIL1.2: Failed to open file
//  Design file not found
// Error: Total 1 error(s) of fail to open file found during read design. Please review parsing message.
1
// 'dofile /home/vlsi_group2/1752170/work/lec_env/./lec.tcl' is aborted at line 11
