Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 17:33:19 2022
| Host         : Dylan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.627        0.000                      0                 1005        0.096        0.000                      0                 1005        4.500        0.000                       0                   490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.627        0.000                      0                 1005        0.096        0.000                      0                 1005        4.500        0.000                       0                   490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 5.207ns (55.798%)  route 4.125ns (44.202%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.692    14.358    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I0_O)        0.124    14.482 r  tst/mulTest/mul/M_timer_q[24]_i_1__1/O
                         net (fo=1, routed)           0.000    14.482    tst/mulTest/mul_n_20
    SLICE_X51Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.449    14.854    tst/mulTest/CLK
    SLICE_X51Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[24]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y38         FDRE (Setup_fdre_C_D)        0.031    15.109    tst/mulTest/M_timer_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 5.207ns (55.900%)  route 4.108ns (44.100%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.675    14.341    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124    14.465 r  tst/mulTest/mul/M_timer_q[12]_i_1__1/O
                         net (fo=1, routed)           0.000    14.465    tst/mulTest/mul_n_32
    SLICE_X48Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.448    14.853    tst/mulTest/CLK
    SLICE_X48Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[12]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)        0.029    15.106    tst/mulTest/M_timer_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 5.233ns (55.921%)  route 4.125ns (44.079%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.692    14.358    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I0_O)        0.150    14.508 r  tst/mulTest/mul/M_timer_q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    14.508    tst/mulTest/mul_n_19
    SLICE_X51Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.449    14.854    tst/mulTest/CLK
    SLICE_X51Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[25]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y38         FDRE (Setup_fdre_C_D)        0.075    15.153    tst/mulTest/M_timer_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -14.508    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 5.207ns (55.956%)  route 4.098ns (44.043%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.665    14.332    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    14.456 r  tst/mulTest/mul/M_timer_q[6]_i_1__1/O
                         net (fo=1, routed)           0.000    14.456    tst/mulTest/mul_n_38
    SLICE_X48Y37         FDRE                                         r  tst/mulTest/M_timer_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.447    14.852    tst/mulTest/CLK
    SLICE_X48Y37         FDRE                                         r  tst/mulTest/M_timer_q_reg[6]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X48Y37         FDRE (Setup_fdre_C_D)        0.031    15.107    tst/mulTest/M_timer_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 5.207ns (55.968%)  route 4.097ns (44.032%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.663    14.330    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124    14.454 r  tst/mulTest/mul/M_timer_q[26]_i_1__1/O
                         net (fo=1, routed)           0.000    14.454    tst/mulTest/mul_n_18
    SLICE_X48Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.448    14.853    tst/mulTest/CLK
    SLICE_X48Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[26]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)        0.031    15.108    tst/mulTest/M_timer_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 5.233ns (56.023%)  route 4.108ns (43.977%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.675    14.341    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.150    14.491 r  tst/mulTest/mul/M_timer_q[13]_i_1__1/O
                         net (fo=1, routed)           0.000    14.491    tst/mulTest/mul_n_31
    SLICE_X48Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.448    14.853    tst/mulTest/CLK
    SLICE_X48Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[13]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)        0.075    15.152    tst/mulTest/M_timer_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 5.207ns (56.023%)  route 4.087ns (43.977%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.654    14.321    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X51Y37         LUT2 (Prop_lut2_I0_O)        0.124    14.445 r  tst/mulTest/mul/M_timer_q[16]_i_1__1/O
                         net (fo=1, routed)           0.000    14.445    tst/mulTest/mul_n_28
    SLICE_X51Y37         FDRE                                         r  tst/mulTest/M_timer_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.448    14.853    tst/mulTest/CLK
    SLICE_X51Y37         FDRE                                         r  tst/mulTest/M_timer_q_reg[16]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)        0.032    15.109    tst/mulTest/M_timer_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 5.233ns (56.090%)  route 4.097ns (43.910%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.663    14.330    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.150    14.480 r  tst/mulTest/mul/M_timer_q[27]_i_1__1/O
                         net (fo=1, routed)           0.000    14.480    tst/mulTest/mul_n_17
    SLICE_X48Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.448    14.853    tst/mulTest/CLK
    SLICE_X48Y38         FDRE                                         r  tst/mulTest/M_timer_q_reg[27]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)        0.075    15.152    tst/mulTest/M_timer_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 5.232ns (56.141%)  route 4.087ns (43.859%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.654    14.321    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X51Y37         LUT2 (Prop_lut2_I0_O)        0.149    14.470 r  tst/mulTest/mul/M_timer_q[17]_i_1__1/O
                         net (fo=1, routed)           0.000    14.470    tst/mulTest/mul_n_27
    SLICE_X51Y37         FDRE                                         r  tst/mulTest/M_timer_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.448    14.853    tst/mulTest/CLK
    SLICE_X51Y37         FDRE                                         r  tst/mulTest/M_timer_q_reg[17]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)        0.075    15.152    tst/mulTest/M_timer_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/mulTest/M_timer_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 5.207ns (55.871%)  route 4.113ns (44.129%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.566     5.150    tst/mulTest/CLK
    SLICE_X54Y36         FDRE                                         r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  tst/mulTest/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.705     6.373    tst/mulTest/mul/M_state_q[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.523 r  tst/mulTest/mul/out0_i_6/O
                         net (fo=1, routed)           0.380     6.904    tst/mulTest/mul/M_mul_a[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.043    10.947 f  tst/mulTest/mul/out0/P[6]
                         net (fo=3, routed)           1.182    12.129    tst/mulTest/mul/out0_n_99
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.253 f  tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0/O
                         net (fo=2, routed)           0.602    12.854    tst/mulTest/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.978 f  tst/mulTest/mul/M_timer_q[27]_i_5__1/O
                         net (fo=1, routed)           0.564    13.543    tst/mulTest/mul/M_timer_q[27]_i_5__1_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  tst/mulTest/mul/M_timer_q[27]_i_2__1/O
                         net (fo=28, routed)          0.679    14.346    tst/mulTest/mul/M_timer_q[27]_i_2__1_n_0
    SLICE_X50Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.470 r  tst/mulTest/mul/M_timer_q[22]_i_1__1/O
                         net (fo=1, routed)           0.000    14.470    tst/mulTest/mul_n_22
    SLICE_X50Y40         FDRE                                         r  tst/mulTest/M_timer_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.450    14.855    tst/mulTest/CLK
    SLICE_X50Y40         FDRE                                         r  tst/mulTest/M_timer_q_reg[22]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.079    15.158    tst/mulTest/M_timer_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 M_input2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.251ns (50.603%)  route 0.245ns (49.397%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  M_input2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  M_input2_q_reg[2]/Q
                         net (fo=2, routed)           0.245     1.895    alu/led[1][2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  alu/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.940    alu/out0_carry_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.005 r  alu/out0_carry/O[2]
                         net (fo=2, routed)           0.000     2.005    alu_n_13
    SLICE_X46Y49         FDRE                                         r  M_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  M_result_q_reg[2]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.130     1.909    M_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 M_input1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_result_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.270ns (53.029%)  route 0.239ns (46.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  M_input1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_input1_q_reg[2]/Q
                         net (fo=3, routed)           0.239     1.887    alu/Q[2]
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.016 r  alu/out0_carry/O[3]
                         net (fo=2, routed)           0.000     2.016    alu_n_12
    SLICE_X46Y49         FDRE                                         r  M_result_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  M_result_q_reg[3]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.130     1.909    M_result_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 M_input1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.299ns (54.727%)  route 0.247ns (45.273%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  M_input1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  M_input1_q_reg[0]/Q
                         net (fo=2, routed)           0.247     1.897    alu/Q[0]
    SLICE_X46Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     2.055 r  alu/out0_carry/O[0]
                         net (fo=2, routed)           0.000     2.055    alu_n_15
    SLICE_X46Y49         FDRE                                         r  M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  M_result_q_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.130     1.909    M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 M_input1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.252ns (45.317%)  route 0.304ns (54.683%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  M_input1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_input1_q_reg[1]/Q
                         net (fo=3, routed)           0.304     1.952    alu/Q[1]
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.997 r  alu/out0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.997    alu/out0_carry_i_3_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.063 r  alu/out0_carry/O[1]
                         net (fo=2, routed)           0.000     2.063    alu_n_14
    SLICE_X46Y49         FDRE                                         r  M_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  M_result_q_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.130     1.909    M_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tst/sraTest/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/sraTest/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.255%)  route 0.310ns (59.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.509    tst/sraTest/CLK
    SLICE_X54Y51         FDRE                                         r  tst/sraTest/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  tst/sraTest/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=23, routed)          0.310     1.983    tst/sraTest/M_state_q[1]
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.028 r  tst/sraTest/FSM_sequential_M_state_q[0]_i_1__8/O
                         net (fo=1, routed)           0.000     2.028    tst/sraTest/FSM_sequential_M_state_q[0]_i_1__8_n_0
    SLICE_X55Y48         FDRE                                         r  tst/sraTest/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.838     2.028    tst/sraTest/CLK
    SLICE_X55Y48         FDRE                                         r  tst/sraTest/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.091     1.873    tst/sraTest/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 M_input2_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_result_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X47Y52         FDRE                                         r  M_input2_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_input2_q_reg[14]/Q
                         net (fo=2, routed)           0.065     1.713    alu/led[1][14]
    SLICE_X46Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.758 r  alu/out0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.758    alu/out0_carry__2_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.823 r  alu/out0_carry__2/O[2]
                         net (fo=2, routed)           0.000     1.823    alu_n_1
    SLICE_X46Y52         FDRE                                         r  M_result_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  M_result_q_reg[14]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y52         FDRE (Hold_fdre_C_D)         0.130     1.650    M_result_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 M_input2_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.486%)  route 0.065ns (18.514%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X47Y52         FDRE                                         r  M_input2_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_input2_q_reg[14]/Q
                         net (fo=2, routed)           0.065     1.713    alu/led[1][14]
    SLICE_X46Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.758 r  alu/out0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.758    alu/out0_carry__2_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.859 r  alu/out0_carry__2/O[3]
                         net (fo=4, routed)           0.000     1.859    M_alu_n
    SLICE_X46Y52         FDRE                                         r  M_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  M_result_q_reg[15]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y52         FDRE (Hold_fdre_C_D)         0.130     1.650    M_result_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 M_input2_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_result_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  M_input2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_input2_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.747    alu/led[1][4]
    SLICE_X46Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.792 r  alu/out0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.792    alu/out0_carry__0_i_4_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.862 r  alu/out0_carry__0/O[0]
                         net (fo=2, routed)           0.000     1.862    alu_n_11
    SLICE_X46Y50         FDRE                                         r  M_result_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  M_result_q_reg[4]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.130     1.650    M_result_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tst/sraTest/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tst/sraTest/FSM_sequential_M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.838%)  route 0.374ns (64.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.509    tst/sraTest/CLK
    SLICE_X54Y51         FDRE                                         r  tst/sraTest/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  tst/sraTest/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=23, routed)          0.258     1.931    tst/sraTest/M_state_q[1]
    SLICE_X55Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.976 r  tst/sraTest/FSM_sequential_M_state_q[2]_i_1__8/O
                         net (fo=1, routed)           0.116     2.092    tst/sraTest/FSM_sequential_M_state_q[2]_i_1__8_n_0
    SLICE_X55Y48         FDRE                                         r  tst/sraTest/FSM_sequential_M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.838     2.028    tst/sraTest/CLK
    SLICE_X55Y48         FDRE                                         r  tst/sraTest/FSM_sequential_M_state_q_reg[2]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.075     1.857    tst/sraTest/FSM_sequential_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 M_input2_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_result_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.570%)  route 0.099ns (25.430%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  M_input2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_input2_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.747    alu/led[1][4]
    SLICE_X46Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.792 r  alu/out0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.792    alu/out0_carry__0_i_4_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.897 r  alu/out0_carry__0/O[1]
                         net (fo=2, routed)           0.000     1.897    alu_n_10
    SLICE_X46Y50         FDRE                                         r  M_result_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  M_result_q_reg[5]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.130     1.650    M_result_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y50   M_input1_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y53   M_input1_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y53   M_input1_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y53   M_input1_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y53   M_input1_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y53   M_input1_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52   M_input1_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y51   M_input1_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y51   M_input1_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y53   M_input2_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   tst/cmpltTest/M_timer_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   M_input1_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y53   M_input2_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   tst/cmpltTest/M_timer_q_reg[1]/C



