DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "NUMERIC_STD"
)
]
instances [
(Instance
name "U_1"
duLibraryName "Ethernet_test"
duName "miimFifo_tester"
elements [
(GiElement
name "miimPhyAddr"
type "positive"
value "miimPhyAddr"
)
(GiElement
name "miimPhyAddrBitNb"
type "positive"
value "miimPhyAddrBitNb"
)
(GiElement
name "miimRegAddrBitNb"
type "positive"
value "miimRegAddrBitNb"
)
(GiElement
name "miimDataBitNb"
type "positive"
value "miimDataBitNb"
)
]
mwi 0
uid 171,0
)
(Instance
name "U_0"
duLibraryName "Ethernet"
duName "miimFifo"
elements [
(GiElement
name "miimPhyAddr"
type "positive"
value "miimPhyAddr"
)
(GiElement
name "miimPhyAddrBitNb"
type "positive"
value "miimPhyAddrBitNb"
)
(GiElement
name "miimRegAddrBitNb"
type "positive"
value "miimRegAddrBitNb"
)
(GiElement
name "miimDataBitNb"
type "positive"
value "miimDataBitNb"
)
(GiElement
name "miimFifoDepth"
type "positive"
value "miimFifoDepth"
)
(GiElement
name "miimClockDivide"
type "positive"
value "miimClockDivide"
)
]
mwi 0
uid 1810,0
)
(Instance
name "U_2"
duLibraryName "Ethernet_test"
duName "miim_phy"
elements [
]
mwi 0
uid 1903,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miim@fifo_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miim@fifo_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miim@fifo_tb"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miimFifo_tb"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "miimFifo_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:49"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet_test/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "miimFifo_tb"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miim@fifo_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miimFifo_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\BoardTester\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\EDA\\Modelsim\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:36:49"
)
(vvPair
variable "unit"
value "miimFifo_tb"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,98000,127000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,98500,110200,98500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "127000,94000,131000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "127200,94500,127200,94500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,96000,127000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,96500,110200,96500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,96000,110000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,96500,106200,96500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "127000,95000,147000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "127200,95200,141300,96400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "131000,94000,147000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "131200,94500,131200,94500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,94000,127000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "111350,94400,121650,95600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,97000,110000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,97500,106200,97500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,98000,110000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,98500,106200,98500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,97000,127000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,97500,110200,97500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "106000,94000,147000,99000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 171,0
shape (Rectangle
uid 172,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "24000,66000,138000,74000"
)
oxt "22000,44000,86000,52000"
ttg (MlTextGroup
uid 173,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 174,0
va (VaSet
font "Verdana,12,0"
)
xt "24800,73900,35200,75300"
st "Ethernet_test"
blo "24800,75100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 175,0
va (VaSet
font "Verdana,12,0"
)
xt "24800,75300,36000,76700"
st "miimFifo_tester"
blo "24800,76500"
tm "BlkNameMgr"
)
*15 (Text
uid 176,0
va (VaSet
font "Verdana,12,0"
)
xt "24800,76700,28100,78100"
st "U_1"
blo "24800,77900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 177,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 178,0
text (MLText
uid 179,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,78800,52500,82000"
st "miimPhyAddr      = miimPhyAddr         ( positive )  
miimPhyAddrBitNb = miimPhyAddrBitNb    ( positive )  
miimRegAddrBitNb = miimRegAddrBitNb    ( positive )  
miimDataBitNb    = miimDataBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "miimPhyAddr"
type "positive"
value "miimPhyAddr"
)
(GiElement
name "miimPhyAddrBitNb"
type "positive"
value "miimPhyAddrBitNb"
)
(GiElement
name "miimRegAddrBitNb"
type "positive"
value "miimRegAddrBitNb"
)
(GiElement
name "miimDataBitNb"
type "positive"
value "miimDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 180,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,72250,25750,73750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 181,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
declText (MLText
uid 182,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,24600,17000,25800"
st "SIGNAL reset   : std_ulogic"
)
)
*17 (Net
uid 189,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,16200,17000,17400"
st "SIGNAL clock   : std_ulogic"
)
)
*18 (Net
uid 245,0
decl (Decl
n "mdIoIn"
t "std_ulogic"
o 6
suid 9,0
)
declText (MLText
uid 246,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,22200,17000,23400"
st "SIGNAL mdIoIn  : std_ulogic"
)
)
*19 (Net
uid 253,0
decl (Decl
n "mdIoOut"
t "std_ulogic"
o 7
suid 10,0
)
declText (MLText
uid 254,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,23400,17000,24600"
st "SIGNAL mdIoOut : std_ulogic"
)
)
*20 (Net
uid 261,0
decl (Decl
n "mdC"
t "std_ulogic"
o 3
suid 11,0
)
declText (MLText
uid 262,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,18600,17000,19800"
st "SIGNAL mdC     : std_ulogic"
)
)
*21 (HdlText
uid 708,0
optionalChildren [
*22 (EmbeddedText
uid 713,0
commentText (CommentText
uid 714,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 715,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,35000,106000,43000"
)
oxt "0,0,18000,5000"
text (MLText
uid 716,0
va (VaSet
font "Courier New,9,0"
)
xt "90200,35200,106200,41200"
st "
mdIo <= '0' when mdIoOut = '0'
  else 'Z';
mdIoIn <= '0' when mdIo = '0'
  else '1';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 709,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,34000,106000,44000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 710,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 711,0
va (VaSet
)
xt "90400,44000,92000,45000"
st "eb1"
blo "90400,44800"
tm "HdlTextNameMgr"
)
*24 (Text
uid 712,0
va (VaSet
)
xt "90400,45000,91200,46000"
st "1"
blo "90400,45800"
tm "HdlTextNumberMgr"
)
]
)
)
*25 (Net
uid 747,0
decl (Decl
n "mdIo"
t "std_logic"
o 5
suid 23,0
)
declText (MLText
uid 748,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,21000,16500,22200"
st "SIGNAL mdIo    : std_logic"
)
)
*26 (Net
uid 1019,0
decl (Decl
n "mdIntrp"
t "std_ulogic"
o 4
suid 24,0
)
declText (MLText
uid 1020,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,19800,17000,21000"
st "SIGNAL mdIntrp : std_ulogic"
)
)
*27 (HdlText
uid 1027,0
optionalChildren [
*28 (EmbeddedText
uid 1032,0
commentText (CommentText
uid 1033,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1034,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "82000,53000,98000,55000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1035,0
va (VaSet
font "Courier New,9,0"
)
xt "82200,53200,90700,54400"
st "
mdIntrp <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 1028,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "82000,52000,98000,56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1029,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 1030,0
va (VaSet
)
xt "82400,56000,84000,57000"
st "eb2"
blo "82400,56800"
tm "HdlTextNameMgr"
)
*30 (Text
uid 1031,0
va (VaSet
)
xt "82400,57000,83200,58000"
st "2"
blo "82400,57800"
tm "HdlTextNumberMgr"
)
]
)
)
*31 (Net
uid 1044,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 11
suid 26,0
)
declText (MLText
uid 1045,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,28200,17000,29400"
st "SIGNAL rxRd    : std_ulogic"
)
)
*32 (Net
uid 1052,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 27,0
)
declText (MLText
uid 1053,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,27000,17000,28200"
st "SIGNAL rxEmpty : std_ulogic"
)
)
*33 (Net
uid 1060,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 9
suid 28,0
)
declText (MLText
uid 1061,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,25800,34000,27000"
st "SIGNAL rxData  : std_ulogic_vector(miimDataBitNb-1 DOWNTO 0)"
)
)
*34 (Net
uid 1068,0
decl (Decl
n "txWr"
t "std_ulogic"
o 16
suid 29,0
)
declText (MLText
uid 1069,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,34200,17000,35400"
st "SIGNAL txWr    : std_ulogic"
)
)
*35 (Net
uid 1076,0
decl (Decl
n "txFull"
t "std_ulogic"
o 14
suid 30,0
)
declText (MLText
uid 1077,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,31800,17000,33000"
st "SIGNAL txFull  : std_ulogic"
)
)
*36 (Net
uid 1084,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 13
suid 31,0
)
declText (MLText
uid 1085,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,30600,34000,31800"
st "SIGNAL txData  : std_ulogic_vector(miimDataBitNb-1 DOWNTO 0)"
)
)
*37 (Net
uid 1537,0
decl (Decl
n "txAddr"
t "unsigned"
b "(miimRegAddrBitNb-1 DOWNTO 0)"
o 12
suid 32,0
)
declText (MLText
uid 1538,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,29400,31000,30600"
st "SIGNAL txAddr  : unsigned(miimRegAddrBitNb-1 DOWNTO 0)"
)
)
*38 (Net
uid 1545,0
decl (Decl
n "txRdWr"
t "std_ulogic"
o 15
suid 33,0
)
declText (MLText
uid 1546,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,33000,17000,34200"
st "SIGNAL txRdWr  : std_ulogic"
)
)
*39 (SaComponent
uid 1810,0
optionalChildren [
*40 (CptPort
uid 1750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,53625,58000,54375"
)
tg (CPTG
uid 1752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1753,0
va (VaSet
)
xt "59000,53500,61100,54500"
st "clock"
blo "59000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 18,0
)
)
)
*41 (CptPort
uid 1754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,31625,74750,32375"
)
tg (CPTG
uid 1756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1757,0
va (VaSet
)
xt "71000,31500,73000,32500"
st "mdC"
ju 2
blo "73000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mdC"
t "std_ulogic"
o 11
suid 22,0
)
)
)
*42 (CptPort
uid 1758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,33625,74750,34375"
)
tg (CPTG
uid 1760,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1761,0
va (VaSet
)
xt "69800,33500,73000,34500"
st "mdIoOut"
ju 2
blo "73000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mdIoOut"
t "std_ulogic"
o 12
suid 23,0
)
)
)
*43 (CptPort
uid 1762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1763,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,35625,74750,36375"
)
tg (CPTG
uid 1764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1765,0
va (VaSet
)
xt "70400,35500,73000,36500"
st "mdIoIn"
ju 2
blo "73000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "mdIoIn"
t "std_ulogic"
o 4
suid 24,0
)
)
)
*44 (CptPort
uid 1766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,55625,58000,56375"
)
tg (CPTG
uid 1768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1769,0
va (VaSet
)
xt "59000,55500,61100,56500"
st "reset"
blo "59000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 25,0
)
)
)
*45 (CptPort
uid 1770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,51625,58000,52375"
)
tg (CPTG
uid 1772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1773,0
va (VaSet
)
xt "59000,51500,61900,52500"
st "enMiim"
blo "59000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "enMiim"
t "std_ulogic"
o 2
suid 27,0
)
)
)
*46 (CptPort
uid 1774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,33625,58000,34375"
)
tg (CPTG
uid 1776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1777,0
va (VaSet
)
xt "59000,33500,61500,34500"
st "txData"
blo "59000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 8
suid 28,0
)
)
)
*47 (CptPort
uid 1778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1779,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,43625,58000,44375"
)
tg (CPTG
uid 1780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1781,0
va (VaSet
)
xt "59000,43500,61600,44500"
st "rxData"
blo "59000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 13
suid 29,0
)
)
)
*48 (CptPort
uid 1782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1783,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,37625,58000,38375"
)
tg (CPTG
uid 1784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1785,0
va (VaSet
)
xt "59000,37500,61200,38500"
st "txFull"
blo "59000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 15
suid 30,0
)
)
)
*49 (CptPort
uid 1786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1787,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,45625,58000,46375"
)
tg (CPTG
uid 1788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1789,0
va (VaSet
)
xt "59000,45500,62000,46500"
st "rxEmpty"
blo "59000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 14
suid 31,0
)
)
)
*50 (CptPort
uid 1790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,39625,58000,40375"
)
tg (CPTG
uid 1792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1793,0
va (VaSet
)
xt "59000,39500,60900,40500"
st "txWr"
blo "59000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 32,0
)
)
)
*51 (CptPort
uid 1794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,47625,58000,48375"
)
tg (CPTG
uid 1796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1797,0
va (VaSet
)
xt "59000,47500,61000,48500"
st "rxRd"
blo "59000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 33,0
)
)
)
*52 (CptPort
uid 1798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1799,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,37625,74750,38375"
)
tg (CPTG
uid 1800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1801,0
va (VaSet
)
xt "70100,37500,73000,38500"
st "mdIntrp"
ju 2
blo "73000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "mdIntrp"
t "std_ulogic"
o 3
suid 34,0
)
)
)
*53 (CptPort
uid 1802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,31625,58000,32375"
)
tg (CPTG
uid 1804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1805,0
va (VaSet
)
xt "59000,31500,61500,32500"
st "txAddr"
blo "59000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "txAddr"
t "unsigned"
b "(miimRegAddrBitNb-1 DOWNTO 0)"
o 7
suid 35,0
)
)
)
*54 (CptPort
uid 1806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,35625,58000,36375"
)
tg (CPTG
uid 1808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1809,0
va (VaSet
)
xt "59000,35500,61900,36500"
st "txRdWr"
blo "59000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "txRdWr"
t "std_ulogic"
o 9
suid 36,0
)
)
)
]
shape (Rectangle
uid 1811,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "58000,28000,74000,58000"
)
oxt "43000,2000,59000,32000"
ttg (MlTextGroup
uid 1812,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 1813,0
va (VaSet
font "Arial,8,1"
)
xt "58250,58000,61850,59000"
st "Ethernet"
blo "58250,58800"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 1814,0
va (VaSet
font "Arial,8,1"
)
xt "58250,59000,61950,60000"
st "miimFifo"
blo "58250,59800"
tm "CptNameMgr"
)
*57 (Text
uid 1815,0
va (VaSet
font "Arial,8,1"
)
xt "58250,60000,60050,61000"
st "U_0"
blo "58250,60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1816,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1817,0
text (MLText
uid 1818,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,61200,86500,66000"
st "miimPhyAddr      = miimPhyAddr         ( positive )  
miimPhyAddrBitNb = miimPhyAddrBitNb    ( positive )  
miimRegAddrBitNb = miimRegAddrBitNb    ( positive )  
miimDataBitNb    = miimDataBitNb       ( positive )  
miimFifoDepth    = miimFifoDepth       ( positive )  
miimClockDivide  = miimClockDivide     ( positive )  "
)
header ""
)
elements [
(GiElement
name "miimPhyAddr"
type "positive"
value "miimPhyAddr"
)
(GiElement
name "miimPhyAddrBitNb"
type "positive"
value "miimPhyAddrBitNb"
)
(GiElement
name "miimRegAddrBitNb"
type "positive"
value "miimRegAddrBitNb"
)
(GiElement
name "miimDataBitNb"
type "positive"
value "miimDataBitNb"
)
(GiElement
name "miimFifoDepth"
type "positive"
value "miimFifoDepth"
)
(GiElement
name "miimClockDivide"
type "positive"
value "miimClockDivide"
)
]
)
viewicon (ZoomableIcon
uid 1819,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "58250,56250,59750,57750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*58 (Net
uid 1820,0
decl (Decl
n "enMiim"
t "std_ulogic"
o 2
suid 34,0
)
declText (MLText
uid 1821,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,17400,17000,18600"
st "SIGNAL enMiim  : std_ulogic"
)
)
*59 (SaComponent
uid 1903,0
optionalChildren [
*60 (CptPort
uid 1895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1896,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,31625,122000,32375"
)
tg (CPTG
uid 1897,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1898,0
va (VaSet
)
xt "123000,31500,125500,32700"
st "mdC"
blo "123000,32500"
)
)
thePort (LogicalPort
decl (Decl
n "mdC"
t "std_ulogic"
o 11
suid 1,0
)
)
)
*61 (CptPort
uid 1899,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1900,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,33625,122000,34375"
)
tg (CPTG
uid 1901,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1902,0
va (VaSet
)
xt "123000,33500,125600,34700"
st "mdIo"
blo "123000,34500"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "mdIo"
t "std_logic"
o 13
suid 2,0
)
)
)
]
shape (Rectangle
uid 1904,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "122000,28000,138000,38000"
)
oxt "-3000,8000,13000,18000"
ttg (MlTextGroup
uid 1905,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 1906,0
va (VaSet
font "Arial,8,1"
)
xt "122100,38000,127900,39000"
st "Ethernet_test"
blo "122100,38800"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 1907,0
va (VaSet
font "Arial,8,1"
)
xt "122100,39000,126000,40000"
st "miim_phy"
blo "122100,39800"
tm "CptNameMgr"
)
*64 (Text
uid 1908,0
va (VaSet
font "Arial,8,1"
)
xt "122100,40000,123900,41000"
st "U_2"
blo "122100,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1909,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1910,0
text (MLText
uid 1911,0
va (VaSet
font "Courier New,8,0"
)
xt "122000,41200,122000,41200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1912,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "122250,36250,123750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*65 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "56000,56000,57250,66000"
pts [
"57250,56000"
"56000,56000"
"56000,66000"
]
)
start &44
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
font "Verdana,12,0"
)
xt "52250,54600,56350,56000"
st "reset"
blo "52250,55800"
tm "WireNameMgr"
)
)
on &16
)
*66 (Wire
uid 191,0
shape (OrthoPolyLine
uid 192,0
va (VaSet
vasetType 3
)
xt "54000,54000,57250,66000"
pts [
"57250,54000"
"54000,54000"
"54000,66000"
]
)
start &40
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
font "Verdana,12,0"
)
xt "52250,52600,56050,54000"
st "clock"
blo "52250,53800"
tm "WireNameMgr"
)
)
on &17
)
*67 (Wire
uid 247,0
shape (OrthoPolyLine
uid 248,0
va (VaSet
vasetType 3
)
xt "74750,36000,90000,40000"
pts [
"74750,36000"
"82000,36000"
"82000,40000"
"90000,40000"
]
)
start &43
end &21
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,34600,81300,36000"
st "mdIoIn"
blo "76000,35800"
tm "WireNameMgr"
)
)
on &18
)
*68 (Wire
uid 255,0
shape (OrthoPolyLine
uid 256,0
va (VaSet
vasetType 3
)
xt "74750,34000,90000,38000"
pts [
"74750,34000"
"84000,34000"
"84000,38000"
"90000,38000"
]
)
start &42
end &21
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,32600,82300,34000"
st "mdIoOut"
blo "76000,33800"
tm "WireNameMgr"
)
)
on &19
)
*69 (Wire
uid 263,0
shape (OrthoPolyLine
uid 264,0
va (VaSet
vasetType 3
)
xt "74750,32000,121250,32000"
pts [
"74750,32000"
"121250,32000"
]
)
start &41
end &60
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,30600,79600,32000"
st "mdC"
blo "76000,31800"
tm "WireNameMgr"
)
)
on &20
)
*70 (Wire
uid 729,0
shape (OrthoPolyLine
uid 730,0
va (VaSet
vasetType 3
)
xt "106000,34000,121250,38000"
pts [
"121250,34000"
"114000,34000"
"114000,38000"
"106000,38000"
]
)
start &61
end &21
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 736,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,32600,121000,34000"
st "mdIo"
blo "117000,33800"
tm "WireNameMgr"
)
)
on &25
)
*71 (Wire
uid 1021,0
shape (OrthoPolyLine
uid 1022,0
va (VaSet
vasetType 3
)
xt "74750,38000,82000,54000"
pts [
"74750,38000"
"78000,38000"
"78000,54000"
"82000,54000"
]
)
start &52
end &27
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1026,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,42600,81800,44000"
st "mdIntrp"
blo "76000,43800"
tm "WireNameMgr"
)
)
on &26
)
*72 (Wire
uid 1038,0
shape (OrthoPolyLine
uid 1039,0
va (VaSet
vasetType 3
)
xt "52000,52000,57250,66000"
pts [
"57250,52000"
"52000,52000"
"52000,66000"
]
)
start &45
end &12
ss 0
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1043,0
va (VaSet
font "Verdana,12,0"
)
xt "52250,50600,57350,52000"
st "enMiim"
blo "52250,51800"
tm "WireNameMgr"
)
)
on &58
)
*73 (Wire
uid 1046,0
shape (OrthoPolyLine
uid 1047,0
va (VaSet
vasetType 3
)
xt "48000,48000,57250,66000"
pts [
"57250,48000"
"48000,48000"
"48000,66000"
]
)
start &51
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1051,0
va (VaSet
font "Verdana,12,0"
)
xt "52250,46600,55850,48000"
st "rxRd"
blo "52250,47800"
tm "WireNameMgr"
)
)
on &31
)
*74 (Wire
uid 1054,0
shape (OrthoPolyLine
uid 1055,0
va (VaSet
vasetType 3
)
xt "46000,46000,57250,66000"
pts [
"57250,46000"
"46000,46000"
"46000,66000"
]
)
start &49
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1059,0
va (VaSet
font "Verdana,12,0"
)
xt "50250,44600,56150,46000"
st "rxEmpty"
blo "50250,45800"
tm "WireNameMgr"
)
)
on &32
)
*75 (Wire
uid 1062,0
shape (OrthoPolyLine
uid 1063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,44000,57250,66000"
pts [
"57250,44000"
"44000,44000"
"44000,66000"
]
)
start &47
end &12
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1067,0
va (VaSet
font "Verdana,12,0"
)
xt "51250,42600,56250,44000"
st "rxData"
blo "51250,43800"
tm "WireNameMgr"
)
)
on &33
)
*76 (Wire
uid 1070,0
shape (OrthoPolyLine
uid 1071,0
va (VaSet
vasetType 3
)
xt "40000,40000,57250,66000"
pts [
"57250,40000"
"40000,40000"
"40000,66000"
]
)
start &50
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1075,0
va (VaSet
font "Verdana,12,0"
)
xt "52250,38600,56050,40000"
st "txWr"
blo "52250,39800"
tm "WireNameMgr"
)
)
on &34
)
*77 (Wire
uid 1078,0
shape (OrthoPolyLine
uid 1079,0
va (VaSet
vasetType 3
)
xt "38000,38000,57250,66000"
pts [
"57250,38000"
"38000,38000"
"38000,66000"
]
)
start &48
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1083,0
va (VaSet
font "Verdana,12,0"
)
xt "52250,36600,56350,38000"
st "txFull"
blo "52250,37800"
tm "WireNameMgr"
)
)
on &35
)
*78 (Wire
uid 1086,0
shape (OrthoPolyLine
uid 1087,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,34000,57250,66000"
pts [
"57250,34000"
"34000,34000"
"34000,66000"
]
)
start &46
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1091,0
va (VaSet
font "Verdana,12,0"
)
xt "51250,32600,56250,34000"
st "txData"
blo "51250,33800"
tm "WireNameMgr"
)
)
on &36
)
*79 (Wire
uid 1539,0
shape (OrthoPolyLine
uid 1540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,32000,57250,66000"
pts [
"57250,32000"
"32000,32000"
"32000,66000"
]
)
start &53
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1544,0
va (VaSet
font "Verdana,12,0"
)
xt "51250,30600,56150,32000"
st "txAddr"
blo "51250,31800"
tm "WireNameMgr"
)
)
on &37
)
*80 (Wire
uid 1547,0
shape (OrthoPolyLine
uid 1548,0
va (VaSet
vasetType 3
)
xt "36000,36000,57250,66000"
pts [
"57250,36000"
"36000,36000"
"36000,66000"
]
)
start &54
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1552,0
va (VaSet
font "Verdana,12,0"
)
xt "51250,34600,56650,36000"
st "txRdWr"
blo "51250,35800"
tm "WireNameMgr"
)
)
on &38
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *81 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*83 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,17500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.NUMERIC_STD.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*85 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*86 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*87 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*88 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*89 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*90 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "5,48,1396,955"
viewArea "-2141,-2141,151616,101894"
cachedDiagramExtent "0,0,147000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2018,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,2900,7250,4300"
st "<library>"
blo "750,4100"
tm "BdLibraryNameMgr"
)
*92 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,4300,6550,5700"
st "<block>"
blo "750,5500"
tm "BlkNameMgr"
)
*93 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,5700,4050,7100"
st "U_0"
blo "750,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "750,12900,750,12900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1450,0,9450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,3200,3450,4400"
st "Library"
blo "-950,4200"
)
*95 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,4400,8950,5600"
st "MWComponent"
blo "-950,5400"
)
*96 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,5600,1850,6800"
st "U_0"
blo "-950,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7950,1200,-7950,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,3200,3750,4400"
st "Library"
blo "-650,4200"
tm "BdLibraryNameMgr"
)
*98 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,4400,8650,5600"
st "SaComponent"
blo "-650,5400"
tm "CptNameMgr"
)
*99 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,5600,2150,6800"
st "U_0"
blo "-650,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7650,1200,-7650,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,3200,3250,4400"
st "Library"
blo "-1150,4200"
)
*101 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,4400,9150,5600"
st "VhdlComponent"
blo "-1150,5400"
)
*102 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,5600,1650,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2350,0,10350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,3200,2550,4400"
st "Library"
blo "-1850,4200"
)
*104 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,4400,9850,5600"
st "VerilogComponent"
blo "-1850,5400"
)
*105 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,5600,950,6800"
st "U_0"
blo "-1850,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8850,1200,-8850,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-750,-600,750,600"
st "G"
blo "-750,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*109 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*111 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,5000,5400,6000"
st "Declarations"
blo "0,5800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,6000,2700,7000"
st "Ports:"
blo "0,6800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,7000,3800,8000"
st "Pre User:"
blo "0,7800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,8000,25000,15200"
st "constant miimPhyAddr : positive := 1;
constant miimPhyAddrBitNb : positive := 5;
constant miimRegAddrBitNb : positive := 5;
constant miimDataBitNb : positive := 16;
constant miimFifoDepth : positive := 8;
constant miimClockDivide : positive := 11;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "0,15200,7100,16200"
st "Diagram Signals:"
blo "0,16000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,5000,4700,6000"
st "Post User:"
blo "0,5800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "0,5000,0,5000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 34,0
usingSuid 1
emptyRow *112 (LEmptyRow
)
uid 54,0
optionalChildren [
*113 (RefLabelRowHdr
)
*114 (TitleRowHdr
)
*115 (FilterRowHdr
)
*116 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*117 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*118 (GroupColHdr
tm "GroupColHdrMgr"
)
*119 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*120 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*121 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*122 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*123 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*124 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
)
uid 285,0
)
*126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 287,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mdIoIn"
t "std_ulogic"
o 6
suid 9,0
)
)
uid 301,0
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mdIoOut"
t "std_ulogic"
o 7
suid 10,0
)
)
uid 303,0
)
*129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mdC"
t "std_ulogic"
o 3
suid 11,0
)
)
uid 305,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mdIo"
t "std_logic"
o 5
suid 23,0
)
)
uid 749,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mdIntrp"
t "std_ulogic"
o 4
suid 24,0
)
)
uid 1092,0
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxRd"
t "std_ulogic"
o 11
suid 26,0
)
)
uid 1096,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 27,0
)
)
uid 1098,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 9
suid 28,0
)
)
uid 1100,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txWr"
t "std_ulogic"
o 16
suid 29,0
)
)
uid 1102,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFull"
t "std_ulogic"
o 14
suid 30,0
)
)
uid 1104,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 13
suid 31,0
)
)
uid 1106,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txAddr"
t "unsigned"
b "(miimRegAddrBitNb-1 DOWNTO 0)"
o 12
suid 32,0
)
)
uid 1553,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txRdWr"
t "std_ulogic"
o 15
suid 33,0
)
)
uid 1555,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enMiim"
t "std_ulogic"
o 2
suid 34,0
)
)
uid 1822,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*141 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *142 (MRCItem
litem &112
pos 16
dimension 20
)
uid 69,0
optionalChildren [
*143 (MRCItem
litem &113
pos 0
dimension 20
uid 70,0
)
*144 (MRCItem
litem &114
pos 1
dimension 23
uid 71,0
)
*145 (MRCItem
litem &115
pos 2
hidden 1
dimension 20
uid 72,0
)
*146 (MRCItem
litem &125
pos 0
dimension 20
uid 286,0
)
*147 (MRCItem
litem &126
pos 1
dimension 20
uid 288,0
)
*148 (MRCItem
litem &127
pos 2
dimension 20
uid 302,0
)
*149 (MRCItem
litem &128
pos 3
dimension 20
uid 304,0
)
*150 (MRCItem
litem &129
pos 4
dimension 20
uid 306,0
)
*151 (MRCItem
litem &130
pos 5
dimension 20
uid 750,0
)
*152 (MRCItem
litem &131
pos 6
dimension 20
uid 1093,0
)
*153 (MRCItem
litem &132
pos 7
dimension 20
uid 1097,0
)
*154 (MRCItem
litem &133
pos 8
dimension 20
uid 1099,0
)
*155 (MRCItem
litem &134
pos 9
dimension 20
uid 1101,0
)
*156 (MRCItem
litem &135
pos 10
dimension 20
uid 1103,0
)
*157 (MRCItem
litem &136
pos 11
dimension 20
uid 1105,0
)
*158 (MRCItem
litem &137
pos 12
dimension 20
uid 1107,0
)
*159 (MRCItem
litem &138
pos 13
dimension 20
uid 1554,0
)
*160 (MRCItem
litem &139
pos 14
dimension 20
uid 1556,0
)
*161 (MRCItem
litem &140
pos 15
dimension 20
uid 1823,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*162 (MRCItem
litem &116
pos 0
dimension 20
uid 74,0
)
*163 (MRCItem
litem &118
pos 1
dimension 50
uid 75,0
)
*164 (MRCItem
litem &119
pos 2
dimension 100
uid 76,0
)
*165 (MRCItem
litem &120
pos 3
dimension 50
uid 77,0
)
*166 (MRCItem
litem &121
pos 4
dimension 100
uid 78,0
)
*167 (MRCItem
litem &122
pos 5
dimension 100
uid 79,0
)
*168 (MRCItem
litem &123
pos 6
dimension 50
uid 80,0
)
*169 (MRCItem
litem &124
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *170 (LEmptyRow
)
uid 83,0
optionalChildren [
*171 (RefLabelRowHdr
)
*172 (TitleRowHdr
)
*173 (FilterRowHdr
)
*174 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*175 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*176 (GroupColHdr
tm "GroupColHdrMgr"
)
*177 (NameColHdr
tm "GenericNameColHdrMgr"
)
*178 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*179 (InitColHdr
tm "GenericValueColHdrMgr"
)
*180 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*181 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*182 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *183 (MRCItem
litem &170
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*184 (MRCItem
litem &171
pos 0
dimension 20
uid 98,0
)
*185 (MRCItem
litem &172
pos 1
dimension 23
uid 99,0
)
*186 (MRCItem
litem &173
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*187 (MRCItem
litem &174
pos 0
dimension 20
uid 102,0
)
*188 (MRCItem
litem &176
pos 1
dimension 50
uid 103,0
)
*189 (MRCItem
litem &177
pos 2
dimension 100
uid 104,0
)
*190 (MRCItem
litem &178
pos 3
dimension 100
uid 105,0
)
*191 (MRCItem
litem &179
pos 4
dimension 50
uid 106,0
)
*192 (MRCItem
litem &180
pos 5
dimension 50
uid 107,0
)
*193 (MRCItem
litem &181
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
