{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733724005659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733724005660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 22:00:05 2024 " "Processing started: Sun Dec  8 22:00:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733724005660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733724005660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c RISC-V " "Command: quartus_sta RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733724005660 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733724005793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733724007913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724008096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724008096 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC-V.out.sdc " "Reading SDC File: 'RISC-V.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733724011921 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733724012107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724012108 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1733724012112 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733724012114 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1733724012140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.684 " "Worst-case setup slack is 0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 clk  " "    0.684               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724012569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clk  " "    0.293               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724012637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733724012641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733724012643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.863 " "Worst-case minimum pulse width slack is 4.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.863               0.000 clk  " "    4.863               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724012657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724012657 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724012768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724012768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724012768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724012768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.256 ns " "Worst Case Available Settling Time: 15.256 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724012768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724012768 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724012768 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.684 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.684" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724012851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.684  " "Path #1: Setup slack is 0.684 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy~DUPLICATE " "From Node    : ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|readyBuffer\[2\] " "To Node      : reorderBuffer:rob\|readyBuffer\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.523      4.523  R        clock network delay " "     4.523      4.523  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.523      0.000     uTco  ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy~DUPLICATE " "     4.523      0.000     uTco  ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.523      0.000 RR  CELL  aluReservationStation\|entry2\|busy~DUPLICATE\|q " "     4.523      0.000 RR  CELL  aluReservationStation\|entry2\|busy~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.874      0.351 RR    IC  instrRenameStage\|arbiter\|open1~0\|datac " "     4.874      0.351 RR    IC  instrRenameStage\|arbiter\|open1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.327      0.453 RF  CELL  instrRenameStage\|arbiter\|open1~0\|combout " "     5.327      0.453 RF  CELL  instrRenameStage\|arbiter\|open1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.305      0.978 FF    IC  decodeStage\|freeze~0\|datae " "     6.305      0.978 FF    IC  decodeStage\|freeze~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.527      0.222 FF  CELL  decodeStage\|freeze~0\|combout " "     6.527      0.222 FF  CELL  decodeStage\|freeze~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.760      0.233 FF    IC  rob\|always1~1\|datac " "     6.760      0.233 FF    IC  rob\|always1~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.128      0.368 FR  CELL  rob\|always1~1\|combout " "     7.128      0.368 FR  CELL  rob\|always1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.865      0.737 RR    IC  rob\|readyBuffer~7\|datad " "     7.865      0.737 RR    IC  rob\|readyBuffer~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.349      0.484 RF  CELL  rob\|readyBuffer~7\|combout " "     8.349      0.484 RF  CELL  rob\|readyBuffer~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.929      0.580 FF    IC  rob\|readyBuffer\[2\]\|asdata " "     8.929      0.580 FF    IC  rob\|readyBuffer\[2\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.539      0.610 FF  CELL  reorderBuffer:rob\|readyBuffer\[2\] " "     9.539      0.610 FF  CELL  reorderBuffer:rob\|readyBuffer\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.203      3.953  F        clock network delay " "    10.203      3.953  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.323      0.120           clock pessimism removed " "    10.323      0.120           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.223     -0.100           clock uncertainty " "    10.223     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.223      0.000     uTsu  reorderBuffer:rob\|readyBuffer\[2\] " "    10.223      0.000     uTsu  reorderBuffer:rob\|readyBuffer\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.539 " "Data Arrival Time  :     9.539" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.223 " "Data Required Time :    10.223" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.684  " "Slack              :     0.684 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724012859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.293 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012952 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724012952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.293  " "Path #1: Hold slack is 0.293 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|predictedPCF\[16\] " "From Node    : instrFetchUnit:fetchStage\|predictedPCF\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instr_decode:decodeStage\|predictPC\[16\] " "To Node      : instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.255      4.255  R        clock network delay " "     4.255      4.255  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.255      0.000     uTco  instrFetchUnit:fetchStage\|predictedPCF\[16\] " "     4.255      0.000     uTco  instrFetchUnit:fetchStage\|predictedPCF\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.255      0.000 FF  CELL  fetchStage\|predictedPCF\[16\]\|q " "     4.255      0.000 FF  CELL  fetchStage\|predictedPCF\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.567      0.312 FF    IC  decodeStage\|predictPC\[16\]~feeder\|dataf " "     4.567      0.312 FF    IC  decodeStage\|predictPC\[16\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.614      0.047 FF  CELL  decodeStage\|predictPC\[16\]~feeder\|combout " "     4.614      0.047 FF  CELL  decodeStage\|predictPC\[16\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.614      0.000 FF    IC  decodeStage\|predictPC\[16\]\|d " "     4.614      0.000 FF    IC  decodeStage\|predictPC\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.682      0.068 FF  CELL  instr_decode:decodeStage\|predictPC\[16\] " "     4.682      0.068 FF  CELL  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.534      4.534  R        clock network delay " "     4.534      4.534  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.389     -0.145           clock pessimism removed " "     4.389     -0.145           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.389      0.000           clock uncertainty " "     4.389      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.389      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\] " "     4.389      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.682 " "Data Arrival Time  :     4.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.389 " "Data Required Time :     4.389" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.293  " "Slack              :     0.293 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724012953 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724012953 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1733724012959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733724013130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733724022281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724023261 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1733724023265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.530 " "Worst-case setup slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 clk  " "    0.530               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724023500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clk  " "    0.279               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724023592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733724023595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733724023598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.798 " "Worst-case minimum pulse width slack is 4.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.798               0.000 clk  " "    4.798               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724023611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724023611 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724023712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724023712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724023712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724023712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.318 ns " "Worst Case Available Settling Time: 15.318 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724023712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724023712 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724023712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.530 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.530" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023795 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724023795 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.530  " "Path #1: Setup slack is 0.530 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy~DUPLICATE " "From Node    : ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|readyBuffer\[2\] " "To Node      : reorderBuffer:rob\|readyBuffer\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.696      4.696  R        clock network delay " "     4.696      4.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.696      0.000     uTco  ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy~DUPLICATE " "     4.696      0.000     uTco  ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.696      0.000 RR  CELL  aluReservationStation\|entry2\|busy~DUPLICATE\|q " "     4.696      0.000 RR  CELL  aluReservationStation\|entry2\|busy~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.025      0.329 RR    IC  instrRenameStage\|arbiter\|open1~0\|datac " "     5.025      0.329 RR    IC  instrRenameStage\|arbiter\|open1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.546 RF  CELL  instrRenameStage\|arbiter\|open1~0\|combout " "     5.571      0.546 RF  CELL  instrRenameStage\|arbiter\|open1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.483      0.912 FF    IC  decodeStage\|freeze~0\|datae " "     6.483      0.912 FF    IC  decodeStage\|freeze~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.727      0.244 FF  CELL  decodeStage\|freeze~0\|combout " "     6.727      0.244 FF  CELL  decodeStage\|freeze~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.917      0.190 FF    IC  rob\|always1~1\|datac " "     6.917      0.190 FF    IC  rob\|always1~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.351      0.434 FR  CELL  rob\|always1~1\|combout " "     7.351      0.434 FR  CELL  rob\|always1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.048      0.697 RR    IC  rob\|readyBuffer~7\|datad " "     8.048      0.697 RR    IC  rob\|readyBuffer~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.638      0.590 RF  CELL  rob\|readyBuffer~7\|combout " "     8.638      0.590 RF  CELL  rob\|readyBuffer~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.146      0.508 FF    IC  rob\|readyBuffer\[2\]\|asdata " "     9.146      0.508 FF    IC  rob\|readyBuffer\[2\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.830      0.684 FF  CELL  reorderBuffer:rob\|readyBuffer\[2\] " "     9.830      0.684 FF  CELL  reorderBuffer:rob\|readyBuffer\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.384      4.134  F        clock network delay " "    10.384      4.134  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.460      0.076           clock pessimism removed " "    10.460      0.076           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.360     -0.100           clock uncertainty " "    10.360     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.360      0.000     uTsu  reorderBuffer:rob\|readyBuffer\[2\] " "    10.360      0.000     uTsu  reorderBuffer:rob\|readyBuffer\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.830 " "Data Arrival Time  :     9.830" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.360 " "Data Required Time :    10.360" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.530  " "Slack              :     0.530 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724023796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.279 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.279" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724023882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.279  " "Path #1: Hold slack is 0.279 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|predictedPCF\[16\] " "From Node    : instrFetchUnit:fetchStage\|predictedPCF\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instr_decode:decodeStage\|predictPC\[16\] " "To Node      : instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      4.482  R        clock network delay " "     4.482      4.482  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      0.000     uTco  instrFetchUnit:fetchStage\|predictedPCF\[16\] " "     4.482      0.000     uTco  instrFetchUnit:fetchStage\|predictedPCF\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      0.000 FF  CELL  fetchStage\|predictedPCF\[16\]\|q " "     4.482      0.000 FF  CELL  fetchStage\|predictedPCF\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.764      0.282 FF    IC  decodeStage\|predictPC\[16\]~feeder\|dataf " "     4.764      0.282 FF    IC  decodeStage\|predictPC\[16\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.816      0.052 FF  CELL  decodeStage\|predictPC\[16\]~feeder\|combout " "     4.816      0.052 FF  CELL  decodeStage\|predictPC\[16\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.816      0.000 FF    IC  decodeStage\|predictPC\[16\]\|d " "     4.816      0.000 FF    IC  decodeStage\|predictPC\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.887      0.071 FF  CELL  instr_decode:decodeStage\|predictPC\[16\] " "     4.887      0.071 FF  CELL  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.714      4.714  R        clock network delay " "     4.714      4.714  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.608     -0.106           clock pessimism removed " "     4.608     -0.106           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.608      0.000           clock uncertainty " "     4.608      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.608      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\] " "     4.608      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.887 " "Data Arrival Time  :     4.887" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.608 " "Data Required Time :     4.608" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.279  " "Slack              :     0.279 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724023883 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724023883 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 125C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1733724023890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733724024484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733724033014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724033825 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1733724033827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.228 " "Worst-case setup slack is 3.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724033905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724033905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.228               0.000 clk  " "    3.228               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724033905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724033905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724033996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724033996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clk  " "    0.165               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724033996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724033996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733724033999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733724034002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.073 " "Worst-case minimum pulse width slack is 5.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724034015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724034015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.073               0.000 clk  " "    5.073               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724034015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724034015 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724034109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724034109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724034109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724034109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.100 ns " "Worst Case Available Settling Time: 17.100 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724034109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724034109 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724034109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.228 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724034176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.228  " "Path #1: Setup slack is 3.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_83n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_83n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[8\] " "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.632      3.382  F        clock network delay " "     9.632      3.382  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.632      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_83n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     9.632      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_83n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.690      0.058 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[33\] " "     9.690      0.058 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[33\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.040      0.350 FF    IC  fetchStage\|branchTargetBuffer\|Equal0~1\|datad " "    10.040      0.350 FF    IC  fetchStage\|branchTargetBuffer\|Equal0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.187      0.147 FF  CELL  fetchStage\|branchTargetBuffer\|Equal0~1\|combout " "    10.187      0.147 FF  CELL  fetchStage\|branchTargetBuffer\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.714      0.527 FF    IC  fetchStage\|pcSelect\|intermediatePC~24\|datad " "    10.714      0.527 FF    IC  fetchStage\|pcSelect\|intermediatePC~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.873      0.159 FR  CELL  fetchStage\|pcSelect\|intermediatePC~24\|combout " "    10.873      0.159 FR  CELL  fetchStage\|pcSelect\|intermediatePC~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.074      0.201 RR    IC  fetchStage\|pcSelect\|intermediatePC~26\|datae " "    11.074      0.201 RR    IC  fetchStage\|pcSelect\|intermediatePC~26\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.183      0.109 RR  CELL  fetchStage\|pcSelect\|intermediatePC~26\|combout " "    11.183      0.109 RR  CELL  fetchStage\|pcSelect\|intermediatePC~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.183      0.000 RR    IC  fetchStage\|pcSelect\|nextPC\[8\]\|d " "    11.183      0.000 RR    IC  fetchStage\|pcSelect\|nextPC\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.314      0.131 RR  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[8\] " "    11.314      0.131 RR  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.615      2.115  R        clock network delay " "    14.615      2.115  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.642      0.027           clock pessimism removed " "    14.642      0.027           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.542     -0.100           clock uncertainty " "    14.542     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.542      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[8\] " "    14.542      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.314 " "Data Arrival Time  :    11.314" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.542 " "Data Required Time :    14.542" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.228  " "Slack              :     3.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034177 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724034177 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.165 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.165" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034252 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724034252 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.165  " "Path #1: Hold slack is 0.165 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|predictedPCF\[16\] " "From Node    : instrFetchUnit:fetchStage\|predictedPCF\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instr_decode:decodeStage\|predictPC\[16\] " "To Node      : instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.122      2.122  R        clock network delay " "     2.122      2.122  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.122      0.000     uTco  instrFetchUnit:fetchStage\|predictedPCF\[16\] " "     2.122      0.000     uTco  instrFetchUnit:fetchStage\|predictedPCF\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.122      0.000 RR  CELL  fetchStage\|predictedPCF\[16\]\|q " "     2.122      0.000 RR  CELL  fetchStage\|predictedPCF\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.285      0.163 RR    IC  decodeStage\|predictPC\[16\]~feeder\|dataf " "     2.285      0.163 RR    IC  decodeStage\|predictPC\[16\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.026 RR  CELL  decodeStage\|predictPC\[16\]~feeder\|combout " "     2.311      0.026 RR  CELL  decodeStage\|predictPC\[16\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.000 RR    IC  decodeStage\|predictPC\[16\]\|d " "     2.311      0.000 RR    IC  decodeStage\|predictPC\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.337      0.026 RR  CELL  instr_decode:decodeStage\|predictPC\[16\] " "     2.337      0.026 RR  CELL  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.208      2.208  R        clock network delay " "     2.208      2.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172     -0.036           clock pessimism removed " "     2.172     -0.036           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.000           clock uncertainty " "     2.172      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\] " "     2.172      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.337 " "Data Arrival Time  :     2.337" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.172 " "Data Required Time :     2.172" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.165  " "Slack              :     0.165 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724034253 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724034253 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1733724034258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724035181 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1733724035184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.405 " "Worst-case setup slack is 3.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.405               0.000 clk  " "    3.405               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724035249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk  " "    0.139               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724035336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733724035340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733724035343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.047 " "Worst-case minimum pulse width slack is 5.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.047               0.000 clk  " "    5.047               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733724035354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733724035354 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724035477 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724035477 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724035477 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724035477 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.436 ns " "Worst Case Available Settling Time: 17.436 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724035477 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733724035477 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724035477 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.405 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724035567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.405  " "Path #1: Setup slack is 3.405 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_83n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_83n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[5\] " "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.533      3.283  F        clock network delay " "     9.533      3.283  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.533      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_83n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     9.533      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_83n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.593      0.060 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[33\] " "     9.593      0.060 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[33\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.905      0.312 FF    IC  fetchStage\|branchTargetBuffer\|Equal0~1\|datad " "     9.905      0.312 FF    IC  fetchStage\|branchTargetBuffer\|Equal0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.030      0.125 FF  CELL  fetchStage\|branchTargetBuffer\|Equal0~1\|combout " "    10.030      0.125 FF  CELL  fetchStage\|branchTargetBuffer\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.452      0.422 FF    IC  fetchStage\|pcSelect\|intermediatePC~15\|datac " "    10.452      0.422 FF    IC  fetchStage\|pcSelect\|intermediatePC~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.612      0.160 FR  CELL  fetchStage\|pcSelect\|intermediatePC~15\|combout " "    10.612      0.160 FR  CELL  fetchStage\|pcSelect\|intermediatePC~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.728      0.116 RR    IC  fetchStage\|pcSelect\|intermediatePC~17\|datad " "    10.728      0.116 RR    IC  fetchStage\|pcSelect\|intermediatePC~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.898      0.170 RR  CELL  fetchStage\|pcSelect\|intermediatePC~17\|combout " "    10.898      0.170 RR  CELL  fetchStage\|pcSelect\|intermediatePC~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.898      0.000 RR    IC  fetchStage\|pcSelect\|nextPC\[5\]\|d " "    10.898      0.000 RR    IC  fetchStage\|pcSelect\|nextPC\[5\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.021      0.123 RR  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[5\] " "    11.021      0.123 RR  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.498      1.998  R        clock network delay " "    14.498      1.998  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.526      0.028           clock pessimism removed " "    14.526      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.426     -0.100           clock uncertainty " "    14.426     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.426      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[5\] " "    14.426      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.021 " "Data Arrival Time  :    11.021" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.426 " "Data Required Time :    14.426" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.405  " "Slack              :     3.405 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724035568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.139 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.139" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035655 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724035655 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.139  " "Path #1: Hold slack is 0.139 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|predictedPCF\[16\] " "From Node    : instrFetchUnit:fetchStage\|predictedPCF\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instr_decode:decodeStage\|predictPC\[16\] " "To Node      : instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.005      2.005  R        clock network delay " "     2.005      2.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.005      0.000     uTco  instrFetchUnit:fetchStage\|predictedPCF\[16\] " "     2.005      0.000     uTco  instrFetchUnit:fetchStage\|predictedPCF\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.005      0.000 RR  CELL  fetchStage\|predictedPCF\[16\]\|q " "     2.005      0.000 RR  CELL  fetchStage\|predictedPCF\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.136      0.131 RR    IC  decodeStage\|predictPC\[16\]~feeder\|dataf " "     2.136      0.131 RR    IC  decodeStage\|predictPC\[16\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.027 RR  CELL  decodeStage\|predictPC\[16\]~feeder\|combout " "     2.163      0.027 RR  CELL  decodeStage\|predictPC\[16\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.000 RR    IC  decodeStage\|predictPC\[16\]\|d " "     2.163      0.000 RR    IC  decodeStage\|predictPC\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.023 RR  CELL  instr_decode:decodeStage\|predictPC\[16\] " "     2.186      0.023 RR  CELL  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.084      2.084  R        clock network delay " "     2.084      2.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.047     -0.037           clock pessimism removed " "     2.047     -0.037           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.047      0.000           clock uncertainty " "     2.047      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.047      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\] " "     2.047      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.186 " "Data Arrival Time  :     2.186" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.047 " "Data Required Time :     2.047" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.139  " "Slack              :     0.139 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733724035656 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733724035656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733724040799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733724040803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733724041026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 22:00:41 2024 " "Processing ended: Sun Dec  8 22:00:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733724041026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733724041026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733724041026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733724041026 ""}
