m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vALU
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1749158998
!i10b 1
!s100 O:XRd9fAn5OE4dach84kJ1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IS=:A6XQa_;Q@7[IZPa;U?1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2
Z5 w1749157945
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/ALU.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/ALU.sv
!i122 13
L0 1 20
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1749158998.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/ALU.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/ALU.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
n@a@l@u
vCU
R0
R1
!i10b 1
!s100 ?6IQ]DKe6NoB^z0=MWUj12
R2
IDQm2Vga87;d7^DZcGle6C2
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Controller.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Controller.sv
!i122 14
L0 3 128
R6
r1
!s85 0
31
R7
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Controller.sv|
!i113 1
R8
R9
n@c@u
vData_memory
R0
R1
!i10b 1
!s100 PC=0IY`kMCK:Wm0H;dYH63
R2
IC=BBC51[PG8aB5@eb[;S91
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Data_Memory.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Data_Memory.sv
!i122 15
L0 1 23
R6
r1
!s85 0
31
R7
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Data_Memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Data_Memory.sv|
!i113 1
R8
R9
n@data_memory
vdatapath
R0
Z10 !s110 1749158999
!i10b 1
!s100 PzDLd<K:Ve3Cf_CQ?kR8S0
R2
I>?oe6Q<JLE<VUD0Z6hnfh2
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/datapath.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/datapath.sv
!i122 16
L0 2 97
R6
r1
!s85 0
31
R7
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/datapath.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/datapath.sv|
!i113 1
R8
R9
vExtend
R0
R10
!i10b 1
!s100 9dUmHgX4PSASSa<HS6Yll2
R2
I]hAn>_K5XWCcMM0j?C?QK3
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/extend.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/extend.sv
!i122 17
Z11 L0 1 15
R6
r1
!s85 0
31
Z12 !s108 1749158999.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/extend.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/extend.sv|
!i113 1
R8
R9
n@extend
vinstruction_memory
R0
R10
!i10b 1
!s100 zIVFcmg26P_M1^kA@nDG91
R2
I247l]L6_bahLzLzfM>OLz0
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/instruction_memory.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/instruction_memory.sv
!i122 18
R11
R6
r1
!s85 0
31
R12
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/instruction_memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/instruction_memory.sv|
!i113 1
R8
R9
vPC_imm_adder
R0
Z13 !s110 1749159000
!i10b 1
!s100 >K3?YDn=9WCK5^l98Z4B`1
R2
IDUCR;nzTzRGIj5m^4G3k[0
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PCTarget.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PCTarget.sv
!i122 22
L0 1 7
R6
r1
!s85 0
31
Z14 !s108 1749159000.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PCTarget.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PCTarget.sv|
!i113 1
R8
R9
n@p@c_imm_adder
vPC_mux
R0
R10
!i10b 1
!s100 SEfIJ=XTTg8f18m5XcC:U1
R2
IFl8hd:jBLB^l[aY^1O[?02
R3
S1
R4
R5
Z15 8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Muxs.sv
Z16 FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Muxs.sv
!i122 19
L0 1 13
R6
r1
!s85 0
31
R12
Z17 !s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Muxs.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/Muxs.sv|
!i113 1
R8
R9
n@p@c_mux
vPC_register
R0
R10
!i10b 1
!s100 ijYNH>;M<4NQR3eY3^[hG1
R2
Ig0OTLYH9B@kXhKW[fA=GA1
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PC_register.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PC_register.sv
!i122 20
L0 1 12
R6
r1
!s85 0
31
R12
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PC_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PC_register.sv|
!i113 1
R8
R9
n@p@c_register
vPCPlus4
R0
R13
!i10b 1
!s100 WFkb[fPXM`?kel4V7Gmo43
R2
Ia>V>HGM`68QKOzSmmjDYe3
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PCPlus4.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PCPlus4.sv
!i122 21
L0 1 6
R6
r1
!s85 0
31
R12
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PCPlus4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/PCPlus4.sv|
!i113 1
R8
R9
n@p@c@plus4
vregister_file
R0
R13
!i10b 1
!s100 gnh=j[f6i_kdIeKm_jG@b0
R2
I42TB`cL=Zlc]7DS90kn`C0
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/register_file.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/register_file.sv
!i122 23
L0 1 25
R6
r1
!s85 0
31
R14
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/register_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/register_file.sv|
!i113 1
R8
R9
vResult_mux
R0
R10
!i10b 1
!s100 Y3[?c7>lI2b7WlK?DKYXi3
R2
I6@2dIUk88Q0b8kF^[TMJO1
R3
S1
R4
R5
R15
R16
!i122 19
L0 15 13
R6
r1
!s85 0
31
R12
R17
R18
!i113 1
R8
R9
n@result_mux
vRISCV
R0
R13
!i10b 1
!s100 icQ98Y_i=fIC6<k>[VCPI1
R2
Ie:k_FfAj?FWKRl8STAL7j2
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/top.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/top.sv
!i122 25
L0 1 17
R6
r1
!s85 0
31
R14
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/top.sv|
!i113 1
R8
R9
n@r@i@s@c@v
vSrcB_mux
R0
R10
!i10b 1
!s100 NciQhQa0NgoeTzB_h7oX02
R2
IK[OE3^HRKzmRYkFzF;JY]2
R3
S1
R4
R5
R15
R16
!i122 19
L0 29 12
R6
r1
!s85 0
31
R12
R17
R18
!i113 1
R8
R9
n@src@b_mux
vtb_RISCV
R0
R13
!i10b 1
!s100 9kVZ]g22n1??Fn97EJ<gX1
R2
I_Lfo94WZ<4Qc1c:92^^mR0
R3
S1
R4
R5
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/riscVtb.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/riscVtb.sv
!i122 24
L0 3 27
R6
r1
!s85 0
31
R14
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/riscVtb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2v2/riscVtb.sv|
!i113 1
R8
R9
ntb_@r@i@s@c@v
