
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000117    0.000058    0.000058 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.019319    0.105090    0.348682    0.348741 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[2] (net)
                      0.105090    0.000044    0.348785 ^ _39_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.004356    0.043571    0.063677    0.412462 v _39_/Y (sky130_fd_sc_hd__a21oi_2)
                                                         _18_ (net)
                      0.043571    0.000002    0.412464 v _40_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.001767    0.032781    0.043293    0.455757 ^ _40_/Y (sky130_fd_sc_hd__o21ai_2)
                                                         _02_ (net)
                      0.032781    0.000001    0.455758 ^ _48_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.455758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000117    0.000058    0.000058 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000058   clock reconvergence pessimism
                                 -0.034554   -0.034496   library hold time
                                             -0.034496   data required time
---------------------------------------------------------------------------------------------
                                             -0.034496   data required time
                                             -0.455758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490254   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000105    0.000053    0.000053 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.031918    0.084019    0.348322    0.348375 v _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[0] (net)
                      0.084019    0.000090    0.348465 v _28_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.001747    0.033104    0.126009    0.474474 ^ _28_/Y (sky130_fd_sc_hd__o21ai_2)
                                                         _00_ (net)
                      0.033104    0.000000    0.474474 ^ _46_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.474474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000105    0.000053    0.000053 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000053   clock reconvergence pessimism
                                 -0.034623   -0.034570   library hold time
                                             -0.034570   data required time
---------------------------------------------------------------------------------------------
                                             -0.034570   data required time
                                             -0.474474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509045   slack (MET)


Startpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000071    0.000036    0.000036 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.007866    0.034772    0.299937    0.299973 v _49_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[3] (net)
                      0.034772    0.000009    0.299982 v _44_/B (sky130_fd_sc_hd__nand4_2)
     1    0.002696    0.037711    0.066792    0.366774 ^ _44_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _22_ (net)
                      0.037711    0.000002    0.366776 ^ _45_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.002004    0.032898    0.136096    0.502873 ^ _45_/X (sky130_fd_sc_hd__a31o_2)
                                                         _03_ (net)
                      0.032898    0.000003    0.502876 ^ _49_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.502876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000071    0.000036    0.000036 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000036   clock reconvergence pessimism
                                 -0.034585   -0.034549   library hold time
                                             -0.034549   data required time
---------------------------------------------------------------------------------------------
                                             -0.034549   data required time
                                             -0.502876   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537425   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000033    0.000017    0.000017 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.025638    0.138009    0.370565    0.370581 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[1] (net)
                      0.138009    0.000021    0.370602 ^ _33_/A1 (sky130_fd_sc_hd__a21o_2)
     1    0.002740    0.030587    0.134935    0.505537 ^ _33_/X (sky130_fd_sc_hd__a21o_2)
                                                         _13_ (net)
                      0.030587    0.000003    0.505540 ^ _34_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.002285    0.028914    0.080533    0.586073 ^ _34_/X (sky130_fd_sc_hd__a31o_2)
                                                         _01_ (net)
                      0.028914    0.000007    0.586080 ^ _47_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.586080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000033    0.000017    0.000017 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000017   clock reconvergence pessimism
                                 -0.033760   -0.033743   library hold time
                                             -0.033743   data required time
---------------------------------------------------------------------------------------------
                                             -0.033743   data required time
                                             -0.586080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619823   slack (MET)


Startpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000071    0.000036    0.000036 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.007866    0.034772    0.299937    0.299973 v _49_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[3] (net)
                      0.034772    0.000003    0.299976 v counter[3] (out)
                                              0.299976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.299976   data arrival time
---------------------------------------------------------------------------------------------
                                              2.299976   slack (MET)


Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000117    0.000058    0.000058 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.017748    0.053880    0.321634    0.321692 v _48_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[2] (net)
                      0.053880    0.000001    0.321694 v counter[2] (out)
                                              0.321694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.321694   data arrival time
---------------------------------------------------------------------------------------------
                                              2.321694   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000033    0.000017    0.000017 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.023624    0.067005    0.332758    0.332775 v _47_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[1] (net)
                      0.067005    0.000028    0.332803 v counter[1] (out)
                                              0.332803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.332803   data arrival time
---------------------------------------------------------------------------------------------
                                              2.332803   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.010692    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000105    0.000053    0.000053 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.031918    0.084019    0.348322    0.348375 v _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[0] (net)
                      0.084019    0.000019    0.348393 v counter[0] (out)
                                              0.348393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.348393   data arrival time
---------------------------------------------------------------------------------------------
                                              2.348393   slack (MET)



