/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [3:0] _05_;
  wire [23:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [57:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [3:0] celloutsig_0_79z;
  wire celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[93] & in_data[53]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z[4] & celloutsig_0_5z[6]);
  assign celloutsig_0_9z = ~(_00_ & celloutsig_0_2z[0]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z[18] & celloutsig_1_3z[3]);
  assign celloutsig_0_12z = ~(celloutsig_0_11z & celloutsig_0_10z);
  assign celloutsig_0_1z = ~(in_data[25] & celloutsig_0_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z & celloutsig_0_0z);
  assign celloutsig_0_25z = ~(_01_ & _02_);
  assign celloutsig_0_3z = ~(in_data[11] | in_data[40]);
  assign celloutsig_0_98z = ~(celloutsig_0_11z | celloutsig_0_79z[2]);
  assign celloutsig_1_1z = ~(in_data[175] | celloutsig_1_0z[7]);
  assign celloutsig_1_11z = ~(celloutsig_1_8z | celloutsig_1_2z[18]);
  assign celloutsig_0_11z = ~(celloutsig_0_3z | in_data[94]);
  assign celloutsig_0_15z = ~(celloutsig_0_11z | celloutsig_0_5z[2]);
  assign celloutsig_0_30z = ~(celloutsig_0_9z | celloutsig_0_10z);
  assign celloutsig_0_76z = _04_ | ~(celloutsig_0_32z[8]);
  assign celloutsig_0_97z = celloutsig_0_30z | ~(celloutsig_0_16z[1]);
  assign celloutsig_1_7z = celloutsig_1_3z[6] | ~(celloutsig_1_3z[4]);
  assign celloutsig_0_10z = celloutsig_0_8z | ~(celloutsig_0_3z);
  assign celloutsig_0_24z = _02_ | ~(celloutsig_0_12z);
  reg [2:0] _27_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _27_ <= 3'h0;
    else _27_ <= celloutsig_0_5z[3:1];
  assign { _00_, _02_, _01_ } = _27_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_1_12z[2:1], celloutsig_1_1z, celloutsig_1_9z };
  reg [23:0] _29_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _29_ <= 24'h000000;
    else _29_ <= { celloutsig_0_5z[4:2], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z };
  assign { _06_[23:19], _04_, _06_[17:1], _03_ } = _29_;
  assign celloutsig_0_79z = in_data[62:59] * { celloutsig_0_18z[7:5], celloutsig_0_76z };
  assign celloutsig_1_2z = { in_data[149:142], celloutsig_1_1z, celloutsig_1_0z } * in_data[135:113];
  assign celloutsig_1_10z = { celloutsig_1_3z[6:3], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z } * { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_10z[7:5] * celloutsig_1_6z;
  assign celloutsig_1_17z = celloutsig_1_4z[4:0] * in_data[164:160];
  assign celloutsig_0_21z = { celloutsig_0_18z[8:2], celloutsig_0_5z } * { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, _00_, _02_, _01_, _00_, _02_, _01_, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_8z = | { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, _00_, _02_, _01_ };
  assign celloutsig_1_5z = | celloutsig_1_4z[4:0];
  assign celloutsig_1_9z = | celloutsig_1_3z[6:1];
  assign celloutsig_1_16z = | { celloutsig_1_2z[16:11], celloutsig_1_9z };
  assign celloutsig_0_17z = | { celloutsig_0_16z[4:0], celloutsig_0_10z };
  assign celloutsig_0_4z = celloutsig_0_2z[3:1] >> celloutsig_0_2z[2:0];
  assign celloutsig_1_3z = celloutsig_1_2z[7:0] >> in_data[168:161];
  assign celloutsig_1_18z = { celloutsig_1_2z[7:4], celloutsig_1_17z } >> { celloutsig_1_2z[19:13], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_23z = celloutsig_0_4z >> celloutsig_0_21z[7:5];
  assign celloutsig_0_5z = { celloutsig_0_2z[7:4], celloutsig_0_4z, celloutsig_0_3z } - { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[117:104] - in_data[142:129];
  assign celloutsig_1_4z = celloutsig_1_2z[5:0] - { celloutsig_1_2z[20:16], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_4z[5:3] - celloutsig_1_4z[5:3];
  assign celloutsig_1_14z = { celloutsig_1_2z[2:1], celloutsig_1_7z } - { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_10z[5:2], celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_11z, _05_ } - { celloutsig_1_10z[2:0], celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_13z = { in_data[75:26], celloutsig_0_5z } - { celloutsig_0_4z[2:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = { in_data[41:37], celloutsig_0_14z } - { in_data[8:7], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_18z = { in_data[70:66], _00_, _02_, _01_, celloutsig_0_3z } - { celloutsig_0_13z[44:43], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[76:69] - in_data[76:69];
  assign celloutsig_0_32z = { in_data[85:81], celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_2z } - { _06_[14:1], celloutsig_0_23z };
  assign { _06_[18], _06_[0] } = { _04_, _03_ };
  assign { out_data[136:128], out_data[112:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
