Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: DataPath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DataPath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DataPath"
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : DataPath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/MUX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/reg64.vhd" in Library work.
Architecture behavioral of Entity reg64 is up to date.
Compiling vhdl file "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/straight_through.vhd" in Library work.
Architecture behavioral of Entity straight_through is up to date.
Compiling vhdl file "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/S_box.vhd" in Library work.
Architecture behavioral of Entity s_box is up to date.
Compiling vhdl file "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/P_layer.vhd" in Library work.
Architecture behavioral of Entity p_layer is up to date.
Compiling vhdl file "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/DataPath.vhd" in Library work.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DataPath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg64> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <straight_through> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <S_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <P_layer> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DataPath> in library <work> (Architecture <behavioral>).
Entity <DataPath> analyzed. Unit <DataPath> generated.

Analyzing Entity <MUX> in library <work> (Architecture <behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <reg64> in library <work> (Architecture <behavioral>).
Entity <reg64> analyzed. Unit <reg64> generated.

Analyzing Entity <straight_through> in library <work> (Architecture <behavioral>).
Entity <straight_through> analyzed. Unit <straight_through> generated.

Analyzing Entity <S_box> in library <work> (Architecture <behavioral>).
Entity <S_box> analyzed. Unit <S_box> generated.

Analyzing Entity <P_layer> in library <work> (Architecture <behavioral>).
Entity <P_layer> analyzed. Unit <P_layer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MUX>.
    Related source file is "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <reg64>.
    Related source file is "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/reg64.vhd".
    Found 64-bit register for signal <temp>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <reg64> synthesized.


Synthesizing Unit <straight_through>.
    Related source file is "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/straight_through.vhd".
    Found 64-bit register for signal <output>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <straight_through> synthesized.


Synthesizing Unit <S_box>.
    Related source file is "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/S_box.vhd".
    Found 16x4-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <S_box> synthesized.


Synthesizing Unit <P_layer>.
    Related source file is "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/P_layer.vhd".
Unit <P_layer> synthesized.


Synthesizing Unit <DataPath>.
    Related source file is "/home/ekorletey/Processor/cipher_processor/Present_Cipher_implementation/DataPath.vhd".
WARNING:Xst:1780 - Signal <xor_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_boxout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plaintmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ciphertmp> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
    Found 64-bit xor2 for signal <xor_tmp>.
Unit <DataPath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 16
 16x4-bit ROM                                          : 16
# Registers                                            : 3
 64-bit register                                       : 3
# Xors                                                 : 1
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 16
 16x4-bit ROM                                          : 16
# Registers                                            : 192
 Flip-Flops                                            : 192
# Xors                                                 : 1
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DataPath> ...

Optimizing unit <reg64> ...

Optimizing unit <straight_through> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DataPath, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 192
 Flip-Flops                                            : 192

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DataPath.ngr
Top Level Output File Name         : DataPath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 198

Cell Usage :
# BELS                             : 192
#      LUT2                        : 128
#      LUT4                        : 64
# FlipFlops/Latches                : 192
#      FD                          : 64
#      FDRE                        : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 197
#      IBUF                        : 133
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                      110  out of   1920     5%  
 Number of Slice Flip Flops:            192  out of   3840     5%  
 Number of 4 input LUTs:                192  out of   3840     5%  
 Number of IOs:                         198
 Number of bonded IOBs:                 198  out of    141   140% (*) 
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 192   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.257ns (Maximum Frequency: 443.095MHz)
   Minimum input arrival time before clock: 3.396ns
   Maximum output required time after clock: 7.769ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.257ns (frequency: 443.095MHz)
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Delay:               2.257ns (Levels of Logic = 1)
  Source:            keyinput/temp_63 (FF)
  Destination:       passer_by/output_63 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: keyinput/temp_63 to passer_by/output_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.626   0.976  keyinput/temp_63 (keyinput/temp_63)
     LUT2:I0->O            1   0.479   0.000  Mxor_xor_tmp_Result<63>1 (xor_tmp<63>)
     FD:D                      0.176          passer_by/output_63
    ----------------------------------------
    Total                      2.257ns (1.281ns logic, 0.976ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 448 / 384
-------------------------------------------------------------------------
Offset:              3.396ns (Levels of Logic = 2)
  Source:            sel (PAD)
  Destination:       datainput/temp_63 (FF)
  Destination Clock: CLK rising

  Data Path: sel to datainput/temp_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.715   2.026  sel_IBUF (sel_IBUF)
     LUT2:I0->O            1   0.479   0.000  muxconnect/output<9>1 (datatmp<9>)
     FDRE:D                    0.176          datainput/temp_9
    ----------------------------------------
    Total                      3.396ns (1.370ns logic, 2.026ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 256 / 64
-------------------------------------------------------------------------
Offset:              7.769ns (Levels of Logic = 2)
  Source:            passer_by/output_63 (FF)
  Destination:       cipher<63> (PAD)
  Source Clock:      CLK rising

  Data Path: passer_by/output_63 to cipher<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.626   1.074  passer_by/output_63 (passer_by/output_63)
     LUT4:I0->O            1   0.479   0.681  substitution0/Mrom_output31 (sub_out15<3>)
     OBUF:I->O                 4.909          cipher_63_OBUF (cipher<63>)
    ----------------------------------------
    Total                      7.769ns (6.014ns logic, 1.755ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.55 secs
 
--> 


Total memory usage is 508140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

