Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Nov 27 04:23:24 2015
| Host         : Arya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_timing_summary_routed.rpt -rpx project_timing_summary_routed.rpx
| Design       : project
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/go_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.745        0.000                      0                 1048        0.049        0.000                      0                 1048        3.000        0.000                       0                   359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            13.745        0.000                      0                 1048        0.049        0.000                      0                 1048       11.250        0.000                       0                   356  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       13.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.105ns (37.479%)  route 6.848ns (62.521%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 30.754 - 25.000 ) 
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.611     6.148    software_inst/pclk
    RAMB36_X0Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.602 r  software_inst/rom_2048x18/DOADO[7]
                         net (fo=23, routed)          1.718    10.320    kcpsm6_inst/lower_reg_banks/ADDRA3
    SLICE_X8Y6           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    10.470 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820    11.290    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.356    11.646 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          1.771    13.417    vga_example_inst/port_id[0]
    SLICE_X10Y13         LUT6 (Prop_lut6_I4_O)        0.326    13.743 f  vga_example_inst/data_path_loop[2].alu_mux_lut_i_2/O
                         net (fo=1, routed)           1.160    14.903    software_inst/endy_reg[2]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    15.027 f  software_inst/data_path_loop[2].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.713    15.741    kcpsm6_inst/in_port[2]
    SLICE_X10Y7          LUT6 (Prop_lut6_I2_O)        0.124    15.865 f  kcpsm6_inst/data_path_loop[2].alu_mux_lut/O
                         net (fo=3, routed)           0.664    16.529    kcpsm6_inst/alu_result[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.117    16.646 r  kcpsm6_inst/lower_zero_lut/O
                         net (fo=1, routed)           0.000    16.646    kcpsm6_inst/lower_zero
    SLICE_X8Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    17.100 r  kcpsm6_inst/init_zero_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.100    kcpsm6_inst/zero_flag_value
    SLICE_X8Y7           FDRE                                         r  kcpsm6_inst/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.449    30.754    kcpsm6_inst/pclk
    SLICE_X8Y7           FDRE                                         r  kcpsm6_inst/zero_flag_flop/C
                         clock pessimism              0.326    31.080    
                         clock uncertainty           -0.085    30.996    
    SLICE_X8Y7           FDRE (Setup_fdre_C_D)       -0.150    30.846    kcpsm6_inst/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         30.846    
                         arrival time                         -17.100    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             14.056ns  (required time - arrival time)
  Source:                 vga_example_inst/endy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.914ns  (logic 4.398ns (40.297%)  route 6.516ns (59.703%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 30.816 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.567     6.104    vga_example_inst/pclk
    SLICE_X11Y9          FDRE                                         r  vga_example_inst/endy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     6.560 r  vga_example_inst/endy_reg[3]/Q
                         net (fo=4, routed)           0.936     7.496    vga_example_inst/my_linedraw/endy_reg[7][3]
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.620 r  vga_example_inst/my_linedraw/err[3]_i_27/O
                         net (fo=1, routed)           0.000     7.620    vga_example_inst/my_linedraw/err[3]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.021 r  vga_example_inst/my_linedraw/err_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.021    vga_example_inst/my_linedraw/err_reg[3]_i_20_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.260 f  vga_example_inst/my_linedraw/err_reg[7]_i_31/O[2]
                         net (fo=6, routed)           1.304     9.564    vga_example_inst/my_linedraw/in[6]
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.330     9.894 f  vga_example_inst/my_linedraw/x[10]_i_24/O
                         net (fo=4, routed)           0.467    10.362    vga_example_inst/my_linedraw/x[10]_i_24_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.348    10.710 r  vga_example_inst/my_linedraw/err[7]_i_30/O
                         net (fo=3, routed)           0.681    11.390    vga_example_inst/my_linedraw/err[7]_i_30_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.514 r  vga_example_inst/my_linedraw/x[10]_i_15/O
                         net (fo=1, routed)           0.570    12.084    vga_example_inst/my_linedraw/x[10]_i_15_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.469 r  vga_example_inst/my_linedraw/x_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.469    vga_example_inst/my_linedraw/x_reg[10]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.626 r  vga_example_inst/my_linedraw/x_reg[10]_i_3/CO[1]
                         net (fo=15, routed)          1.332    13.958    vga_example_inst/my_linedraw/x_reg[10]_i_3_n_2
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.357    14.315 r  vga_example_inst/my_linedraw/err[3]_i_19/O
                         net (fo=2, routed)           0.304    14.620    vga_example_inst/my_linedraw/err[3]_i_19_n_0
    SLICE_X6Y13          LUT4 (Prop_lut4_I0_O)        0.348    14.968 r  vga_example_inst/my_linedraw/err[3]_i_4/O
                         net (fo=2, routed)           0.436    15.403    vga_example_inst/my_linedraw/err[3]_i_4_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.527 r  vga_example_inst/my_linedraw/err[3]_i_7/O
                         net (fo=1, routed)           0.000    15.527    vga_example_inst/my_linedraw/err[3]_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.903 r  vga_example_inst/my_linedraw/err_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.903    vga_example_inst/my_linedraw/err_reg[3]_i_2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.226 r  vga_example_inst/my_linedraw/err_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.486    16.712    vga_example_inst/my_linedraw/err2[5]
    SLICE_X4Y15          LUT4 (Prop_lut4_I0_O)        0.306    17.018 r  vga_example_inst/my_linedraw/err[5]_i_1/O
                         net (fo=1, routed)           0.000    17.018    vga_example_inst/my_linedraw/err_next[5]
    SLICE_X4Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.511    30.816    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X4Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[5]/C
                         clock pessimism              0.312    31.128    
                         clock uncertainty           -0.085    31.044    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.031    31.075    vga_example_inst/my_linedraw/err_reg[5]
  -------------------------------------------------------------------
                         required time                         31.075    
                         arrival time                         -17.018    
  -------------------------------------------------------------------
                         slack                                 14.056    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 vga_example_inst/endy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.885ns  (logic 4.400ns (40.423%)  route 6.485ns (59.577%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 30.815 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.567     6.104    vga_example_inst/pclk
    SLICE_X11Y9          FDRE                                         r  vga_example_inst/endy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     6.560 r  vga_example_inst/endy_reg[3]/Q
                         net (fo=4, routed)           0.936     7.496    vga_example_inst/my_linedraw/endy_reg[7][3]
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.620 r  vga_example_inst/my_linedraw/err[3]_i_27/O
                         net (fo=1, routed)           0.000     7.620    vga_example_inst/my_linedraw/err[3]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.021 r  vga_example_inst/my_linedraw/err_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.021    vga_example_inst/my_linedraw/err_reg[3]_i_20_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.260 f  vga_example_inst/my_linedraw/err_reg[7]_i_31/O[2]
                         net (fo=6, routed)           1.304     9.564    vga_example_inst/my_linedraw/in[6]
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.330     9.894 f  vga_example_inst/my_linedraw/x[10]_i_24/O
                         net (fo=4, routed)           0.467    10.362    vga_example_inst/my_linedraw/x[10]_i_24_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.348    10.710 r  vga_example_inst/my_linedraw/err[7]_i_30/O
                         net (fo=3, routed)           0.681    11.390    vga_example_inst/my_linedraw/err[7]_i_30_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.514 r  vga_example_inst/my_linedraw/x[10]_i_15/O
                         net (fo=1, routed)           0.570    12.084    vga_example_inst/my_linedraw/x[10]_i_15_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.469 r  vga_example_inst/my_linedraw/x_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.469    vga_example_inst/my_linedraw/x_reg[10]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.626 r  vga_example_inst/my_linedraw/x_reg[10]_i_3/CO[1]
                         net (fo=15, routed)          1.332    13.958    vga_example_inst/my_linedraw/x_reg[10]_i_3_n_2
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.357    14.315 r  vga_example_inst/my_linedraw/err[3]_i_19/O
                         net (fo=2, routed)           0.304    14.620    vga_example_inst/my_linedraw/err[3]_i_19_n_0
    SLICE_X6Y13          LUT4 (Prop_lut4_I0_O)        0.348    14.968 r  vga_example_inst/my_linedraw/err[3]_i_4/O
                         net (fo=2, routed)           0.436    15.403    vga_example_inst/my_linedraw/err[3]_i_4_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.527 r  vga_example_inst/my_linedraw/err[3]_i_7/O
                         net (fo=1, routed)           0.000    15.527    vga_example_inst/my_linedraw/err[3]_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.903 r  vga_example_inst/my_linedraw/err_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.903    vga_example_inst/my_linedraw/err_reg[3]_i_2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.020 r  vga_example_inst/my_linedraw/err_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.020    vga_example_inst/my_linedraw/err_reg[7]_i_2_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.239 r  vga_example_inst/my_linedraw/err_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.455    16.694    vga_example_inst/my_linedraw/err2[8]
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.295    16.989 r  vga_example_inst/my_linedraw/err[8]_i_1/O
                         net (fo=1, routed)           0.000    16.989    vga_example_inst/my_linedraw/err_next[8]
    SLICE_X5Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.510    30.815    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X5Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[8]/C
                         clock pessimism              0.312    31.127    
                         clock uncertainty           -0.085    31.043    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)        0.031    31.074    vga_example_inst/my_linedraw/err_reg[8]
  -------------------------------------------------------------------
                         required time                         31.074    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.357ns  (logic 3.537ns (34.152%)  route 6.820ns (65.848%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 30.755 - 25.000 ) 
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.611     6.148    software_inst/pclk
    RAMB36_X0Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.602 r  software_inst/rom_2048x18/DOADO[7]
                         net (fo=23, routed)          1.868    10.470    kcpsm6_inst/upper_reg_banks/ADDRA3
    SLICE_X8Y5           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    10.620 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102    11.722    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.358    12.080 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=24, routed)          1.382    13.462    software_inst/port_id[4]
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.327    13.789 r  software_inst/data_path_loop[0].alu_mux_lut_i_5/O
                         net (fo=10, routed)          1.172    14.961    software_inst/data_path_loop[0].alu_mux_lut_i_5_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.085 r  software_inst/data_path_loop[4].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.639    15.723    kcpsm6_inst/in_port[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.124    15.847 r  kcpsm6_inst/data_path_loop[4].alu_mux_lut/O
                         net (fo=3, routed)           0.657    16.504    kcpsm6_inst/upper_reg_banks/DIA0
    SLICE_X8Y5           RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.450    30.755    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X8Y5           RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.326    31.081    
                         clock uncertainty           -0.085    30.997    
    SLICE_X8Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    30.590    kcpsm6_inst/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         30.590    
                         arrival time                         -16.504    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.099ns  (required time - arrival time)
  Source:                 vga_example_inst/endy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 4.309ns (39.714%)  route 6.541ns (60.286%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.567     6.104    vga_example_inst/pclk
    SLICE_X11Y9          FDRE                                         r  vga_example_inst/endy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     6.560 r  vga_example_inst/endy_reg[3]/Q
                         net (fo=4, routed)           0.936     7.496    vga_example_inst/my_linedraw/endy_reg[7][3]
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.620 r  vga_example_inst/my_linedraw/err[3]_i_27/O
                         net (fo=1, routed)           0.000     7.620    vga_example_inst/my_linedraw/err[3]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.021 r  vga_example_inst/my_linedraw/err_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.021    vga_example_inst/my_linedraw/err_reg[3]_i_20_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.260 f  vga_example_inst/my_linedraw/err_reg[7]_i_31/O[2]
                         net (fo=6, routed)           1.304     9.564    vga_example_inst/my_linedraw/in[6]
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.330     9.894 f  vga_example_inst/my_linedraw/x[10]_i_24/O
                         net (fo=4, routed)           0.467    10.362    vga_example_inst/my_linedraw/x[10]_i_24_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.348    10.710 r  vga_example_inst/my_linedraw/err[7]_i_30/O
                         net (fo=3, routed)           0.681    11.390    vga_example_inst/my_linedraw/err[7]_i_30_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.514 r  vga_example_inst/my_linedraw/x[10]_i_15/O
                         net (fo=1, routed)           0.570    12.084    vga_example_inst/my_linedraw/x[10]_i_15_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.469 r  vga_example_inst/my_linedraw/x_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.469    vga_example_inst/my_linedraw/x_reg[10]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.626 r  vga_example_inst/my_linedraw/x_reg[10]_i_3/CO[1]
                         net (fo=15, routed)          1.332    13.958    vga_example_inst/my_linedraw/x_reg[10]_i_3_n_2
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.357    14.315 r  vga_example_inst/my_linedraw/err[3]_i_19/O
                         net (fo=2, routed)           0.304    14.620    vga_example_inst/my_linedraw/err[3]_i_19_n_0
    SLICE_X6Y13          LUT4 (Prop_lut4_I0_O)        0.348    14.968 r  vga_example_inst/my_linedraw/err[3]_i_4/O
                         net (fo=2, routed)           0.436    15.403    vga_example_inst/my_linedraw/err[3]_i_4_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.527 r  vga_example_inst/my_linedraw/err[3]_i_7/O
                         net (fo=1, routed)           0.000    15.527    vga_example_inst/my_linedraw/err[3]_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.903 r  vga_example_inst/my_linedraw/err_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.903    vga_example_inst/my_linedraw/err_reg[3]_i_2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.142 r  vga_example_inst/my_linedraw/err_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.511    16.653    vga_example_inst/my_linedraw/err2[6]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.301    16.954 r  vga_example_inst/my_linedraw/err[6]_i_1/O
                         net (fo=1, routed)           0.000    16.954    vga_example_inst/my_linedraw/err_next[6]
    SLICE_X8Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.444    30.749    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X8Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[6]/C
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.077    31.054    vga_example_inst/my_linedraw/err_reg[6]
  -------------------------------------------------------------------
                         required time                         31.054    
                         arrival time                         -16.954    
  -------------------------------------------------------------------
                         slack                                 14.099    

Slack (MET) :             14.159ns  (required time - arrival time)
  Source:                 vga_example_inst/endy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.855ns  (logic 4.515ns (41.592%)  route 6.340ns (58.408%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 30.814 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.567     6.104    vga_example_inst/pclk
    SLICE_X11Y9          FDRE                                         r  vga_example_inst/endy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     6.560 r  vga_example_inst/endy_reg[3]/Q
                         net (fo=4, routed)           0.936     7.496    vga_example_inst/my_linedraw/endy_reg[7][3]
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.620 r  vga_example_inst/my_linedraw/err[3]_i_27/O
                         net (fo=1, routed)           0.000     7.620    vga_example_inst/my_linedraw/err[3]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.021 r  vga_example_inst/my_linedraw/err_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.021    vga_example_inst/my_linedraw/err_reg[3]_i_20_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.260 f  vga_example_inst/my_linedraw/err_reg[7]_i_31/O[2]
                         net (fo=6, routed)           1.304     9.564    vga_example_inst/my_linedraw/in[6]
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.330     9.894 f  vga_example_inst/my_linedraw/x[10]_i_24/O
                         net (fo=4, routed)           0.467    10.362    vga_example_inst/my_linedraw/x[10]_i_24_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.348    10.710 r  vga_example_inst/my_linedraw/err[7]_i_30/O
                         net (fo=3, routed)           0.681    11.390    vga_example_inst/my_linedraw/err[7]_i_30_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.514 r  vga_example_inst/my_linedraw/x[10]_i_15/O
                         net (fo=1, routed)           0.570    12.084    vga_example_inst/my_linedraw/x[10]_i_15_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.469 r  vga_example_inst/my_linedraw/x_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.469    vga_example_inst/my_linedraw/x_reg[10]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.626 r  vga_example_inst/my_linedraw/x_reg[10]_i_3/CO[1]
                         net (fo=15, routed)          1.332    13.958    vga_example_inst/my_linedraw/x_reg[10]_i_3_n_2
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.357    14.315 r  vga_example_inst/my_linedraw/err[3]_i_19/O
                         net (fo=2, routed)           0.304    14.620    vga_example_inst/my_linedraw/err[3]_i_19_n_0
    SLICE_X6Y13          LUT4 (Prop_lut4_I0_O)        0.348    14.968 r  vga_example_inst/my_linedraw/err[3]_i_4/O
                         net (fo=2, routed)           0.436    15.403    vga_example_inst/my_linedraw/err[3]_i_4_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.527 r  vga_example_inst/my_linedraw/err[3]_i_7/O
                         net (fo=1, routed)           0.000    15.527    vga_example_inst/my_linedraw/err[3]_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.903 r  vga_example_inst/my_linedraw/err_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.903    vga_example_inst/my_linedraw/err_reg[3]_i_2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.020 r  vga_example_inst/my_linedraw/err_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.020    vga_example_inst/my_linedraw/err_reg[7]_i_2_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.343 r  vga_example_inst/my_linedraw/err_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.310    16.654    vga_example_inst/my_linedraw/err2[9]
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.306    16.960 r  vga_example_inst/my_linedraw/err[9]_i_1/O
                         net (fo=1, routed)           0.000    16.960    vga_example_inst/my_linedraw/err_next[9]
    SLICE_X6Y17          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.509    30.814    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X6Y17          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[9]/C
                         clock pessimism              0.312    31.126    
                         clock uncertainty           -0.085    31.042    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.077    31.119    vga_example_inst/my_linedraw/err_reg[9]
  -------------------------------------------------------------------
                         required time                         31.119    
                         arrival time                         -16.960    
  -------------------------------------------------------------------
                         slack                                 14.159    

Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 vga_example_inst/endy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 4.250ns (39.546%)  route 6.497ns (60.454%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 30.815 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.567     6.104    vga_example_inst/pclk
    SLICE_X11Y9          FDRE                                         r  vga_example_inst/endy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     6.560 r  vga_example_inst/endy_reg[3]/Q
                         net (fo=4, routed)           0.936     7.496    vga_example_inst/my_linedraw/endy_reg[7][3]
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.620 r  vga_example_inst/my_linedraw/err[3]_i_27/O
                         net (fo=1, routed)           0.000     7.620    vga_example_inst/my_linedraw/err[3]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.021 r  vga_example_inst/my_linedraw/err_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.021    vga_example_inst/my_linedraw/err_reg[3]_i_20_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.260 f  vga_example_inst/my_linedraw/err_reg[7]_i_31/O[2]
                         net (fo=6, routed)           1.304     9.564    vga_example_inst/my_linedraw/in[6]
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.330     9.894 f  vga_example_inst/my_linedraw/x[10]_i_24/O
                         net (fo=4, routed)           0.467    10.362    vga_example_inst/my_linedraw/x[10]_i_24_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.348    10.710 r  vga_example_inst/my_linedraw/err[7]_i_30/O
                         net (fo=3, routed)           0.681    11.390    vga_example_inst/my_linedraw/err[7]_i_30_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.514 r  vga_example_inst/my_linedraw/x[10]_i_15/O
                         net (fo=1, routed)           0.570    12.084    vga_example_inst/my_linedraw/x[10]_i_15_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.469 r  vga_example_inst/my_linedraw/x_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.469    vga_example_inst/my_linedraw/x_reg[10]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.626 r  vga_example_inst/my_linedraw/x_reg[10]_i_3/CO[1]
                         net (fo=15, routed)          0.987    13.613    vga_example_inst/my_linedraw/x_reg[10]_i_3_n_2
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.357    13.970 r  vga_example_inst/my_linedraw/err[10]_i_13/O
                         net (fo=4, routed)           0.452    14.422    vga_example_inst/my_linedraw/err[10]_i_13_n_0
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.326    14.748 r  vga_example_inst/my_linedraw/err[10]_i_4/O
                         net (fo=2, routed)           0.813    15.562    vga_example_inst/my_linedraw/err[10]_i_4_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.124    15.686 r  vga_example_inst/my_linedraw/err[10]_i_7/O
                         net (fo=1, routed)           0.000    15.686    vga_example_inst/my_linedraw/err[10]_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.264 r  vga_example_inst/my_linedraw/err_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.287    16.550    vga_example_inst/my_linedraw/err2[10]
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.301    16.851 r  vga_example_inst/my_linedraw/err[10]_i_1/O
                         net (fo=1, routed)           0.000    16.851    vga_example_inst/my_linedraw/err_next[10]
    SLICE_X5Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.510    30.815    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X5Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[10]/C
                         clock pessimism              0.312    31.127    
                         clock uncertainty           -0.085    31.043    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)        0.031    31.074    vga_example_inst/my_linedraw/err_reg[10]
  -------------------------------------------------------------------
                         required time                         31.074    
                         arrival time                         -16.851    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.254ns  (required time - arrival time)
  Source:                 vga_example_inst/endy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 4.391ns (40.975%)  route 6.325ns (59.025%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 30.816 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.567     6.104    vga_example_inst/pclk
    SLICE_X11Y9          FDRE                                         r  vga_example_inst/endy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     6.560 r  vga_example_inst/endy_reg[3]/Q
                         net (fo=4, routed)           0.936     7.496    vga_example_inst/my_linedraw/endy_reg[7][3]
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.620 r  vga_example_inst/my_linedraw/err[3]_i_27/O
                         net (fo=1, routed)           0.000     7.620    vga_example_inst/my_linedraw/err[3]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.021 r  vga_example_inst/my_linedraw/err_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.021    vga_example_inst/my_linedraw/err_reg[3]_i_20_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.260 f  vga_example_inst/my_linedraw/err_reg[7]_i_31/O[2]
                         net (fo=6, routed)           1.304     9.564    vga_example_inst/my_linedraw/in[6]
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.330     9.894 f  vga_example_inst/my_linedraw/x[10]_i_24/O
                         net (fo=4, routed)           0.467    10.362    vga_example_inst/my_linedraw/x[10]_i_24_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.348    10.710 r  vga_example_inst/my_linedraw/err[7]_i_30/O
                         net (fo=3, routed)           0.681    11.390    vga_example_inst/my_linedraw/err[7]_i_30_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.514 r  vga_example_inst/my_linedraw/x[10]_i_15/O
                         net (fo=1, routed)           0.570    12.084    vga_example_inst/my_linedraw/x[10]_i_15_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.469 r  vga_example_inst/my_linedraw/x_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.469    vga_example_inst/my_linedraw/x_reg[10]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.626 r  vga_example_inst/my_linedraw/x_reg[10]_i_3/CO[1]
                         net (fo=15, routed)          1.332    13.958    vga_example_inst/my_linedraw/x_reg[10]_i_3_n_2
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.357    14.315 r  vga_example_inst/my_linedraw/err[3]_i_19/O
                         net (fo=2, routed)           0.304    14.620    vga_example_inst/my_linedraw/err[3]_i_19_n_0
    SLICE_X6Y13          LUT4 (Prop_lut4_I0_O)        0.348    14.968 r  vga_example_inst/my_linedraw/err[3]_i_4/O
                         net (fo=2, routed)           0.436    15.403    vga_example_inst/my_linedraw/err[3]_i_4_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.527 r  vga_example_inst/my_linedraw/err[3]_i_7/O
                         net (fo=1, routed)           0.000    15.527    vga_example_inst/my_linedraw/err[3]_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.903 r  vga_example_inst/my_linedraw/err_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.903    vga_example_inst/my_linedraw/err_reg[3]_i_2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.218 r  vga_example_inst/my_linedraw/err_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.295    16.514    vga_example_inst/my_linedraw/err2[7]
    SLICE_X4Y15          LUT4 (Prop_lut4_I0_O)        0.307    16.821 r  vga_example_inst/my_linedraw/err[7]_i_1/O
                         net (fo=1, routed)           0.000    16.821    vga_example_inst/my_linedraw/err_next[7]
    SLICE_X4Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.511    30.816    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X4Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[7]/C
                         clock pessimism              0.312    31.128    
                         clock uncertainty           -0.085    31.044    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.031    31.075    vga_example_inst/my_linedraw/err_reg[7]
  -------------------------------------------------------------------
                         required time                         31.075    
                         arrival time                         -16.821    
  -------------------------------------------------------------------
                         slack                                 14.254    

Slack (MET) :             14.307ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.357ns  (logic 3.537ns (34.152%)  route 6.820ns (65.848%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 30.755 - 25.000 ) 
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.611     6.148    software_inst/pclk
    RAMB36_X0Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.602 r  software_inst/rom_2048x18/DOADO[7]
                         net (fo=23, routed)          1.868    10.470    kcpsm6_inst/upper_reg_banks/ADDRA3
    SLICE_X8Y5           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    10.620 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102    11.722    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.358    12.080 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=24, routed)          1.382    13.462    software_inst/port_id[4]
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.327    13.789 r  software_inst/data_path_loop[0].alu_mux_lut_i_5/O
                         net (fo=10, routed)          1.172    14.961    software_inst/data_path_loop[0].alu_mux_lut_i_5_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.085 r  software_inst/data_path_loop[4].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.639    15.723    kcpsm6_inst/in_port[4]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.124    15.847 r  kcpsm6_inst/data_path_loop[4].alu_mux_lut/O
                         net (fo=3, routed)           0.657    16.504    kcpsm6_inst/upper_reg_banks/DIB0
    SLICE_X8Y5           RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.450    30.755    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X8Y5           RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.326    31.081    
                         clock uncertainty           -0.085    30.997    
    SLICE_X8Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    30.812    kcpsm6_inst/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         30.812    
                         arrival time                         -16.504    
  -------------------------------------------------------------------
                         slack                                 14.307    

Slack (MET) :             14.357ns  (required time - arrival time)
  Source:                 vga_example_inst/endy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 4.283ns (40.363%)  route 6.328ns (59.637%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 30.816 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.567     6.104    vga_example_inst/pclk
    SLICE_X11Y9          FDRE                                         r  vga_example_inst/endy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     6.560 r  vga_example_inst/endy_reg[3]/Q
                         net (fo=4, routed)           0.936     7.496    vga_example_inst/my_linedraw/endy_reg[7][3]
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.620 r  vga_example_inst/my_linedraw/err[3]_i_27/O
                         net (fo=1, routed)           0.000     7.620    vga_example_inst/my_linedraw/err[3]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.021 r  vga_example_inst/my_linedraw/err_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.021    vga_example_inst/my_linedraw/err_reg[3]_i_20_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.260 f  vga_example_inst/my_linedraw/err_reg[7]_i_31/O[2]
                         net (fo=6, routed)           1.304     9.564    vga_example_inst/my_linedraw/in[6]
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.330     9.894 f  vga_example_inst/my_linedraw/x[10]_i_24/O
                         net (fo=4, routed)           0.467    10.362    vga_example_inst/my_linedraw/x[10]_i_24_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.348    10.710 r  vga_example_inst/my_linedraw/err[7]_i_30/O
                         net (fo=3, routed)           0.681    11.390    vga_example_inst/my_linedraw/err[7]_i_30_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.514 r  vga_example_inst/my_linedraw/x[10]_i_15/O
                         net (fo=1, routed)           0.570    12.084    vga_example_inst/my_linedraw/x[10]_i_15_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.469 r  vga_example_inst/my_linedraw/x_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.469    vga_example_inst/my_linedraw/x_reg[10]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.626 r  vga_example_inst/my_linedraw/x_reg[10]_i_3/CO[1]
                         net (fo=15, routed)          1.332    13.958    vga_example_inst/my_linedraw/x_reg[10]_i_3_n_2
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.357    14.315 r  vga_example_inst/my_linedraw/err[3]_i_19/O
                         net (fo=2, routed)           0.304    14.620    vga_example_inst/my_linedraw/err[3]_i_19_n_0
    SLICE_X6Y13          LUT4 (Prop_lut4_I0_O)        0.348    14.968 r  vga_example_inst/my_linedraw/err[3]_i_4/O
                         net (fo=2, routed)           0.436    15.403    vga_example_inst/my_linedraw/err[3]_i_4_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.527 r  vga_example_inst/my_linedraw/err[3]_i_7/O
                         net (fo=1, routed)           0.000    15.527    vga_example_inst/my_linedraw/err[3]_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.903 r  vga_example_inst/my_linedraw/err_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.903    vga_example_inst/my_linedraw/err_reg[3]_i_2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.122 r  vga_example_inst/my_linedraw/err_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.298    16.420    vga_example_inst/my_linedraw/err2[4]
    SLICE_X4Y15          LUT4 (Prop_lut4_I0_O)        0.295    16.715 r  vga_example_inst/my_linedraw/err[4]_i_1/O
                         net (fo=1, routed)           0.000    16.715    vga_example_inst/my_linedraw/err_next[4]
    SLICE_X4Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         1.511    30.816    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X4Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[4]/C
                         clock pessimism              0.312    31.128    
                         clock uncertainty           -0.085    31.044    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.029    31.073    vga_example_inst/my_linedraw/err_reg[4]
  -------------------------------------------------------------------
                         required time                         31.073    
                         arrival time                         -16.715    
  -------------------------------------------------------------------
                         slack                                 14.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 kcpsm6_inst/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.593     1.821    kcpsm6_inst/pclk
    SLICE_X7Y5           FDRE                                         r  kcpsm6_inst/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.962 r  kcpsm6_inst/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.068     2.030    kcpsm6_inst/stack_ram_high/DIA0
    SLICE_X6Y5           RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.864     2.369    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.535     1.834    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.981    kcpsm6_inst/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga_example_inst/beam_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.576%)  route 0.175ns (55.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.564     1.792    vga_example_inst/pclk
    SLICE_X9Y11          FDRE                                         r  vga_example_inst/beam_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.933 r  vga_example_inst/beam_reg[3]/Q
                         net (fo=3, routed)           0.175     2.108    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.531     1.848    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.003    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 kcpsm6_inst/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.858%)  route 0.136ns (49.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.593     1.821    kcpsm6_inst/pclk
    SLICE_X7Y6           FDRE                                         r  kcpsm6_inst/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.962 r  kcpsm6_inst/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.136     2.098    kcpsm6_inst/stack_ram_high/DID0
    SLICE_X6Y5           RAMS32                                       r  kcpsm6_inst/stack_ram_high/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.864     2.369    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X6Y5           RAMS32                                       r  kcpsm6_inst/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.532     1.837    
    SLICE_X6Y5           RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.981    kcpsm6_inst/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_example_inst/safe_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/safe_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    vga_example_inst/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  vga_example_inst/clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    vga_example_inst/clk_ss
    SLICE_X35Y45         FDRE                                         r  vga_example_inst/safe_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  vga_example_inst/safe_start_reg[0]/Q
                         net (fo=1, routed)           0.056     1.572    vga_example_inst/safe_start[0]
    SLICE_X35Y45         FDRE                                         r  vga_example_inst/safe_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    vga_example_inst/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  vga_example_inst/clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    vga_example_inst/clk_ss
    SLICE_X35Y45         FDRE                                         r  vga_example_inst/safe_start_reg[1]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.450    vga_example_inst/safe_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.649%)  route 0.244ns (63.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.562     1.790    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X11Y14         FDRE                                         r  vga_example_inst/my_linedraw/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  vga_example_inst/my_linedraw/x_reg[2]/Q
                         net (fo=10, routed)          0.244     2.175    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.869     2.375    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.864    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.047    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 kcpsm6_inst/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.593     1.821    kcpsm6_inst/pclk
    SLICE_X7Y5           FDRE                                         r  kcpsm6_inst/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.962 r  kcpsm6_inst/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.133     2.095    kcpsm6_inst/stack_ram_high/DIB1
    SLICE_X6Y5           RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.864     2.369    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.535     1.834    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.958    kcpsm6_inst/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 kcpsm6_inst/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.593     1.821    kcpsm6_inst/pclk
    SLICE_X7Y6           FDRE                                         r  kcpsm6_inst/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.962 r  kcpsm6_inst/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.133     2.095    kcpsm6_inst/stack_ram_high/DID1
    SLICE_X6Y5           RAMS32                                       r  kcpsm6_inst/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.864     2.369    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X6Y5           RAMS32                                       r  kcpsm6_inst/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.532     1.837    
    SLICE_X6Y5           RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.958    kcpsm6_inst/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.374%)  route 0.258ns (64.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.562     1.790    vga_example_inst/my_linedraw/safe_start_reg[7]
    SLICE_X11Y15         FDRE                                         r  vga_example_inst/my_linedraw/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  vga_example_inst/my_linedraw/x_reg[7]/Q
                         net (fo=10, routed)          0.258     2.189    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y3          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.869     2.375    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.864    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.047    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 kcpsm6_inst/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.846%)  route 0.136ns (49.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.593     1.821    kcpsm6_inst/pclk
    SLICE_X7Y6           FDRE                                         r  kcpsm6_inst/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.962 r  kcpsm6_inst/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.136     2.098    kcpsm6_inst/stack_ram_high/DIC1
    SLICE_X6Y5           RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.864     2.369    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.532     1.837    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.951    kcpsm6_inst/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.772%)  route 0.289ns (67.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.592     1.820    kcpsm6_inst/pclk
    SLICE_X5Y8           FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     1.961 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.289     2.250    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y6           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=345, routed)         0.864     2.369    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y6           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.532     1.837    
    SLICE_X6Y6           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.091    kcpsm6_inst/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { vga_example_inst/clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y6       kcpsm6_inst/stack_ram_low/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y6       kcpsm6_inst/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y6       kcpsm6_inst/stack_ram_low/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y6       kcpsm6_inst/stack_ram_low/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_example_inst/clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBOUT



