.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR */
.set ISR__REMOVED, 1

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB04_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01

/* UART_RX_IT */
.set UART_RX_IT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RX_IT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RX_IT__INTC_MASK, 0x01
.set UART_RX_IT__INTC_NUMBER, 0
.set UART_RX_IT__INTC_PRIOR_NUM, 7
.set UART_RX_IT__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RX_IT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RX_IT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Button */
.set Button__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Button__0__MASK, 0x80
.set Button__0__PC, CYREG_PRT0_PC7
.set Button__0__PORT, 0
.set Button__0__SHIFT, 7
.set Button__AG, CYREG_PRT0_AG
.set Button__AMUX, CYREG_PRT0_AMUX
.set Button__BIE, CYREG_PRT0_BIE
.set Button__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Button__BYP, CYREG_PRT0_BYP
.set Button__CTL, CYREG_PRT0_CTL
.set Button__DM0, CYREG_PRT0_DM0
.set Button__DM1, CYREG_PRT0_DM1
.set Button__DM2, CYREG_PRT0_DM2
.set Button__DR, CYREG_PRT0_DR
.set Button__INP_DIS, CYREG_PRT0_INP_DIS
.set Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Button__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Button__LCD_EN, CYREG_PRT0_LCD_EN
.set Button__MASK, 0x80
.set Button__PORT, 0
.set Button__PRT, CYREG_PRT0_PRT
.set Button__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Button__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Button__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Button__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Button__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Button__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Button__PS, CYREG_PRT0_PS
.set Button__SHIFT, 7
.set Button__SLW, CYREG_PRT0_SLW

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x01
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x02
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x02

/* i2c_scl */
.set i2c_scl__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set i2c_scl__0__MASK, 0x40
.set i2c_scl__0__PC, CYREG_PRT1_PC6
.set i2c_scl__0__PORT, 1
.set i2c_scl__0__SHIFT, 6
.set i2c_scl__AG, CYREG_PRT1_AG
.set i2c_scl__AMUX, CYREG_PRT1_AMUX
.set i2c_scl__BIE, CYREG_PRT1_BIE
.set i2c_scl__BIT_MASK, CYREG_PRT1_BIT_MASK
.set i2c_scl__BYP, CYREG_PRT1_BYP
.set i2c_scl__CTL, CYREG_PRT1_CTL
.set i2c_scl__DM0, CYREG_PRT1_DM0
.set i2c_scl__DM1, CYREG_PRT1_DM1
.set i2c_scl__DM2, CYREG_PRT1_DM2
.set i2c_scl__DR, CYREG_PRT1_DR
.set i2c_scl__INP_DIS, CYREG_PRT1_INP_DIS
.set i2c_scl__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set i2c_scl__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set i2c_scl__LCD_EN, CYREG_PRT1_LCD_EN
.set i2c_scl__MASK, 0x40
.set i2c_scl__PORT, 1
.set i2c_scl__PRT, CYREG_PRT1_PRT
.set i2c_scl__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set i2c_scl__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set i2c_scl__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set i2c_scl__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set i2c_scl__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set i2c_scl__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set i2c_scl__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set i2c_scl__PS, CYREG_PRT1_PS
.set i2c_scl__SHIFT, 6
.set i2c_scl__SLW, CYREG_PRT1_SLW

/* i2c_sda */
.set i2c_sda__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set i2c_sda__0__MASK, 0x80
.set i2c_sda__0__PC, CYREG_PRT1_PC7
.set i2c_sda__0__PORT, 1
.set i2c_sda__0__SHIFT, 7
.set i2c_sda__AG, CYREG_PRT1_AG
.set i2c_sda__AMUX, CYREG_PRT1_AMUX
.set i2c_sda__BIE, CYREG_PRT1_BIE
.set i2c_sda__BIT_MASK, CYREG_PRT1_BIT_MASK
.set i2c_sda__BYP, CYREG_PRT1_BYP
.set i2c_sda__CTL, CYREG_PRT1_CTL
.set i2c_sda__DM0, CYREG_PRT1_DM0
.set i2c_sda__DM1, CYREG_PRT1_DM1
.set i2c_sda__DM2, CYREG_PRT1_DM2
.set i2c_sda__DR, CYREG_PRT1_DR
.set i2c_sda__INP_DIS, CYREG_PRT1_INP_DIS
.set i2c_sda__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set i2c_sda__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set i2c_sda__LCD_EN, CYREG_PRT1_LCD_EN
.set i2c_sda__MASK, 0x80
.set i2c_sda__PORT, 1
.set i2c_sda__PRT, CYREG_PRT1_PRT
.set i2c_sda__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set i2c_sda__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set i2c_sda__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set i2c_sda__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set i2c_sda__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set i2c_sda__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set i2c_sda__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set i2c_sda__PS, CYREG_PRT1_PS
.set i2c_sda__SHIFT, 7
.set i2c_sda__SLW, CYREG_PRT1_SLW

/* via8bits_Ctrl */
.set via8bits_Ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set via8bits_Ctrl_Sync_ctrl_reg__0__POS, 0
.set via8bits_Ctrl_Sync_ctrl_reg__1__MASK, 0x02
.set via8bits_Ctrl_Sync_ctrl_reg__1__POS, 1
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set via8bits_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set via8bits_Ctrl_Sync_ctrl_reg__2__MASK, 0x04
.set via8bits_Ctrl_Sync_ctrl_reg__2__POS, 2
.set via8bits_Ctrl_Sync_ctrl_reg__3__MASK, 0x08
.set via8bits_Ctrl_Sync_ctrl_reg__3__POS, 3
.set via8bits_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set via8bits_Ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set via8bits_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set via8bits_Ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set via8bits_Ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set via8bits_Ctrl_Sync_ctrl_reg__MASK, 0x0F
.set via8bits_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set via8bits_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set via8bits_Ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* via8bits_gnome_clk */
.set via8bits_gnome_clk_Sync_ctrl_reg__REMOVED, 1

/* via8bits_gnome_res */
.set via8bits_gnome_res_Sync_ctrl_reg__0__MASK, 0x01
.set via8bits_gnome_res_Sync_ctrl_reg__0__POS, 0
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set via8bits_gnome_res_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set via8bits_gnome_res_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set via8bits_gnome_res_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set via8bits_gnome_res_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set via8bits_gnome_res_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set via8bits_gnome_res_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set via8bits_gnome_res_Sync_ctrl_reg__MASK, 0x01
.set via8bits_gnome_res_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set via8bits_gnome_res_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set via8bits_gnome_res_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* via8bits_P0_ctrl */
.set via8bits_P0_ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set via8bits_P0_ctrl_Sync_ctrl_reg__0__POS, 0
.set via8bits_P0_ctrl_Sync_ctrl_reg__1__MASK, 0x02
.set via8bits_P0_ctrl_Sync_ctrl_reg__1__POS, 1
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set via8bits_P0_ctrl_Sync_ctrl_reg__2__MASK, 0x04
.set via8bits_P0_ctrl_Sync_ctrl_reg__2__POS, 2
.set via8bits_P0_ctrl_Sync_ctrl_reg__3__MASK, 0x08
.set via8bits_P0_ctrl_Sync_ctrl_reg__3__POS, 3
.set via8bits_P0_ctrl_Sync_ctrl_reg__4__MASK, 0x10
.set via8bits_P0_ctrl_Sync_ctrl_reg__4__POS, 4
.set via8bits_P0_ctrl_Sync_ctrl_reg__5__MASK, 0x20
.set via8bits_P0_ctrl_Sync_ctrl_reg__5__POS, 5
.set via8bits_P0_ctrl_Sync_ctrl_reg__6__MASK, 0x40
.set via8bits_P0_ctrl_Sync_ctrl_reg__6__POS, 6
.set via8bits_P0_ctrl_Sync_ctrl_reg__7__MASK, 0x80
.set via8bits_P0_ctrl_Sync_ctrl_reg__7__POS, 7
.set via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__MASK, 0xFF
.set via8bits_P0_ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set via8bits_P0_ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* via8bits_P0_stat */
.set via8bits_P0_stat_sts_sts_reg__0__MASK, 0x01
.set via8bits_P0_stat_sts_sts_reg__0__POS, 0
.set via8bits_P0_stat_sts_sts_reg__1__MASK, 0x02
.set via8bits_P0_stat_sts_sts_reg__1__POS, 1
.set via8bits_P0_stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set via8bits_P0_stat_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set via8bits_P0_stat_sts_sts_reg__2__MASK, 0x04
.set via8bits_P0_stat_sts_sts_reg__2__POS, 2
.set via8bits_P0_stat_sts_sts_reg__3__MASK, 0x08
.set via8bits_P0_stat_sts_sts_reg__3__POS, 3
.set via8bits_P0_stat_sts_sts_reg__4__MASK, 0x10
.set via8bits_P0_stat_sts_sts_reg__4__POS, 4
.set via8bits_P0_stat_sts_sts_reg__5__MASK, 0x20
.set via8bits_P0_stat_sts_sts_reg__5__POS, 5
.set via8bits_P0_stat_sts_sts_reg__6__MASK, 0x40
.set via8bits_P0_stat_sts_sts_reg__6__POS, 6
.set via8bits_P0_stat_sts_sts_reg__7__MASK, 0x80
.set via8bits_P0_stat_sts_sts_reg__7__POS, 7
.set via8bits_P0_stat_sts_sts_reg__MASK, 0xFF
.set via8bits_P0_stat_sts_sts_reg__MASK_REG, CYREG_B0_UDB06_MSK
.set via8bits_P0_stat_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set via8bits_P0_stat_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set via8bits_P0_stat_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set via8bits_P0_stat_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set via8bits_P0_stat_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set via8bits_P0_stat_sts_sts_reg__STATUS_REG, CYREG_B0_UDB06_ST

/* via8bits_P1_ctrl */
.set via8bits_P1_ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set via8bits_P1_ctrl_Sync_ctrl_reg__0__POS, 0
.set via8bits_P1_ctrl_Sync_ctrl_reg__1__MASK, 0x02
.set via8bits_P1_ctrl_Sync_ctrl_reg__1__POS, 1
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set via8bits_P1_ctrl_Sync_ctrl_reg__2__MASK, 0x04
.set via8bits_P1_ctrl_Sync_ctrl_reg__2__POS, 2
.set via8bits_P1_ctrl_Sync_ctrl_reg__3__MASK, 0x08
.set via8bits_P1_ctrl_Sync_ctrl_reg__3__POS, 3
.set via8bits_P1_ctrl_Sync_ctrl_reg__4__MASK, 0x10
.set via8bits_P1_ctrl_Sync_ctrl_reg__4__POS, 4
.set via8bits_P1_ctrl_Sync_ctrl_reg__5__MASK, 0x20
.set via8bits_P1_ctrl_Sync_ctrl_reg__5__POS, 5
.set via8bits_P1_ctrl_Sync_ctrl_reg__6__MASK, 0x40
.set via8bits_P1_ctrl_Sync_ctrl_reg__6__POS, 6
.set via8bits_P1_ctrl_Sync_ctrl_reg__7__MASK, 0x80
.set via8bits_P1_ctrl_Sync_ctrl_reg__7__POS, 7
.set via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__MASK, 0xFF
.set via8bits_P1_ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set via8bits_P1_ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* via8bits_P1_stat */
.set via8bits_P1_stat_sts_sts_reg__0__MASK, 0x01
.set via8bits_P1_stat_sts_sts_reg__0__POS, 0
.set via8bits_P1_stat_sts_sts_reg__1__MASK, 0x02
.set via8bits_P1_stat_sts_sts_reg__1__POS, 1
.set via8bits_P1_stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set via8bits_P1_stat_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set via8bits_P1_stat_sts_sts_reg__2__MASK, 0x04
.set via8bits_P1_stat_sts_sts_reg__2__POS, 2
.set via8bits_P1_stat_sts_sts_reg__3__MASK, 0x08
.set via8bits_P1_stat_sts_sts_reg__3__POS, 3
.set via8bits_P1_stat_sts_sts_reg__4__MASK, 0x10
.set via8bits_P1_stat_sts_sts_reg__4__POS, 4
.set via8bits_P1_stat_sts_sts_reg__5__MASK, 0x20
.set via8bits_P1_stat_sts_sts_reg__5__POS, 5
.set via8bits_P1_stat_sts_sts_reg__6__MASK, 0x40
.set via8bits_P1_stat_sts_sts_reg__6__POS, 6
.set via8bits_P1_stat_sts_sts_reg__7__MASK, 0x80
.set via8bits_P1_stat_sts_sts_reg__7__POS, 7
.set via8bits_P1_stat_sts_sts_reg__MASK, 0xFF
.set via8bits_P1_stat_sts_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set via8bits_P1_stat_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set via8bits_P1_stat_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set via8bits_P1_stat_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set via8bits_P1_stat_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set via8bits_P1_stat_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set via8bits_P1_stat_sts_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* via8bits_Stat */
.set via8bits_Stat_sts_sts_reg__0__MASK, 0x01
.set via8bits_Stat_sts_sts_reg__0__POS, 0
.set via8bits_Stat_sts_sts_reg__1__MASK, 0x02
.set via8bits_Stat_sts_sts_reg__1__POS, 1
.set via8bits_Stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set via8bits_Stat_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set via8bits_Stat_sts_sts_reg__2__MASK, 0x04
.set via8bits_Stat_sts_sts_reg__2__POS, 2
.set via8bits_Stat_sts_sts_reg__3__MASK, 0x08
.set via8bits_Stat_sts_sts_reg__3__POS, 3
.set via8bits_Stat_sts_sts_reg__MASK, 0x0F
.set via8bits_Stat_sts_sts_reg__MASK_REG, CYREG_B0_UDB01_MSK
.set via8bits_Stat_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set via8bits_Stat_sts_sts_reg__STATUS_REG, CYREG_B0_UDB01_ST

/* LCD_gnome_A_reg */
.set LCD_gnome_A_reg_sts_sts_reg__0__MASK, 0x01
.set LCD_gnome_A_reg_sts_sts_reg__0__POS, 0
.set LCD_gnome_A_reg_sts_sts_reg__1__MASK, 0x02
.set LCD_gnome_A_reg_sts_sts_reg__1__POS, 1
.set LCD_gnome_A_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set LCD_gnome_A_reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set LCD_gnome_A_reg_sts_sts_reg__2__MASK, 0x04
.set LCD_gnome_A_reg_sts_sts_reg__2__POS, 2
.set LCD_gnome_A_reg_sts_sts_reg__3__MASK, 0x08
.set LCD_gnome_A_reg_sts_sts_reg__3__POS, 3
.set LCD_gnome_A_reg_sts_sts_reg__4__MASK, 0x10
.set LCD_gnome_A_reg_sts_sts_reg__4__POS, 4
.set LCD_gnome_A_reg_sts_sts_reg__5__MASK, 0x20
.set LCD_gnome_A_reg_sts_sts_reg__5__POS, 5
.set LCD_gnome_A_reg_sts_sts_reg__6__MASK, 0x40
.set LCD_gnome_A_reg_sts_sts_reg__6__POS, 6
.set LCD_gnome_A_reg_sts_sts_reg__7__MASK, 0x80
.set LCD_gnome_A_reg_sts_sts_reg__7__POS, 7
.set LCD_gnome_A_reg_sts_sts_reg__MASK, 0xFF
.set LCD_gnome_A_reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB00_MSK
.set LCD_gnome_A_reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set LCD_gnome_A_reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB00_ST

/* LCD_gnome_B_reg */
.set LCD_gnome_B_reg_sts_sts_reg__0__MASK, 0x01
.set LCD_gnome_B_reg_sts_sts_reg__0__POS, 0
.set LCD_gnome_B_reg_sts_sts_reg__1__MASK, 0x02
.set LCD_gnome_B_reg_sts_sts_reg__1__POS, 1
.set LCD_gnome_B_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set LCD_gnome_B_reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set LCD_gnome_B_reg_sts_sts_reg__2__MASK, 0x04
.set LCD_gnome_B_reg_sts_sts_reg__2__POS, 2
.set LCD_gnome_B_reg_sts_sts_reg__3__MASK, 0x08
.set LCD_gnome_B_reg_sts_sts_reg__3__POS, 3
.set LCD_gnome_B_reg_sts_sts_reg__4__MASK, 0x10
.set LCD_gnome_B_reg_sts_sts_reg__4__POS, 4
.set LCD_gnome_B_reg_sts_sts_reg__5__MASK, 0x20
.set LCD_gnome_B_reg_sts_sts_reg__5__POS, 5
.set LCD_gnome_B_reg_sts_sts_reg__6__MASK, 0x40
.set LCD_gnome_B_reg_sts_sts_reg__6__POS, 6
.set LCD_gnome_B_reg_sts_sts_reg__7__MASK, 0x80
.set LCD_gnome_B_reg_sts_sts_reg__7__POS, 7
.set LCD_gnome_B_reg_sts_sts_reg__MASK, 0xFF
.set LCD_gnome_B_reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB05_MSK
.set LCD_gnome_B_reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set LCD_gnome_B_reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB05_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
