LISTING FOR LOGIC DESCRIPTION FILE: IOdecode.pld                     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Nov 28 07:03:19 2025

  1:Name     IODecode ;
  2:PartNo   ATF750CL ;
  3:Date     2025/11/17 ;
  4:Revision 8 ;
  5:Designer Frederic Segard ;
  6:Company  MicroHobbyist ;
  7:Assembly None ;
  8:Location None ;
  9:Device   v750c ;
 10:
 11:/* -------- Inputs -------- */
 12:PIN 1  =  E ;        /* E clock phase, used to qualify chip selects with IORQ */
 13:PIN 2  = !IORQ ;     /* I/O Request, Active-low during I/O cycle */
 14:PIN 3  =  RW ;       /* Read/Write */
 15:PIN 4  =  A0 ;       /* Address bit 0 - LSB */
 16:PIN 5  =  A1 ;
 17:PIN 6  =  A2 ;
 18:PIN 7  =  A3 ;
 19:PIN 8  =  A4 ;
 20:PIN 9  =  A5 ;
 21:PIN 10 =  A6 ;
 22:PIN 11 =  A7 ;       /* Address bit 7 - MSB of I/O window */
 23:/*  12 =  GND ;      /* Ground connection */
 24:PIN 13 =  SPDr ;     /* The red LED indicates turbo speed (yellow is fast) */
 25:PIN 14 =  SPDg ;     /* The green LED indicates normal speed (yellow is fast) */
 26:
 27:/* -------- Outputs -------- */
 28:/*  24 =  VCC ;      /* +5V connection */
 29:PIN 23 = !TIMERcs ;  /* Timer (HD63B40) */
 30:PIN 22 = !CFcs ;     /* Compact Flash card */
 31:PIN 21 = !ACIA1cs ;  /* ACIA (R65C51R4) */
 32:PIN 20 = !POSTcs ;   /* Power-On-Self-Test (MC14495) */
 33:PIN 19 = !INTvec ;   /* Priority Interrupt Controller */
 34:PIN 18 = !ROMdis ;   /* ROM disable */
 35:PIN 17 = !SPDsel ;   /* Speed select */
 36:PIN 16 =  WS0 ;      /* Waitstate LSB bus(Tristate, pulled low) */
 37:PIN 15 =  WS1 ;      /* Waitstate MSB bus(Tristate, pulled low) */
 38:
 39:PINNODE 30 = WS_EN ;
 40:
 41:VIA = IORQ & E ;    /* Valid I/O Address */
 42:FIELD ADDR = [A7..A0] ;
 43:
 44:TIMERcs = ADDR:[00..07]   & VIA ;
 45:CFcs    = ADDR:[08..0F]   & VIA ;
 46:ACIA1cs = ADDR:[10..13]   & VIA ;
 47:POSTcs  = ADDR:[14]       & VIA ;
 48:INTvec  = ADDR:[15] &  RW & VIA ;
 49:ROMdis  = ADDR:[16] & !RW & VIA ;
 50:SPDsel  = ADDR:[17]       & VIA ;
 51:
 52:/* =========================================================
 53:   WAIT-STATE LOGIC

LISTING FOR LOGIC DESCRIPTION FILE: IOdecode.pld                     Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Nov 28 07:03:19 2025

 54:   ========================================================= */
 55:FIELD CS = [TIMERcs, CFcs, ACIA1cs, POSTcs, SPDg, SPDr] ;
 56:FIELD WS = [WS1,WS0] ;
 57:TABLE CS => WS {
 58:/* Slow mode (speed=00) - OFF .75MHz Max */
 59:'b'000000 => 'b'00 ;    /* Nothing */
 60:'b'100000 => 'b'00 ;    /* TIMERcs */
 61:'b'010000 => 'b'00 ;    /* CFcs */
 62:'b'001000 => 'b'00 ;    /* ACIA1cs */
 63:'b'000100 => 'b'00 ;    /* POSTcs */
 64:/* Normal mode (speed=10) - GREEN 1.5MHz Max */
 65:'b'000010 => 'b'00 ;    /* Nothing */
 66:'b'100010 => 'b'00 ;    /* TIMERcs */
 67:'b'010010 => 'b'01 ;    /* CFcs */
 68:'b'001010 => 'b'00 ;    /* ACIA1cs */
 69:'b'000110 => 'b'01 ;    /* POSTcs */
 70:/* Fast mode (speed=11) - YELLOW 3MHz Max */
 71:'b'000011 => 'b'00 ;    /* Nothing */
 72:'b'100011 => 'b'01 ;    /* TIMERcs */
 73:'b'010011 => 'b'10 ;    /* CFcs */
 74:'b'001011 => 'b'00 ;    /* ACIA1cs */
 75:'b'000111 => 'b'10 ;    /* POSTcs */
 76:/* Turbo mode (speed=01) - RED 6MHz Max */
 77:'b'000001 => 'b'00 ;    /* Nothing */
 78:'b'100001 => 'b'10 ;    /* TIMERcs */
 79:'b'010001 => 'b'11 ;    /* CFcs */
 80:'b'001001 => 'b'01 ;    /* ACIA1cs */
 81:'b'000101 => 'b'11 ;    /* POSTcs */
 82:}
 83:
 84:/* Force WS_EN to be a valid output macrocell */
 85:WS_EN.d  = WS0 # WS1 ;   /* WS non-zero = enable */
 86:WS_EN.ck = E ;           /* Pseudo force combinational behavior */
 87:WS_EN.sp = 'b'0 ;
 88:WS_EN.ar = 'b'0 ;
 89:
 90:/* OE controls */
 91:WS0.oe = WS_EN ;
 92:WS1.oe = WS_EN ;
 93:



Jedec Fuse Checksum       (1a4c)
Jedec Transmit Checksum   (01c1)
