
pit:	file format ELF32-arm-little


Disassembly of section .boot:

60000000 FLEXSPI_CONFIGURATION_BLOCK:
60000000: 46 43 46 42 00 00 01 56         FCFB...V
60000008: 00 00 00 00 01 03 03 00         ........
60000010: 00 00 00 00 00 00 00 00         ........
60000018: 00 00 00 00 00 00 00 00         ........
60000020: 00 00 00 00 00 00 00 00         ........
60000028: 00 00 00 00 00 00 00 00         ........
60000030: 00 00 00 00 00 00 00 00         ........
60000038: 00 00 00 00 00 00 00 00         ........
60000040: 00 00 00 00 01 04 06 00         ........
60000048: 00 00 00 00 00 00 00 00         ........
60000050: 00 00 80 00 00 00 00 00         ........
60000058: 00 00 00 00 00 00 00 00         ........
60000060: 00 00 00 00 00 00 00 00         ........
60000068: 00 00 00 00 00 00 00 00         ........
60000070: 00 00 00 00 00 00 00 00         ........
60000078: 00 00 00 00 00 00 00 00         ........
60000080: eb 04 18 0a 06 32 04 26         .....2.&
60000088: 00 00 00 00 00 00 00 00         ........
60000090: 05 04 04 24 00 00 00 00         ...$....
60000098: 00 00 00 00 00 00 00 00         ........
600000a0: 00 00 00 00 00 00 00 00         ........
600000a8: 00 00 00 00 00 00 00 00         ........
600000b0: 06 04 00 00 00 00 00 00         ........
600000b8: 00 00 00 00 00 00 00 00         ........
600000c0: 00 00 00 00 00 00 00 00         ........
600000c8: 00 00 00 00 00 00 00 00         ........
600000d0: 20 04 18 08 00 00 00 00          .......
600000d8: 00 00 00 00 00 00 00 00         ........
600000e0: 00 00 00 00 00 00 00 00         ........
600000e8: 00 00 00 00 00 00 00 00         ........
600000f0: 00 00 00 00 00 00 00 00         ........
600000f8: 00 00 00 00 00 00 00 00         ........
60000100: 00 00 00 00 00 00 00 00         ........
60000108: 00 00 00 00 00 00 00 00         ........
60000110: 02 04 18 08 04 20 00 00         ..... ..
60000118: 00 00 00 00 00 00 00 00         ........
60000120: 00 00 00 00 00 00 00 00         ........
60000128: 00 00 00 00 00 00 00 00         ........
60000130: 60 04 00 00 00 00 00 00         `.......
60000138: 00 00 00 00 00 00 00 00         ........
60000140: 00 00 00 00 00 00 00 00         ........
60000148: 00 00 00 00 00 00 00 00         ........
60000150: 00 00 00 00 00 00 00 00         ........
60000158: 00 00 00 00 00 00 00 00         ........
60000160: 00 00 00 00 00 00 00 00         ........
60000168: 00 00 00 00 00 00 00 00         ........
60000170: 00 00 00 00 00 00 00 00         ........
60000178: 00 00 00 00 00 00 00 00         ........
60000180: 00 00 00 00 00 00 00 00         ........
60000188: 00 00 00 00 00 00 00 00         ........
60000190: 00 00 00 00 00 00 00 00         ........
60000198: 00 00 00 00 00 00 00 00         ........
600001a0: 00 00 00 00 00 00 00 00         ........
600001a8: 00 00 00 00 00 00 00 00         ........
600001b0: 00 00 00 00 00 00 00 00         ........
600001b8: 00 00 00 00 00 00 00 00         ........
600001c0: 00 01 00 00 00 10 00 00         ........
600001c8: 06 00 00 00 00 00 00 00         ........
600001d0: 00 00 00 00 00 00 00 00         ........
600001d8: 00 00 00 00 00 00 00 00         ........
600001e0: 00 00 00 00 00 00 00 00         ........
600001e8: 00 00 00 00 00 00 00 00         ........
600001f0: 00 00 00 00 00 00 00 00         ........
600001f8: 00 00 00 00 00 00 00 00         ........
60000200: ff ff ff ff ff ff ff ff         ........
60000208: ff ff ff ff ff ff ff ff         ........
60000210: ff ff ff ff ff ff ff ff         ........
60000218: ff ff ff ff ff ff ff ff         ........
60000220: ff ff ff ff ff ff ff ff         ........
60000228: ff ff ff ff ff ff ff ff         ........
60000230: ff ff ff ff ff ff ff ff         ........
60000238: ff ff ff ff ff ff ff ff         ........
60000240: ff ff ff ff ff ff ff ff         ........
60000248: ff ff ff ff ff ff ff ff         ........
60000250: ff ff ff ff ff ff ff ff         ........
60000258: ff ff ff ff ff ff ff ff         ........
60000260: ff ff ff ff ff ff ff ff         ........
60000268: ff ff ff ff ff ff ff ff         ........
60000270: ff ff ff ff ff ff ff ff         ........
60000278: ff ff ff ff ff ff ff ff         ........
60000280: ff ff ff ff ff ff ff ff         ........
60000288: ff ff ff ff ff ff ff ff         ........
60000290: ff ff ff ff ff ff ff ff         ........
60000298: ff ff ff ff ff ff ff ff         ........
600002a0: ff ff ff ff ff ff ff ff         ........
600002a8: ff ff ff ff ff ff ff ff         ........
600002b0: ff ff ff ff ff ff ff ff         ........
600002b8: ff ff ff ff ff ff ff ff         ........
600002c0: ff ff ff ff ff ff ff ff         ........
600002c8: ff ff ff ff ff ff ff ff         ........
600002d0: ff ff ff ff ff ff ff ff         ........
600002d8: ff ff ff ff ff ff ff ff         ........
600002e0: ff ff ff ff ff ff ff ff         ........
600002e8: ff ff ff ff ff ff ff ff         ........
600002f0: ff ff ff ff ff ff ff ff         ........
600002f8: ff ff ff ff ff ff ff ff         ........
60000300: ff ff ff ff ff ff ff ff         ........
60000308: ff ff ff ff ff ff ff ff         ........
60000310: ff ff ff ff ff ff ff ff         ........
60000318: ff ff ff ff ff ff ff ff         ........
60000320: ff ff ff ff ff ff ff ff         ........
60000328: ff ff ff ff ff ff ff ff         ........
60000330: ff ff ff ff ff ff ff ff         ........
60000338: ff ff ff ff ff ff ff ff         ........
60000340: ff ff ff ff ff ff ff ff         ........
60000348: ff ff ff ff ff ff ff ff         ........
60000350: ff ff ff ff ff ff ff ff         ........
60000358: ff ff ff ff ff ff ff ff         ........
60000360: ff ff ff ff ff ff ff ff         ........
60000368: ff ff ff ff ff ff ff ff         ........
60000370: ff ff ff ff ff ff ff ff         ........
60000378: ff ff ff ff ff ff ff ff         ........
60000380: ff ff ff ff ff ff ff ff         ........
60000388: ff ff ff ff ff ff ff ff         ........
60000390: ff ff ff ff ff ff ff ff         ........
60000398: ff ff ff ff ff ff ff ff         ........
600003a0: ff ff ff ff ff ff ff ff         ........
600003a8: ff ff ff ff ff ff ff ff         ........
600003b0: ff ff ff ff ff ff ff ff         ........
600003b8: ff ff ff ff ff ff ff ff         ........
600003c0: ff ff ff ff ff ff ff ff         ........
600003c8: ff ff ff ff ff ff ff ff         ........
600003d0: ff ff ff ff ff ff ff ff         ........
600003d8: ff ff ff ff ff ff ff ff         ........
600003e0: ff ff ff ff ff ff ff ff         ........
600003e8: ff ff ff ff ff ff ff ff         ........
600003f0: ff ff ff ff ff ff ff ff         ........
600003f8: ff ff ff ff ff ff ff ff         ........
60000400: ff ff ff ff ff ff ff ff         ........
60000408: ff ff ff ff ff ff ff ff         ........
60000410: ff ff ff ff ff ff ff ff         ........
60000418: ff ff ff ff ff ff ff ff         ........
60000420: ff ff ff ff ff ff ff ff         ........
60000428: ff ff ff ff ff ff ff ff         ........
60000430: ff ff ff ff ff ff ff ff         ........
60000438: ff ff ff ff ff ff ff ff         ........
60000440: ff ff ff ff ff ff ff ff         ........
60000448: ff ff ff ff ff ff ff ff         ........
60000450: ff ff ff ff ff ff ff ff         ........
60000458: ff ff ff ff ff ff ff ff         ........
60000460: ff ff ff ff ff ff ff ff         ........
60000468: ff ff ff ff ff ff ff ff         ........
60000470: ff ff ff ff ff ff ff ff         ........
60000478: ff ff ff ff ff ff ff ff         ........
60000480: ff ff ff ff ff ff ff ff         ........
60000488: ff ff ff ff ff ff ff ff         ........
60000490: ff ff ff ff ff ff ff ff         ........
60000498: ff ff ff ff ff ff ff ff         ........
600004a0: ff ff ff ff ff ff ff ff         ........
600004a8: ff ff ff ff ff ff ff ff         ........
600004b0: ff ff ff ff ff ff ff ff         ........
600004b8: ff ff ff ff ff ff ff ff         ........
600004c0: ff ff ff ff ff ff ff ff         ........
600004c8: ff ff ff ff ff ff ff ff         ........
600004d0: ff ff ff ff ff ff ff ff         ........
600004d8: ff ff ff ff ff ff ff ff         ........
600004e0: ff ff ff ff ff ff ff ff         ........
600004e8: ff ff ff ff ff ff ff ff         ........
600004f0: ff ff ff ff ff ff ff ff         ........
600004f8: ff ff ff ff ff ff ff ff         ........
60000500: ff ff ff ff ff ff ff ff         ........
60000508: ff ff ff ff ff ff ff ff         ........
60000510: ff ff ff ff ff ff ff ff         ........
60000518: ff ff ff ff ff ff ff ff         ........
60000520: ff ff ff ff ff ff ff ff         ........
60000528: ff ff ff ff ff ff ff ff         ........
60000530: ff ff ff ff ff ff ff ff         ........
60000538: ff ff ff ff ff ff ff ff         ........
60000540: ff ff ff ff ff ff ff ff         ........
60000548: ff ff ff ff ff ff ff ff         ........
60000550: ff ff ff ff ff ff ff ff         ........
60000558: ff ff ff ff ff ff ff ff         ........
60000560: ff ff ff ff ff ff ff ff         ........
60000568: ff ff ff ff ff ff ff ff         ........
60000570: ff ff ff ff ff ff ff ff         ........
60000578: ff ff ff ff ff ff ff ff         ........
60000580: ff ff ff ff ff ff ff ff         ........
60000588: ff ff ff ff ff ff ff ff         ........
60000590: ff ff ff ff ff ff ff ff         ........
60000598: ff ff ff ff ff ff ff ff         ........
600005a0: ff ff ff ff ff ff ff ff         ........
600005a8: ff ff ff ff ff ff ff ff         ........
600005b0: ff ff ff ff ff ff ff ff         ........
600005b8: ff ff ff ff ff ff ff ff         ........
600005c0: ff ff ff ff ff ff ff ff         ........
600005c8: ff ff ff ff ff ff ff ff         ........
600005d0: ff ff ff ff ff ff ff ff         ........
600005d8: ff ff ff ff ff ff ff ff         ........
600005e0: ff ff ff ff ff ff ff ff         ........
600005e8: ff ff ff ff ff ff ff ff         ........
600005f0: ff ff ff ff ff ff ff ff         ........
600005f8: ff ff ff ff ff ff ff ff         ........
60000600: ff ff ff ff ff ff ff ff         ........
60000608: ff ff ff ff ff ff ff ff         ........
60000610: ff ff ff ff ff ff ff ff         ........
60000618: ff ff ff ff ff ff ff ff         ........
60000620: ff ff ff ff ff ff ff ff         ........
60000628: ff ff ff ff ff ff ff ff         ........
60000630: ff ff ff ff ff ff ff ff         ........
60000638: ff ff ff ff ff ff ff ff         ........
60000640: ff ff ff ff ff ff ff ff         ........
60000648: ff ff ff ff ff ff ff ff         ........
60000650: ff ff ff ff ff ff ff ff         ........
60000658: ff ff ff ff ff ff ff ff         ........
60000660: ff ff ff ff ff ff ff ff         ........
60000668: ff ff ff ff ff ff ff ff         ........
60000670: ff ff ff ff ff ff ff ff         ........
60000678: ff ff ff ff ff ff ff ff         ........
60000680: ff ff ff ff ff ff ff ff         ........
60000688: ff ff ff ff ff ff ff ff         ........
60000690: ff ff ff ff ff ff ff ff         ........
60000698: ff ff ff ff ff ff ff ff         ........
600006a0: ff ff ff ff ff ff ff ff         ........
600006a8: ff ff ff ff ff ff ff ff         ........
600006b0: ff ff ff ff ff ff ff ff         ........
600006b8: ff ff ff ff ff ff ff ff         ........
600006c0: ff ff ff ff ff ff ff ff         ........
600006c8: ff ff ff ff ff ff ff ff         ........
600006d0: ff ff ff ff ff ff ff ff         ........
600006d8: ff ff ff ff ff ff ff ff         ........
600006e0: ff ff ff ff ff ff ff ff         ........
600006e8: ff ff ff ff ff ff ff ff         ........
600006f0: ff ff ff ff ff ff ff ff         ........
600006f8: ff ff ff ff ff ff ff ff         ........
60000700: ff ff ff ff ff ff ff ff         ........
60000708: ff ff ff ff ff ff ff ff         ........
60000710: ff ff ff ff ff ff ff ff         ........
60000718: ff ff ff ff ff ff ff ff         ........
60000720: ff ff ff ff ff ff ff ff         ........
60000728: ff ff ff ff ff ff ff ff         ........
60000730: ff ff ff ff ff ff ff ff         ........
60000738: ff ff ff ff ff ff ff ff         ........
60000740: ff ff ff ff ff ff ff ff         ........
60000748: ff ff ff ff ff ff ff ff         ........
60000750: ff ff ff ff ff ff ff ff         ........
60000758: ff ff ff ff ff ff ff ff         ........
60000760: ff ff ff ff ff ff ff ff         ........
60000768: ff ff ff ff ff ff ff ff         ........
60000770: ff ff ff ff ff ff ff ff         ........
60000778: ff ff ff ff ff ff ff ff         ........
60000780: ff ff ff ff ff ff ff ff         ........
60000788: ff ff ff ff ff ff ff ff         ........
60000790: ff ff ff ff ff ff ff ff         ........
60000798: ff ff ff ff ff ff ff ff         ........
600007a0: ff ff ff ff ff ff ff ff         ........
600007a8: ff ff ff ff ff ff ff ff         ........
600007b0: ff ff ff ff ff ff ff ff         ........
600007b8: ff ff ff ff ff ff ff ff         ........
600007c0: ff ff ff ff ff ff ff ff         ........
600007c8: ff ff ff ff ff ff ff ff         ........
600007d0: ff ff ff ff ff ff ff ff         ........
600007d8: ff ff ff ff ff ff ff ff         ........
600007e0: ff ff ff ff ff ff ff ff         ........
600007e8: ff ff ff ff ff ff ff ff         ........
600007f0: ff ff ff ff ff ff ff ff         ........
600007f8: ff ff ff ff ff ff ff ff         ........
60000800: ff ff ff ff ff ff ff ff         ........
60000808: ff ff ff ff ff ff ff ff         ........
60000810: ff ff ff ff ff ff ff ff         ........
60000818: ff ff ff ff ff ff ff ff         ........
60000820: ff ff ff ff ff ff ff ff         ........
60000828: ff ff ff ff ff ff ff ff         ........
60000830: ff ff ff ff ff ff ff ff         ........
60000838: ff ff ff ff ff ff ff ff         ........
60000840: ff ff ff ff ff ff ff ff         ........
60000848: ff ff ff ff ff ff ff ff         ........
60000850: ff ff ff ff ff ff ff ff         ........
60000858: ff ff ff ff ff ff ff ff         ........
60000860: ff ff ff ff ff ff ff ff         ........
60000868: ff ff ff ff ff ff ff ff         ........
60000870: ff ff ff ff ff ff ff ff         ........
60000878: ff ff ff ff ff ff ff ff         ........
60000880: ff ff ff ff ff ff ff ff         ........
60000888: ff ff ff ff ff ff ff ff         ........
60000890: ff ff ff ff ff ff ff ff         ........
60000898: ff ff ff ff ff ff ff ff         ........
600008a0: ff ff ff ff ff ff ff ff         ........
600008a8: ff ff ff ff ff ff ff ff         ........
600008b0: ff ff ff ff ff ff ff ff         ........
600008b8: ff ff ff ff ff ff ff ff         ........
600008c0: ff ff ff ff ff ff ff ff         ........
600008c8: ff ff ff ff ff ff ff ff         ........
600008d0: ff ff ff ff ff ff ff ff         ........
600008d8: ff ff ff ff ff ff ff ff         ........
600008e0: ff ff ff ff ff ff ff ff         ........
600008e8: ff ff ff ff ff ff ff ff         ........
600008f0: ff ff ff ff ff ff ff ff         ........
600008f8: ff ff ff ff ff ff ff ff         ........
60000900: ff ff ff ff ff ff ff ff         ........
60000908: ff ff ff ff ff ff ff ff         ........
60000910: ff ff ff ff ff ff ff ff         ........
60000918: ff ff ff ff ff ff ff ff         ........
60000920: ff ff ff ff ff ff ff ff         ........
60000928: ff ff ff ff ff ff ff ff         ........
60000930: ff ff ff ff ff ff ff ff         ........
60000938: ff ff ff ff ff ff ff ff         ........
60000940: ff ff ff ff ff ff ff ff         ........
60000948: ff ff ff ff ff ff ff ff         ........
60000950: ff ff ff ff ff ff ff ff         ........
60000958: ff ff ff ff ff ff ff ff         ........
60000960: ff ff ff ff ff ff ff ff         ........
60000968: ff ff ff ff ff ff ff ff         ........
60000970: ff ff ff ff ff ff ff ff         ........
60000978: ff ff ff ff ff ff ff ff         ........
60000980: ff ff ff ff ff ff ff ff         ........
60000988: ff ff ff ff ff ff ff ff         ........
60000990: ff ff ff ff ff ff ff ff         ........
60000998: ff ff ff ff ff ff ff ff         ........
600009a0: ff ff ff ff ff ff ff ff         ........
600009a8: ff ff ff ff ff ff ff ff         ........
600009b0: ff ff ff ff ff ff ff ff         ........
600009b8: ff ff ff ff ff ff ff ff         ........
600009c0: ff ff ff ff ff ff ff ff         ........
600009c8: ff ff ff ff ff ff ff ff         ........
600009d0: ff ff ff ff ff ff ff ff         ........
600009d8: ff ff ff ff ff ff ff ff         ........
600009e0: ff ff ff ff ff ff ff ff         ........
600009e8: ff ff ff ff ff ff ff ff         ........
600009f0: ff ff ff ff ff ff ff ff         ........
600009f8: ff ff ff ff ff ff ff ff         ........
60000a00: ff ff ff ff ff ff ff ff         ........
60000a08: ff ff ff ff ff ff ff ff         ........
60000a10: ff ff ff ff ff ff ff ff         ........
60000a18: ff ff ff ff ff ff ff ff         ........
60000a20: ff ff ff ff ff ff ff ff         ........
60000a28: ff ff ff ff ff ff ff ff         ........
60000a30: ff ff ff ff ff ff ff ff         ........
60000a38: ff ff ff ff ff ff ff ff         ........
60000a40: ff ff ff ff ff ff ff ff         ........
60000a48: ff ff ff ff ff ff ff ff         ........
60000a50: ff ff ff ff ff ff ff ff         ........
60000a58: ff ff ff ff ff ff ff ff         ........
60000a60: ff ff ff ff ff ff ff ff         ........
60000a68: ff ff ff ff ff ff ff ff         ........
60000a70: ff ff ff ff ff ff ff ff         ........
60000a78: ff ff ff ff ff ff ff ff         ........
60000a80: ff ff ff ff ff ff ff ff         ........
60000a88: ff ff ff ff ff ff ff ff         ........
60000a90: ff ff ff ff ff ff ff ff         ........
60000a98: ff ff ff ff ff ff ff ff         ........
60000aa0: ff ff ff ff ff ff ff ff         ........
60000aa8: ff ff ff ff ff ff ff ff         ........
60000ab0: ff ff ff ff ff ff ff ff         ........
60000ab8: ff ff ff ff ff ff ff ff         ........
60000ac0: ff ff ff ff ff ff ff ff         ........
60000ac8: ff ff ff ff ff ff ff ff         ........
60000ad0: ff ff ff ff ff ff ff ff         ........
60000ad8: ff ff ff ff ff ff ff ff         ........
60000ae0: ff ff ff ff ff ff ff ff         ........
60000ae8: ff ff ff ff ff ff ff ff         ........
60000af0: ff ff ff ff ff ff ff ff         ........
60000af8: ff ff ff ff ff ff ff ff         ........
60000b00: ff ff ff ff ff ff ff ff         ........
60000b08: ff ff ff ff ff ff ff ff         ........
60000b10: ff ff ff ff ff ff ff ff         ........
60000b18: ff ff ff ff ff ff ff ff         ........
60000b20: ff ff ff ff ff ff ff ff         ........
60000b28: ff ff ff ff ff ff ff ff         ........
60000b30: ff ff ff ff ff ff ff ff         ........
60000b38: ff ff ff ff ff ff ff ff         ........
60000b40: ff ff ff ff ff ff ff ff         ........
60000b48: ff ff ff ff ff ff ff ff         ........
60000b50: ff ff ff ff ff ff ff ff         ........
60000b58: ff ff ff ff ff ff ff ff         ........
60000b60: ff ff ff ff ff ff ff ff         ........
60000b68: ff ff ff ff ff ff ff ff         ........
60000b70: ff ff ff ff ff ff ff ff         ........
60000b78: ff ff ff ff ff ff ff ff         ........
60000b80: ff ff ff ff ff ff ff ff         ........
60000b88: ff ff ff ff ff ff ff ff         ........
60000b90: ff ff ff ff ff ff ff ff         ........
60000b98: ff ff ff ff ff ff ff ff         ........
60000ba0: ff ff ff ff ff ff ff ff         ........
60000ba8: ff ff ff ff ff ff ff ff         ........
60000bb0: ff ff ff ff ff ff ff ff         ........
60000bb8: ff ff ff ff ff ff ff ff         ........
60000bc0: ff ff ff ff ff ff ff ff         ........
60000bc8: ff ff ff ff ff ff ff ff         ........
60000bd0: ff ff ff ff ff ff ff ff         ........
60000bd8: ff ff ff ff ff ff ff ff         ........
60000be0: ff ff ff ff ff ff ff ff         ........
60000be8: ff ff ff ff ff ff ff ff         ........
60000bf0: ff ff ff ff ff ff ff ff         ........
60000bf8: ff ff ff ff ff ff ff ff         ........
60000c00: ff ff ff ff ff ff ff ff         ........
60000c08: ff ff ff ff ff ff ff ff         ........
60000c10: ff ff ff ff ff ff ff ff         ........
60000c18: ff ff ff ff ff ff ff ff         ........
60000c20: ff ff ff ff ff ff ff ff         ........
60000c28: ff ff ff ff ff ff ff ff         ........
60000c30: ff ff ff ff ff ff ff ff         ........
60000c38: ff ff ff ff ff ff ff ff         ........
60000c40: ff ff ff ff ff ff ff ff         ........
60000c48: ff ff ff ff ff ff ff ff         ........
60000c50: ff ff ff ff ff ff ff ff         ........
60000c58: ff ff ff ff ff ff ff ff         ........
60000c60: ff ff ff ff ff ff ff ff         ........
60000c68: ff ff ff ff ff ff ff ff         ........
60000c70: ff ff ff ff ff ff ff ff         ........
60000c78: ff ff ff ff ff ff ff ff         ........
60000c80: ff ff ff ff ff ff ff ff         ........
60000c88: ff ff ff ff ff ff ff ff         ........
60000c90: ff ff ff ff ff ff ff ff         ........
60000c98: ff ff ff ff ff ff ff ff         ........
60000ca0: ff ff ff ff ff ff ff ff         ........
60000ca8: ff ff ff ff ff ff ff ff         ........
60000cb0: ff ff ff ff ff ff ff ff         ........
60000cb8: ff ff ff ff ff ff ff ff         ........
60000cc0: ff ff ff ff ff ff ff ff         ........
60000cc8: ff ff ff ff ff ff ff ff         ........
60000cd0: ff ff ff ff ff ff ff ff         ........
60000cd8: ff ff ff ff ff ff ff ff         ........
60000ce0: ff ff ff ff ff ff ff ff         ........
60000ce8: ff ff ff ff ff ff ff ff         ........
60000cf0: ff ff ff ff ff ff ff ff         ........
60000cf8: ff ff ff ff ff ff ff ff         ........
60000d00: ff ff ff ff ff ff ff ff         ........
60000d08: ff ff ff ff ff ff ff ff         ........
60000d10: ff ff ff ff ff ff ff ff         ........
60000d18: ff ff ff ff ff ff ff ff         ........
60000d20: ff ff ff ff ff ff ff ff         ........
60000d28: ff ff ff ff ff ff ff ff         ........
60000d30: ff ff ff ff ff ff ff ff         ........
60000d38: ff ff ff ff ff ff ff ff         ........
60000d40: ff ff ff ff ff ff ff ff         ........
60000d48: ff ff ff ff ff ff ff ff         ........
60000d50: ff ff ff ff ff ff ff ff         ........
60000d58: ff ff ff ff ff ff ff ff         ........
60000d60: ff ff ff ff ff ff ff ff         ........
60000d68: ff ff ff ff ff ff ff ff         ........
60000d70: ff ff ff ff ff ff ff ff         ........
60000d78: ff ff ff ff ff ff ff ff         ........
60000d80: ff ff ff ff ff ff ff ff         ........
60000d88: ff ff ff ff ff ff ff ff         ........
60000d90: ff ff ff ff ff ff ff ff         ........
60000d98: ff ff ff ff ff ff ff ff         ........
60000da0: ff ff ff ff ff ff ff ff         ........
60000da8: ff ff ff ff ff ff ff ff         ........
60000db0: ff ff ff ff ff ff ff ff         ........
60000db8: ff ff ff ff ff ff ff ff         ........
60000dc0: ff ff ff ff ff ff ff ff         ........
60000dc8: ff ff ff ff ff ff ff ff         ........
60000dd0: ff ff ff ff ff ff ff ff         ........
60000dd8: ff ff ff ff ff ff ff ff         ........
60000de0: ff ff ff ff ff ff ff ff         ........
60000de8: ff ff ff ff ff ff ff ff         ........
60000df0: ff ff ff ff ff ff ff ff         ........
60000df8: ff ff ff ff ff ff ff ff         ........
60000e00: ff ff ff ff ff ff ff ff         ........
60000e08: ff ff ff ff ff ff ff ff         ........
60000e10: ff ff ff ff ff ff ff ff         ........
60000e18: ff ff ff ff ff ff ff ff         ........
60000e20: ff ff ff ff ff ff ff ff         ........
60000e28: ff ff ff ff ff ff ff ff         ........
60000e30: ff ff ff ff ff ff ff ff         ........
60000e38: ff ff ff ff ff ff ff ff         ........
60000e40: ff ff ff ff ff ff ff ff         ........
60000e48: ff ff ff ff ff ff ff ff         ........
60000e50: ff ff ff ff ff ff ff ff         ........
60000e58: ff ff ff ff ff ff ff ff         ........
60000e60: ff ff ff ff ff ff ff ff         ........
60000e68: ff ff ff ff ff ff ff ff         ........
60000e70: ff ff ff ff ff ff ff ff         ........
60000e78: ff ff ff ff ff ff ff ff         ........
60000e80: ff ff ff ff ff ff ff ff         ........
60000e88: ff ff ff ff ff ff ff ff         ........
60000e90: ff ff ff ff ff ff ff ff         ........
60000e98: ff ff ff ff ff ff ff ff         ........
60000ea0: ff ff ff ff ff ff ff ff         ........
60000ea8: ff ff ff ff ff ff ff ff         ........
60000eb0: ff ff ff ff ff ff ff ff         ........
60000eb8: ff ff ff ff ff ff ff ff         ........
60000ec0: ff ff ff ff ff ff ff ff         ........
60000ec8: ff ff ff ff ff ff ff ff         ........
60000ed0: ff ff ff ff ff ff ff ff         ........
60000ed8: ff ff ff ff ff ff ff ff         ........
60000ee0: ff ff ff ff ff ff ff ff         ........
60000ee8: ff ff ff ff ff ff ff ff         ........
60000ef0: ff ff ff ff ff ff ff ff         ........
60000ef8: ff ff ff ff ff ff ff ff         ........
60000f00: ff ff ff ff ff ff ff ff         ........
60000f08: ff ff ff ff ff ff ff ff         ........
60000f10: ff ff ff ff ff ff ff ff         ........
60000f18: ff ff ff ff ff ff ff ff         ........
60000f20: ff ff ff ff ff ff ff ff         ........
60000f28: ff ff ff ff ff ff ff ff         ........
60000f30: ff ff ff ff ff ff ff ff         ........
60000f38: ff ff ff ff ff ff ff ff         ........
60000f40: ff ff ff ff ff ff ff ff         ........
60000f48: ff ff ff ff ff ff ff ff         ........
60000f50: ff ff ff ff ff ff ff ff         ........
60000f58: ff ff ff ff ff ff ff ff         ........
60000f60: ff ff ff ff ff ff ff ff         ........
60000f68: ff ff ff ff ff ff ff ff         ........
60000f70: ff ff ff ff ff ff ff ff         ........
60000f78: ff ff ff ff ff ff ff ff         ........
60000f80: ff ff ff ff ff ff ff ff         ........
60000f88: ff ff ff ff ff ff ff ff         ........
60000f90: ff ff ff ff ff ff ff ff         ........
60000f98: ff ff ff ff ff ff ff ff         ........
60000fa0: ff ff ff ff ff ff ff ff         ........
60000fa8: ff ff ff ff ff ff ff ff         ........
60000fb0: ff ff ff ff ff ff ff ff         ........
60000fb8: ff ff ff ff ff ff ff ff         ........
60000fc0: ff ff ff ff ff ff ff ff         ........
60000fc8: ff ff ff ff ff ff ff ff         ........
60000fd0: ff ff ff ff ff ff ff ff         ........
60000fd8: ff ff ff ff ff ff ff ff         ........
60000fe0: ff ff ff ff ff ff ff ff         ........
60000fe8: ff ff ff ff ff ff ff ff         ........
60000ff0: ff ff ff ff ff ff ff ff         ........
60000ff8: ff ff ff ff ff ff ff ff         ........

60001000 image_vector_table:
60001000: d1 00 20 40 00 14 00 60         .. @...`
60001008: 00 00 00 00 00 00 00 00         ........
60001010: 20 10 00 60 00 10 00 60          ..`...`
60001018: 00 00 00 00 00 00 00 00         ........

60001020 boot_data:
60001020: 00 00 00 60 20 91 00 00         ...` ...
60001028: 00 00 00 00                     ....

6000102c _reset:
6000102c:      	ldr	r5, [pc, #136]
6000102e:      	movs	r4, #7
60001030:      	ldr	r3, [pc, #136]
60001032:      	mov.w	r1, #11141120
60001036:      	ldr	r0, [pc, #136]
60001038:      	ldr	r2, [pc, #136]
6000103a:      	str	r5, [r3]
6000103c:      	str	r4, [r0]
6000103e:      	ldr	r3, [pc, #136]
60001040:      	str	r1, [r2]
60001042:      	msr	msp, r3
60001046:      	msr	psp, r3
6000104a:      	ldr	r2, [pc, #128]
6000104c:      	ldr	r1, [pc, #128]
6000104e:      	cmp	r2, r1
60001050:      	bhs	#26 <_reset+0x42>
60001052:      	subs	r1, #1
60001054:      	ldr	r0, [pc, #124]
60001056:      	subs	r1, r1, r2
60001058:      	mov	r3, r0
6000105a:      	bic	r1, r1, #3
6000105e:      	adds	r1, #4
60001060:      	add	r1, r0
60001062:      	ldr	r0, [r3], #4
60001066:      	cmp	r3, r1
60001068:      	str	r0, [r2], #4
6000106c:      	bne	#-14 <_reset+0x36>
6000106e:      	ldr	r2, [pc, #104]
60001070:      	ldr	r1, [pc, #104]
60001072:      	cmp	r2, r1
60001074:      	bhs	#26 <_reset+0x66>
60001076:      	subs	r1, #1
60001078:      	ldr	r0, [pc, #100]
6000107a:      	subs	r1, r1, r2
6000107c:      	mov	r3, r0
6000107e:      	bic	r1, r1, #3
60001082:      	adds	r1, #4
60001084:      	add	r1, r0
60001086:      	ldr	r0, [r3], #4
6000108a:      	cmp	r3, r1
6000108c:      	str	r0, [r2], #4
60001090:      	bne	#-14 <_reset+0x5a>
60001092:      	ldr	r2, [pc, #80]
60001094:      	ldr	r1, [pc, #80]
60001096:      	cmp	r2, r1
60001098:      	bhs	#22 <_reset+0x86>
6000109a:      	subs	r1, #1
6000109c:      	mov	r3, r2
6000109e:      	movs	r0, #0
600010a0:      	subs	r1, r1, r2
600010a2:      	bic	r1, r1, #3
600010a6:      	adds	r1, #4
600010a8:      	add	r2, r1
600010aa:      	str	r0, [r3], #4
600010ae:      	cmp	r3, r2
600010b0:      	bne	#-10 <_reset+0x7e>
600010b2:      	b.w	#98 <___start_veneer>
600010b6:      	nop

600010b8 $d:
600010b8:	ab aa aa aa	.word	0xaaaaaaab
600010bc:	44 c0 0a 40	.word	0x400ac044
600010c0:	40 c0 0a 40	.word	0x400ac040
600010c4:	38 c0 0a 40	.word	0x400ac038
600010c8:	00 80 07 20	.word	0x20078000
600010cc:	00 00 00 00	.word	0x00000000
600010d0:	70 72 00 00	.word	0x00007270
600010d4:	40 14 00 60	.word	0x60001440
600010d8:	00 00 00 20	.word	0x20000000
600010dc:	70 0a 00 20	.word	0x20000a70
600010e0:	b0 86 00 60	.word	0x600086b0
600010e4:	70 0a 00 20	.word	0x20000a70
600010e8:	e0 0a 00 20	.word	0x20000ae0

600010ec HardFaultTrampoline:
600010ec:      	movs	r0, #4
600010ee:      	mov	r1, lr
600010f0:      	tst	r0, r1
600010f2:      	beq	#6 <_MSP>
600010f4:      	mrs	r0, psp
600010f8:      	b.w	#8 <HardFault_>

600010fc _MSP:
600010fc:      	mrs	r0, msp
60001100:      	b.w	#0 <HardFault_>

60001104 HardFault_:
60001104:      	sub	sp, #8
60001106:      	str	r0, [sp, #4]
60001108:      	b	#-2 <HardFault_+0x6>
6000110a:      	bl	#18
6000110e:      	b	#-2 <HardFault_+0xc>
60001110:      	b	#-10 <HardFault_+0x6>
60001112:      	<unknown>
60001113:      	<unknown>
60001114:      	<unknown>
60001115:      	<unknown>
60001116:      	<unknown>
60001117:      	ldrsh	r7, [r7, r7]

60001118 ___start_veneer:
60001118:      	ldr.w	pc, [pc, #-0]

6000111c $d:
6000111c:	09 5e 00 00	.word	0x00005e09

60001120 ___ZN4core4sync6atomic14spin_loop_hint17h7036b65177e07f14E_veneer:
60001120:      	ldr.w	pc, [pc, #-0]

60001124 $d:
60001124:	a7 5f 00 00	.word	0x00005fa7
60001128:	ff ff ff ff	.word	0xffffffff
6000112c:	ff ff ff ff	.word	0xffffffff
60001130:	ff ff ff ff	.word	0xffffffff
60001134:	ff ff ff ff	.word	0xffffffff
60001138:	ff ff ff ff	.word	0xffffffff
6000113c:	ff ff ff ff	.word	0xffffffff
60001140:	ff ff ff ff	.word	0xffffffff
60001144:	ff ff ff ff	.word	0xffffffff
60001148:	ff ff ff ff	.word	0xffffffff
6000114c:	ff ff ff ff	.word	0xffffffff
60001150:	ff ff ff ff	.word	0xffffffff
60001154:	ff ff ff ff	.word	0xffffffff
60001158:	ff ff ff ff	.word	0xffffffff
6000115c:	ff ff ff ff	.word	0xffffffff
60001160:	ff ff ff ff	.word	0xffffffff
60001164:	ff ff ff ff	.word	0xffffffff
60001168:	ff ff ff ff	.word	0xffffffff
6000116c:	ff ff ff ff	.word	0xffffffff
60001170:	ff ff ff ff	.word	0xffffffff
60001174:	ff ff ff ff	.word	0xffffffff
60001178:	ff ff ff ff	.word	0xffffffff
6000117c:	ff ff ff ff	.word	0xffffffff
60001180:	ff ff ff ff	.word	0xffffffff
60001184:	ff ff ff ff	.word	0xffffffff
60001188:	ff ff ff ff	.word	0xffffffff
6000118c:	ff ff ff ff	.word	0xffffffff
60001190:	ff ff ff ff	.word	0xffffffff
60001194:	ff ff ff ff	.word	0xffffffff
60001198:	ff ff ff ff	.word	0xffffffff
6000119c:	ff ff ff ff	.word	0xffffffff
600011a0:	ff ff ff ff	.word	0xffffffff
600011a4:	ff ff ff ff	.word	0xffffffff
600011a8:	ff ff ff ff	.word	0xffffffff
600011ac:	ff ff ff ff	.word	0xffffffff
600011b0:	ff ff ff ff	.word	0xffffffff
600011b4:	ff ff ff ff	.word	0xffffffff
600011b8:	ff ff ff ff	.word	0xffffffff
600011bc:	ff ff ff ff	.word	0xffffffff
600011c0:	ff ff ff ff	.word	0xffffffff
600011c4:	ff ff ff ff	.word	0xffffffff
600011c8:	ff ff ff ff	.word	0xffffffff
600011cc:	ff ff ff ff	.word	0xffffffff
600011d0:	ff ff ff ff	.word	0xffffffff
600011d4:	ff ff ff ff	.word	0xffffffff
600011d8:	ff ff ff ff	.word	0xffffffff
600011dc:	ff ff ff ff	.word	0xffffffff
600011e0:	ff ff ff ff	.word	0xffffffff
600011e4:	ff ff ff ff	.word	0xffffffff
600011e8:	ff ff ff ff	.word	0xffffffff
600011ec:	ff ff ff ff	.word	0xffffffff
600011f0:	ff ff ff ff	.word	0xffffffff
600011f4:	ff ff ff ff	.word	0xffffffff
600011f8:	ff ff ff ff	.word	0xffffffff
600011fc:	ff ff ff ff	.word	0xffffffff
60001200:	ff ff ff ff	.word	0xffffffff
60001204:	ff ff ff ff	.word	0xffffffff
60001208:	ff ff ff ff	.word	0xffffffff
6000120c:	ff ff ff ff	.word	0xffffffff
60001210:	ff ff ff ff	.word	0xffffffff
60001214:	ff ff ff ff	.word	0xffffffff
60001218:	ff ff ff ff	.word	0xffffffff
6000121c:	ff ff ff ff	.word	0xffffffff
60001220:	ff ff ff ff	.word	0xffffffff
60001224:	ff ff ff ff	.word	0xffffffff
60001228:	ff ff ff ff	.word	0xffffffff
6000122c:	ff ff ff ff	.word	0xffffffff
60001230:	ff ff ff ff	.word	0xffffffff
60001234:	ff ff ff ff	.word	0xffffffff
60001238:	ff ff ff ff	.word	0xffffffff
6000123c:	ff ff ff ff	.word	0xffffffff
60001240:	ff ff ff ff	.word	0xffffffff
60001244:	ff ff ff ff	.word	0xffffffff
60001248:	ff ff ff ff	.word	0xffffffff
6000124c:	ff ff ff ff	.word	0xffffffff
60001250:	ff ff ff ff	.word	0xffffffff
60001254:	ff ff ff ff	.word	0xffffffff
60001258:	ff ff ff ff	.word	0xffffffff
6000125c:	ff ff ff ff	.word	0xffffffff
60001260:	ff ff ff ff	.word	0xffffffff
60001264:	ff ff ff ff	.word	0xffffffff
60001268:	ff ff ff ff	.word	0xffffffff
6000126c:	ff ff ff ff	.word	0xffffffff
60001270:	ff ff ff ff	.word	0xffffffff
60001274:	ff ff ff ff	.word	0xffffffff
60001278:	ff ff ff ff	.word	0xffffffff
6000127c:	ff ff ff ff	.word	0xffffffff
60001280:	ff ff ff ff	.word	0xffffffff
60001284:	ff ff ff ff	.word	0xffffffff
60001288:	ff ff ff ff	.word	0xffffffff
6000128c:	ff ff ff ff	.word	0xffffffff
60001290:	ff ff ff ff	.word	0xffffffff
60001294:	ff ff ff ff	.word	0xffffffff
60001298:	ff ff ff ff	.word	0xffffffff
6000129c:	ff ff ff ff	.word	0xffffffff
600012a0:	ff ff ff ff	.word	0xffffffff
600012a4:	ff ff ff ff	.word	0xffffffff
600012a8:	ff ff ff ff	.word	0xffffffff
600012ac:	ff ff ff ff	.word	0xffffffff
600012b0:	ff ff ff ff	.word	0xffffffff
600012b4:	ff ff ff ff	.word	0xffffffff
600012b8:	ff ff ff ff	.word	0xffffffff
600012bc:	ff ff ff ff	.word	0xffffffff
600012c0:	ff ff ff ff	.word	0xffffffff
600012c4:	ff ff ff ff	.word	0xffffffff
600012c8:	ff ff ff ff	.word	0xffffffff
600012cc:	ff ff ff ff	.word	0xffffffff
600012d0:	ff ff ff ff	.word	0xffffffff
600012d4:	ff ff ff ff	.word	0xffffffff
600012d8:	ff ff ff ff	.word	0xffffffff
600012dc:	ff ff ff ff	.word	0xffffffff
600012e0:	ff ff ff ff	.word	0xffffffff
600012e4:	ff ff ff ff	.word	0xffffffff
600012e8:	ff ff ff ff	.word	0xffffffff
600012ec:	ff ff ff ff	.word	0xffffffff
600012f0:	ff ff ff ff	.word	0xffffffff
600012f4:	ff ff ff ff	.word	0xffffffff
600012f8:	ff ff ff ff	.word	0xffffffff
600012fc:	ff ff ff ff	.word	0xffffffff
60001300:	ff ff ff ff	.word	0xffffffff
60001304:	ff ff ff ff	.word	0xffffffff
60001308:	ff ff ff ff	.word	0xffffffff
6000130c:	ff ff ff ff	.word	0xffffffff
60001310:	ff ff ff ff	.word	0xffffffff
60001314:	ff ff ff ff	.word	0xffffffff
60001318:	ff ff ff ff	.word	0xffffffff
6000131c:	ff ff ff ff	.word	0xffffffff
60001320:	ff ff ff ff	.word	0xffffffff
60001324:	ff ff ff ff	.word	0xffffffff
60001328:	ff ff ff ff	.word	0xffffffff
6000132c:	ff ff ff ff	.word	0xffffffff
60001330:	ff ff ff ff	.word	0xffffffff
60001334:	ff ff ff ff	.word	0xffffffff
60001338:	ff ff ff ff	.word	0xffffffff
6000133c:	ff ff ff ff	.word	0xffffffff
60001340:	ff ff ff ff	.word	0xffffffff
60001344:	ff ff ff ff	.word	0xffffffff
60001348:	ff ff ff ff	.word	0xffffffff
6000134c:	ff ff ff ff	.word	0xffffffff
60001350:	ff ff ff ff	.word	0xffffffff
60001354:	ff ff ff ff	.word	0xffffffff
60001358:	ff ff ff ff	.word	0xffffffff
6000135c:	ff ff ff ff	.word	0xffffffff
60001360:	ff ff ff ff	.word	0xffffffff
60001364:	ff ff ff ff	.word	0xffffffff
60001368:	ff ff ff ff	.word	0xffffffff
6000136c:	ff ff ff ff	.word	0xffffffff
60001370:	ff ff ff ff	.word	0xffffffff
60001374:	ff ff ff ff	.word	0xffffffff
60001378:	ff ff ff ff	.word	0xffffffff
6000137c:	ff ff ff ff	.word	0xffffffff
60001380:	ff ff ff ff	.word	0xffffffff
60001384:	ff ff ff ff	.word	0xffffffff
60001388:	ff ff ff ff	.word	0xffffffff
6000138c:	ff ff ff ff	.word	0xffffffff
60001390:	ff ff ff ff	.word	0xffffffff
60001394:	ff ff ff ff	.word	0xffffffff
60001398:	ff ff ff ff	.word	0xffffffff
6000139c:	ff ff ff ff	.word	0xffffffff
600013a0:	ff ff ff ff	.word	0xffffffff
600013a4:	ff ff ff ff	.word	0xffffffff
600013a8:	ff ff ff ff	.word	0xffffffff
600013ac:	ff ff ff ff	.word	0xffffffff
600013b0:	ff ff ff ff	.word	0xffffffff
600013b4:	ff ff ff ff	.word	0xffffffff
600013b8:	ff ff ff ff	.word	0xffffffff
600013bc:	ff ff ff ff	.word	0xffffffff
600013c0:	ff ff ff ff	.word	0xffffffff
600013c4:	ff ff ff ff	.word	0xffffffff
600013c8:	ff ff ff ff	.word	0xffffffff
600013cc:	ff ff ff ff	.word	0xffffffff
600013d0:	ff ff ff ff	.word	0xffffffff
600013d4:	ff ff ff ff	.word	0xffffffff
600013d8:	ff ff ff ff	.word	0xffffffff
600013dc:	ff ff ff ff	.word	0xffffffff
600013e0:	ff ff ff ff	.word	0xffffffff
600013e4:	ff ff ff ff	.word	0xffffffff
600013e8:	ff ff ff ff	.word	0xffffffff
600013ec:	ff ff ff ff	.word	0xffffffff
600013f0:	ff ff ff ff	.word	0xffffffff
600013f4:	ff ff ff ff	.word	0xffffffff
600013f8:	ff ff ff ff	.word	0xffffffff
600013fc:	ff ff ff ff	.word	0xffffffff

60001400 vectors:
60001400: 00 00 01 20 2d 10 00 60         ... -..`

60001408 __EXCEPTIONS:
60001408: ff 5d 00 00 ed 10 00 60         .].....`
60001410: ff 5d 00 00 ff 5d 00 00         .]...]..
60001418: ff 5d 00 00 00 00 00 00         .]......
60001420: 00 00 00 00 00 00 00 00         ........
60001428: 00 00 00 00 ff 5d 00 00         .....]..
60001430: ff 5d 00 00 00 00 00 00         .]......
60001438: ff 5d 00 00 ad 14 00 00         .]......

Disassembly of section .text:

00000000 __stext:
		...

00000020 <imxrt_hal::gpio::GPIO1IO09<GPIO,imxrt_hal::gpio::Output> as embedded_hal::digital::v2::ToggleableOutputPin>::toggle::h33996c373b129b6b:
      20:      	push	{r7, lr}
      22:      	sub	sp, #24
      24:      	str	r0, [sp, #4]
      26:      	bl	#16042
      2a:      	str	r0, [sp]
      2c:      	b	#-2 <_itcm_block_count+0x2d>
      2e:      	ldr	r0, [sp]
      30:      	str	r0, [sp, #12]
      32:      	ldr	r1, [sp, #12]
      34:      	adds	r1, #140
      36:      	ldr	r2, [sp, #4]
      38:      	ldr	r2, [r2]
      3a:      	str	r1, [sp, #16]
      3c:      	str	r2, [sp, #20]
      3e:      	ldr	r0, [sp, #16]
      40:      	bl	#25136
      44:      	ldr	r1, [sp, #20]
      46:      	bl	#24534
      4a:      	b	#-2 <_itcm_block_count+0x4b>
      4c:      	add	sp, #24
      4e:      	pop	{r7, pc}

00000050 <T as core::convert::From<T>>::from::h063bc673e6b274fc:
      50:      	sub	sp, #4
      52:      	mov	r1, r0
      54:      	strb.w	r0, [sp, #3]
      58:      	ldrb.w	r0, [sp, #3]
      5c:      	add	sp, #4
      5e:      	bx	lr

00000060 imxrt_hal::ccm::ticks::h5648cd7fb2756302:
      60:      	push	{r4, r5, r7, lr}
      62:      	sub	sp, #320
      64:      	mov	r1, r3
      66:      	mov	r12, r2
      68:      	ldr.w	lr, [sp, #344]
      6c:      	ldr	r4, [sp, #340]
      6e:      	ldr	r5, [sp, #336]
      70:      	str	r3, [sp, #156]
      72:      	str	r2, [sp, #152]
      74:      	str	r5, [sp, #160]
      76:      	add	r2, sp, #152
      78:      	str	r0, [sp, #148]
      7a:      	mov	r0, r2
      7c:      	str	r1, [sp, #144]
      7e:      	str.w	r12, [sp, #140]
      82:      	str.w	lr, [sp, #136]
      86:      	str	r4, [sp, #132]
      88:      	bl	#3920
      8c:      	str	r3, [sp, #128]
      8e:      	str	r2, [sp, #124]
      90:      	str	r1, [sp, #120]
      92:      	str	r0, [sp, #116]
      94:      	b	#-2 <_itcm_block_count+0x95>
      96:      	ldr	r0, [sp, #116]
      98:      	ldr	r1, [sp, #120]
      9a:      	ldr	r2, [sp, #124]
      9c:      	ldr	r3, [sp, #128]
      9e:      	bl	#2648
      a2:      	str	r1, [sp, #112]
      a4:      	str	r0, [sp, #108]
      a6:      	str	r3, [sp, #104]
      a8:      	str	r2, [sp, #100]
      aa:      	b	#-2 <_itcm_block_count+0xab>
      ac:      	mov	r0, sp
      ae:      	ldr	r1, [sp, #104]
      b0:      	str	r1, [r0, #4]
      b2:      	ldr	r2, [sp, #100]
      b4:      	str	r2, [r0]
      b6:      	add	r0, sp, #192
      b8:      	ldr	r2, [sp, #108]
      ba:      	ldr	r3, [sp, #112]
      bc:      	bl	#1274
      c0:      	b	#-2 <_itcm_block_count+0xc1>
      c2:      	add	r0, sp, #176
      c4:      	add	r1, sp, #192
      c6:      	bl	#1484
      ca:      	b	#-2 <_itcm_block_count+0xcb>
      cc:      	ldrb.w	r0, [sp, #176]
      d0:      	lsls	r1, r0, #31
      d2:      	cmp	r1, #0
      d4:      	beq	#44 <_itcm_block_count+0x103>
      d6:      	b	#-2 <_itcm_block_count+0xd7>
      d8:      	b	#0 <_itcm_block_count+0xdb>
      da:      	trap
      dc:      	ldrb.w	r0, [sp, #177]
      e0:      	strb.w	r0, [sp, #215]
      e4:      	ldrb.w	r0, [sp, #215]
      e8:      	bl	#-156
      ec:      	uxtb	r0, r0
      ee:      	str	r0, [sp, #96]
      f0:      	b	#2 <_itcm_block_count+0xf5>
      f2:      	add	sp, #320
      f4:      	pop	{r4, r5, r7, pc}
      f6:      	ldr	r0, [sp, #148]
      f8:      	ldr	r1, [sp, #96]
      fa:      	bl	#1410
      fe:      	b	#-2 <_itcm_block_count+0xff>
     100:      	b	#-2 <_itcm_block_count+0x101>
     102:      	b	#-20 <_itcm_block_count+0xf1>
     104:      	ldr	r0, [sp, #184]
     106:      	ldr	r1, [sp, #188]
     108:      	str	r1, [sp, #220]
     10a:      	str	r0, [sp, #216]
     10c:      	ldr	r0, [sp, #216]
     10e:      	ldr	r1, [sp, #220]
     110:      	str	r1, [sp, #172]
     112:      	str	r0, [sp, #168]
     114:      	ldr	r0, [sp, #340]
     116:      	ldr	r1, [sp, #344]
     118:      	bl	#2614
     11c:      	str	r0, [sp, #92]
     11e:      	str	r1, [sp, #88]
     120:      	b	#-2 <_itcm_block_count+0x121>
     122:      	movs	r0, #0
     124:      	strb.w	r0, [sp, #250]
     128:      	ldrb.w	r3, [sp, #250]
     12c:      	add	r0, sp, #240
     12e:      	ldr	r1, [sp, #92]
     130:      	ldr	r2, [sp, #88]
     132:      	bl	#1578
     136:      	b	#-2 <_itcm_block_count+0x137>
     138:      	add	r0, sp, #232
     13a:      	add	r1, sp, #240
     13c:      	bl	#1388
     140:      	b	#-2 <_itcm_block_count+0x141>
     142:      	ldrb.w	r0, [sp, #232]
     146:      	lsls	r1, r0, #31
     148:      	cmp	r1, #0
     14a:      	beq	#40 <_itcm_block_count+0x175>
     14c:      	b	#-2 <_itcm_block_count+0x14d>
     14e:      	b	#0 <_itcm_block_count+0x151>
     150:      	trap
     152:      	ldrb.w	r0, [sp, #233]
     156:      	strb.w	r0, [sp, #251]
     15a:      	ldrb.w	r0, [sp, #251]
     15e:      	bl	#-274
     162:      	uxtb	r0, r0
     164:      	str	r0, [sp, #84]
     166:      	b	#-2 <_itcm_block_count+0x167>
     168:      	ldr	r0, [sp, #148]
     16a:      	ldr	r1, [sp, #84]
     16c:      	bl	#1296
     170:      	b	#-2 <_itcm_block_count+0x171>
     172:      	b	#-2 <_itcm_block_count+0x173>
     174:      	b	#-118 <_itcm_block_count+0x101>
     176:      	ldr	r0, [sp, #236]
     178:      	str	r0, [sp, #252]
     17a:      	ldr	r0, [sp, #252]
     17c:      	str	r0, [sp, #228]
     17e:      	ldr	r1, [sp, #228]
     180:      	movw	r0, #51712
     184:      	movt	r0, #15258
     188:      	bl	#2502
     18c:      	str	r0, [sp, #80]
     18e:      	str	r1, [sp, #76]
     190:      	b	#-2 <_itcm_block_count+0x191>
     192:      	ldr	r0, [sp, #80]
     194:      	ldr	r1, [sp, #76]
     196:      	bl	#1320
     19a:      	str	r1, [sp, #72]
     19c:      	str	r0, [sp, #68]
     19e:      	str	r3, [sp, #64]
     1a0:      	str	r2, [sp, #60]
     1a2:      	b	#-2 <_itcm_block_count+0x1a3>
     1a4:      	movs	r0, #2
     1a6:      	strb.w	r0, [sp, #302]
     1aa:      	ldrb.w	r0, [sp, #302]
     1ae:      	mov	r1, sp
     1b0:      	str	r0, [r1, #8]
     1b2:      	ldr	r0, [sp, #64]
     1b4:      	str	r0, [r1, #4]
     1b6:      	ldr	r2, [sp, #60]
     1b8:      	str	r2, [r1]
     1ba:      	add	r0, sp, #280
     1bc:      	ldr	r2, [sp, #68]
     1be:      	ldr	r3, [sp, #72]
     1c0:      	bl	#1576
     1c4:      	b	#-2 <_itcm_block_count+0x1c5>
     1c6:      	add	r0, sp, #264
     1c8:      	add	r1, sp, #280
     1ca:      	bl	#1224
     1ce:      	b	#-2 <_itcm_block_count+0x1cf>
     1d0:      	ldrb.w	r0, [sp, #264]
     1d4:      	lsls	r1, r0, #31
     1d6:      	cmp	r1, #0
     1d8:      	beq	#38 <_itcm_block_count+0x201>
     1da:      	b	#-2 <_itcm_block_count+0x1db>
     1dc:      	b	#0 <_itcm_block_count+0x1df>
     1de:      	trap
     1e0:      	ldrb.w	r0, [sp, #265]
     1e4:      	strb.w	r0, [sp, #303]
     1e8:      	ldrb.w	r0, [sp, #303]
     1ec:      	bl	#-416
     1f0:      	uxtb	r0, r0
     1f2:      	str	r0, [sp, #56]
     1f4:      	b	#-2 <_itcm_block_count+0x1f5>
     1f6:      	ldr	r0, [sp, #148]
     1f8:      	ldr	r1, [sp, #56]
     1fa:      	bl	#1154
     1fe:      	b	#-2 <_itcm_block_count+0x1ff>
     200:      	b	#-144 <_itcm_block_count+0x173>
     202:      	ldr	r0, [sp, #272]
     204:      	ldr	r1, [sp, #276]
     206:      	str	r1, [sp, #308]
     208:      	str	r0, [sp, #304]
     20a:      	ldr	r0, [sp, #304]
     20c:      	ldr	r1, [sp, #308]
     20e:      	str	r1, [sp, #260]
     210:      	str	r0, [sp, #256]
     212:      	ldr	r0, [sp, #168]
     214:      	ldr	r1, [sp, #172]
     216:      	ldr	r2, [sp, #256]
     218:      	ldr	r3, [sp, #260]
     21a:      	bl	#2414
     21e:      	str	r1, [sp, #52]
     220:      	str	r0, [sp, #48]
     222:      	str	r3, [sp, #44]
     224:      	str	r2, [sp, #40]
     226:      	b	#-2 <_itcm_block_count+0x227>
     228:      	ldr	r0, [sp, #48]
     22a:      	ldr	r1, [sp, #52]
     22c:      	ldr	r2, [sp, #40]
     22e:      	ldr	r3, [sp, #44]
     230:      	bl	#1984
     234:      	str	r1, [sp, #36]
     236:      	str	r0, [sp, #32]
     238:      	str	r3, [sp, #28]
     23a:      	str	r2, [sp, #24]
     23c:      	b	#-2 <_itcm_block_count+0x23d>
     23e:      	ldr	r0, [sp, #32]
     240:      	ldr	r1, [sp, #36]
     242:      	ldr	r2, [sp, #24]
     244:      	ldr	r3, [sp, #28]
     246:      	bl	#1804
     24a:      	str	r0, [sp, #20]
     24c:      	str	r1, [sp, #16]
     24e:      	b	#-2 <_itcm_block_count+0x24f>
     250:      	movs	r0, #1
     252:      	strb.w	r0, [sp, #319]
     256:      	ldrb.w	r3, [sp, #319]
     25a:      	ldr	r0, [sp, #148]
     25c:      	ldr	r1, [sp, #20]
     25e:      	ldr	r2, [sp, #16]
     260:      	bl	#1276
     264:      	b	#-2 <_itcm_block_count+0x265>
     266:      	b	#-376 <_itcm_block_count+0xf1>

00000268 imxrt_hal::ccm::ticks::{{closure}}::h79fb7fbb95a39a4a:
     268:      	push	{r7, lr}
     26a:      	sub	sp, #40
     26c:      	mov	r2, r1
     26e:      	mov	r3, r0
     270:      	str	r1, [sp, #36]
     272:      	str	r0, [sp, #32]
     274:      	ldr	r0, [sp, #32]
     276:      	ldr	r1, [sp, #36]
     278:      	str	r2, [sp, #24]
     27a:      	str	r3, [sp, #20]
     27c:      	bl	#2120
     280:      	str	r0, [sp, #16]
     282:      	str	r1, [sp, #12]
     284:      	b	#-2 <_itcm_block_count+0x285>
     286:      	ldr	r0, [sp, #16]
     288:      	ldr	r1, [sp, #12]
     28a:      	bl	#658
     28e:      	str	r0, [sp, #8]
     290:      	str	r1, [sp, #4]
     292:      	b	#-2 <_itcm_block_count+0x293>
     294:      	ldr	r0, [sp, #8]
     296:      	ldr	r1, [sp, #4]
     298:      	add	sp, #40
     29a:      	pop	{r7, pc}

0000029c imxrt_hal::ccm::ticks::{{closure}}::h9cbf82130f1ba9a3:
     29c:      	sub	sp, #8
     29e:      	movs	r0, #0
     2a0:      	add	sp, #8
     2a2:      	bx	lr

000002a4 imxrt_hal::ccm::ticks::{{closure}}::hb94aa0b80d9ffd04:
     2a4:      	push	{r7, lr}
     2a6:      	sub	sp, #40
     2a8:      	mov	r2, r1
     2aa:      	mov	r3, r0
     2ac:      	str	r1, [sp, #36]
     2ae:      	str	r0, [sp, #32]
     2b0:      	ldr	r0, [sp, #32]
     2b2:      	ldr	r1, [sp, #36]
     2b4:      	mov.w	r12, #1
     2b8:      	mov.w	lr, #0
     2bc:      	str	r2, [sp, #24]
     2be:      	mov	r2, r12
     2c0:      	str	r3, [sp, #20]
     2c2:      	mov	r3, lr
     2c4:      	bl	#2348
     2c8:      	str	r1, [sp, #16]
     2ca:      	str	r0, [sp, #12]
     2cc:      	str	r3, [sp, #8]
     2ce:      	str	r2, [sp, #4]
     2d0:      	b	#-2 <_itcm_block_count+0x2d1>
     2d2:      	ldr	r0, [sp, #12]
     2d4:      	ldr	r1, [sp, #16]
     2d6:      	ldr	r2, [sp, #4]
     2d8:      	ldr	r3, [sp, #8]
     2da:      	add	sp, #40
     2dc:      	pop	{r7, pc}

000002de main:
     2de:      	bl	#2
     2e2:      	trap

000002e4 pit::__cortex_m_rt_main::h5676234ba0f3f1ec:
     2e4:      	sub	sp, #384
     2e6:      	add	r0, sp, #136
     2e8:      	bl	#3384
     2ec:      	b	#-2 <_itcm_block_count+0x2ed>
     2ee:      	movw	r2, #12
     2f2:      	movt	r2, #8192
     2f6:      	add	r0, sp, #40
     2f8:      	add	r1, sp, #136
     2fa:      	bl	#1470
     2fe:      	b	#-2 <_itcm_block_count+0x2ff>
     300:      	movs	r0, #25
     302:      	bl	#3874
     306:      	b	#-2 <_itcm_block_count+0x307>
     308:      	add	r0, sp, #40
     30a:      	add.w	r3, r0, #12
     30e:      	movw	r1, #17920
     312:      	movt	r1, #9155
     316:      	str	r0, [sp, #36]
     318:      	ldr	r2, [sp, #36]
     31a:      	bl	#5638
     31e:      	str	r1, [sp, #32]
     320:      	b	#-2 <_itcm_block_count+0x321>
     322:      	ldr	r0, [sp, #32]
     324:      	str	r0, [sp, #236]
     326:      	movs	r1, #27
     328:      	strb.w	r1, [sp, #249]
     32c:      	movs	r1, #1
     32e:      	strb.w	r1, [sp, #248]
     332:      	movs	r2, #16
     334:      	strb.w	r2, [sp, #253]
     338:      	strb.w	r1, [sp, #252]
     33c:      	movs	r2, #24
     33e:      	strb.w	r2, [sp, #257]
     342:      	strb.w	r1, [sp, #256]
     346:      	movs	r2, #32
     348:      	strb.w	r2, [sp, #261]
     34c:      	strb.w	r1, [sp, #260]
     350:      	ldrb.w	r1, [sp, #248]
     354:      	ldrb.w	r2, [sp, #249]
     358:      	strb.w	r1, [sp, #240]
     35c:      	strb.w	r2, [sp, #241]
     360:      	ldrb.w	r1, [sp, #252]
     364:      	ldrb.w	r2, [sp, #253]
     368:      	strb.w	r1, [sp, #242]
     36c:      	strb.w	r2, [sp, #243]
     370:      	ldrb.w	r1, [sp, #256]
     374:      	ldrb.w	r2, [sp, #257]
     378:      	strb.w	r1, [sp, #244]
     37c:      	strb.w	r2, [sp, #245]
     380:      	ldrb.w	r1, [sp, #260]
     384:      	ldrb.w	r2, [sp, #261]
     388:      	strb.w	r1, [sp, #246]
     38c:      	strb.w	r2, [sp, #247]
     390:      	add	r1, sp, #40
     392:      	add	r2, sp, #240
     394:      	mov	r0, r1
     396:      	bl	#15724
     39a:      	b	#-2 <_itcm_block_count+0x39b>
     39c:      	movs	r0, #12
     39e:      	strb.w	r0, [sp, #273]
     3a2:      	movs	r0, #1
     3a4:      	strb.w	r0, [sp, #272]
     3a8:      	movs	r1, #13
     3aa:      	strb.w	r1, [sp, #277]
     3ae:      	strb.w	r0, [sp, #276]
     3b2:      	movs	r1, #17
     3b4:      	strb.w	r1, [sp, #281]
     3b8:      	strb.w	r0, [sp, #280]
     3bc:      	movs	r1, #19
     3be:      	strb.w	r1, [sp, #285]
     3c2:      	strb.w	r0, [sp, #284]
     3c6:      	ldrb.w	r0, [sp, #272]
     3ca:      	ldrb.w	r1, [sp, #273]
     3ce:      	strb.w	r0, [sp, #264]
     3d2:      	strb.w	r1, [sp, #265]
     3d6:      	ldrb.w	r0, [sp, #276]
     3da:      	ldrb.w	r1, [sp, #277]
     3de:      	strb.w	r0, [sp, #266]
     3e2:      	strb.w	r1, [sp, #267]
     3e6:      	ldrb.w	r0, [sp, #280]
     3ea:      	ldrb.w	r1, [sp, #281]
     3ee:      	strb.w	r0, [sp, #268]
     3f2:      	strb.w	r1, [sp, #269]
     3f6:      	ldrb.w	r0, [sp, #284]
     3fa:      	ldrb.w	r1, [sp, #285]
     3fe:      	strb.w	r0, [sp, #270]
     402:      	strb.w	r1, [sp, #271]
     406:      	add	r0, sp, #40
     408:      	add	r2, sp, #264
     40a:      	str	r0, [sp, #28]
     40c:      	ldr	r1, [sp, #28]
     40e:      	bl	#5810
     412:      	b	#-2 <_itcm_block_count+0x413>
     414:      	movs	r0, #2
     416:      	str	r0, [sp, #300]
     418:      	ldr	r0, [sp, #236]
     41a:      	str	r0, [sp, #308]
     41c:      	movs	r0, #1
     41e:      	str	r0, [sp, #304]
     420:      	ldr	r2, [sp, #300]
     422:      	ldr	r3, [sp, #304]
     424:      	ldr	r0, [sp, #308]
     426:      	mov	r1, sp
     428:      	str	r0, [r1]
     42a:      	add	r0, sp, #288
     42c:      	add	r1, sp, #40
     42e:      	bl	#12878
     432:      	b	#-2 <_itcm_block_count+0x433>
     434:      	ldr	r1, [sp, #48]
     436:      	ldr	r0, [sp, #288]
     438:      	ldr	r2, [sp, #292]
     43a:      	ldr	r3, [sp, #296]
     43c:      	str	r3, [sp, #360]
     43e:      	str	r2, [sp, #356]
     440:      	str	r0, [sp, #352]
     442:      	add	r0, sp, #320
     444:      	add	r2, sp, #352
     446:      	bl	#15946
     44a:      	b	#-2 <_itcm_block_count+0x44b>
     44c:      	ldr	r0, [sp, #344]
     44e:      	ldr	r1, [sp, #348]
     450:      	str	r0, [sp, #312]
     452:      	str	r1, [sp, #316]
     454:      	add	r0, sp, #312
     456:      	movs	r1, #1
     458:      	bl	#2642
     45c:      	b	#-2 <_itcm_block_count+0x45d>
     45e:      	ldr	r0, [sp, #312]
     460:      	ldr	r1, [sp, #316]
     462:      	str	r0, [sp, #368]
     464:      	str	r1, [sp, #372]
     466:      	movs	r0, #1
     468:      	str	r0, [sp, #364]
     46a:      	movw	r0, #2672
     46e:      	movt	r0, #8192
     472:      	ldr	r1, [sp, #364]
     474:      	ldr	r2, [sp, #368]
     476:      	ldr	r3, [sp, #372]
     478:      	str	r3, [r0, #8]
     47a:      	str	r2, [r0, #4]
     47c:      	str	r1, [r0]
     47e:      	bl	#1040
     482:      	str	r0, [sp, #24]
     484:      	b	#-2 <_itcm_block_count+0x485>
     486:      	movw	r1, #28
     48a:      	movt	r1, #8192
     48e:      	ldr	r0, [sp, #24]
     490:      	bl	#1150
     494:      	str	r0, [sp, #20]
     496:      	b	#-2 <_itcm_block_count+0x497>
     498:      	movs	r0, #250
     49a:      	movs	r1, #0
     49c:      	bl	#2814
     4a0:      	str	r1, [sp, #16]
     4a2:      	str	r0, [sp, #12]
     4a4:      	str	r2, [sp, #8]
     4a6:      	b	#-2 <_itcm_block_count+0x4a7>
     4a8:      	mov	r0, sp
     4aa:      	ldr	r1, [sp, #8]
     4ac:      	str	r1, [r0]
     4ae:      	ldr	r0, [sp, #20]
     4b0:      	ldr	r2, [sp, #12]
     4b2:      	ldr	r3, [sp, #16]
     4b4:      	bl	#2258
     4b8:      	b	#-2 <_itcm_block_count+0x4b9>
     4ba:      	movs	r0, #122
     4bc:      	strb.w	r0, [sp, #379]
     4c0:      	ldrb.w	r0, [sp, #379]
     4c4:      	bl	#2074
     4c8:      	b	#-2 <_itcm_block_count+0x4c9>
     4ca:      	add	r0, sp, #40
     4cc:      	bl	#3374
     4d0:      	str	r0, [sp, #380]
     4d2:      	b	#-2 <_itcm_block_count+0x4d3>
     4d4:      	b	#-2 <_itcm_block_count+0x4d5>
     4d6:      	add	r0, sp, #380
     4d8:      	bl	#-1212
     4dc:      	b	#-2 <_itcm_block_count+0x4dd>
     4de:      	movw	r0, #44
     4e2:      	movt	r0, #8192
     4e6:      	bl	#146
     4ea:      	b	#-2 <_itcm_block_count+0x4eb>
     4ec:      	bl	#38
     4f0:      	b	#-2 <_itcm_block_count+0x4f1>
     4f2:      	b	#-32 <_itcm_block_count+0x4d5>

000004f4 core::ops::function::FnOnce::call_once::hf9eeb008056c5086:
     4f4:      	push	{r7, lr}
     4f6:      	sub	sp, #16
     4f8:      	str	r0, [sp, #12]
     4fa:      	ldr	r0, [sp, #12]
     4fc:      	bl	#1436
     500:      	str	r1, [sp, #4]
     502:      	str	r0, [sp]
     504:      	b	#-2 <_itcm_block_count+0x505>
     506:      	ldr	r0, [sp]
     508:      	ldr	r1, [sp, #4]
     50a:      	add	sp, #16
     50c:      	pop	{r7, pc}

0000050e core::ptr::drop_in_place::hae922ed50601916a:
     50e:      	sub	sp, #4
     510:      	str	r0, [sp]
     512:      	add	sp, #4
     514:      	bx	lr

00000516 cortex_m::asm::wfi::hf73ba175164a4666:
     516:      	push	{r7, lr}
     518:      	bl	#24378
     51c:      	b	#-2 <_itcm_block_count+0x51d>
     51e:      	pop	{r7, pc}

00000520 _ZN4core6result19Result$LT$T$C$E$GT$2ok17h3ae5c4b7e9ad0069E:
     520:      	sub	sp, #24
     522:      	str	r0, [sp]
     524:      	str	r1, [sp, #4]
     526:      	movs	r0, #0
     528:      	strb.w	r0, [sp, #23]
     52c:      	movs	r0, #1
     52e:      	strb.w	r0, [sp, #23]
     532:      	ldr	r0, [sp]
     534:      	cmp	r0, #0
     536:      	beq	#8 <_itcm_block_count+0x541>
     538:      	b	#-2 <_itcm_block_count+0x539>
     53a:      	movs	r0, #0
     53c:      	str	r0, [sp, #8]
     53e:      	b	#50 <_itcm_block_count+0x573>
     540:      	trap
     542:      	movs	r0, #0
     544:      	strb.w	r0, [sp, #23]
     548:      	ldr	r0, [sp, #4]
     54a:      	str	r0, [sp, #16]
     54c:      	ldr	r0, [sp, #16]
     54e:      	str	r0, [sp, #12]
     550:      	movs	r0, #1
     552:      	str	r0, [sp, #8]
     554:      	b	#28 <_itcm_block_count+0x573>
     556:      	ldr	r0, [sp, #8]
     558:      	ldr	r1, [sp, #12]
     55a:      	add	sp, #24
     55c:      	bx	lr
     55e:      	ldrb.w	r0, [sp, #23]
     562:      	lsls	r0, r0, #31
     564:      	cmp	r0, #0
     566:      	beq	#-20 <_itcm_block_count+0x555>
     568:      	b	#-2 <_itcm_block_count+0x569>
     56a:      	movs	r0, #0
     56c:      	strb.w	r0, [sp, #23]
     570:      	b	#-30 <_itcm_block_count+0x555>
     572:      	b	#-32 <_itcm_block_count+0x555>
     574:      	ldr	r0, [sp]
     576:      	cmp	r0, #0
     578:      	beq	#-30 <_itcm_block_count+0x55d>
     57a:      	b	#-12 <_itcm_block_count+0x571>

0000057c _ZN4core6result19Result$LT$T$C$E$GT$6unwrap17hfc5c3044a5ca7680E:
     57c:      	sub	sp, #24
     57e:      	movs	r1, #1
     580:      	cmp	r1, #0
     582:      	str	r0, [sp, #8]
     584:      	bne	#4 <_itcm_block_count+0x58b>
     586:      	b	#-2 <_itcm_block_count+0x587>
     588:      	b	#8 <_itcm_block_count+0x593>
     58a:      	trap
     58c:      	movs	r0, #1
     58e:      	cmp	r0, #0
     590:      	bne	#32 <_itcm_block_count+0x5b3>
     592:      	b	#34 <_itcm_block_count+0x5b7>
     594:      	mov	r0, sp
     596:      	ldr	r1, [sp, #8]
     598:      	str	r1, [r0]
     59a:      	movw	r0, #60
     59e:      	movt	r0, #8192
     5a2:      	movw	r3, #104
     5a6:      	movt	r3, #8192
     5aa:      	movs	r1, #43
     5ac:      	add	r2, sp, #20
     5ae:      	bl	#24258
     5b2:      	trap
     5b4:      	add	sp, #24
     5b6:      	bx	lr
     5b8:      	b	#-8 <_itcm_block_count+0x5b3>

000005ba _ZN4core6result19Result$LT$T$C$E$GT$7map_err17h2f0b14064c179784E:
     5ba:      	push	{r4, lr}
     5bc:      	sub	sp, #48
     5be:      	ldr	r1, [sp, #60]
     5c0:      	ldr.w	r12, [sp, #56]
     5c4:      	mov	lr, r3
     5c6:      	mov	r4, r2
     5c8:      	str	r3, [sp, #12]
     5ca:      	str	r2, [sp, #8]
     5cc:      	str	r1, [sp, #20]
     5ce:      	str.w	r12, [sp, #16]
     5d2:      	movs	r1, #0
     5d4:      	strb.w	r1, [sp, #47]
     5d8:      	strb.w	r1, [sp, #45]
     5dc:      	strb.w	r1, [sp, #46]
     5e0:      	movs	r1, #1
     5e2:      	strb.w	r1, [sp, #46]
     5e6:      	strb.w	r1, [sp, #47]
     5ea:      	strb.w	r1, [sp, #45]
     5ee:      	ldr	r1, [sp, #8]
     5f0:      	cmp	r1, #0
     5f2:      	str	r0, [sp, #4]
     5f4:      	beq	#4 <_itcm_block_count+0x5fb>
     5f6:      	b	#-2 <_itcm_block_count+0x5f7>
     5f8:      	b	#28 <_itcm_block_count+0x617>
     5fa:      	trap
     5fc:      	movs	r0, #0
     5fe:      	strb.w	r0, [sp, #47]
     602:      	ldr	r1, [sp, #16]
     604:      	ldr	r2, [sp, #20]
     606:      	str	r2, [sp, #36]
     608:      	str	r1, [sp, #32]
     60a:      	ldr	r1, [sp, #32]
     60c:      	ldr	r2, [sp, #36]
     60e:      	ldr	r3, [sp, #4]
     610:      	str	r2, [r3, #12]
     612:      	str	r1, [r3, #8]
     614:      	strb	r0, [r3]
     616:      	b	#30 <_itcm_block_count+0x637>
     618:      	movs	r0, #0
     61a:      	strb.w	r0, [sp, #46]
     61e:      	strb.w	r0, [sp, #45]
     622:      	bl	#-906
     626:      	uxtb	r0, r0
     628:      	str	r0, [sp]
     62a:      	b	#-2 <_itcm_block_count+0x62b>
     62c:      	ldr	r0, [sp]
     62e:      	ldr	r1, [sp, #4]
     630:      	strb	r0, [r1, #1]
     632:      	movs	r2, #1
     634:      	strb	r2, [r1]
     636:      	b	#-2 <_itcm_block_count+0x637>
     638:      	ldrb.w	r0, [sp, #45]
     63c:      	lsls	r0, r0, #31
     63e:      	cmp	r0, #0
     640:      	bne	#8 <_itcm_block_count+0x64b>
     642:      	b	#-2 <_itcm_block_count+0x643>
     644:      	ldr	r0, [sp, #8]
     646:      	cmp	r0, #0
     648:      	beq	#12 <_itcm_block_count+0x657>
     64a:      	b	#30 <_itcm_block_count+0x66b>
     64c:      	movs	r0, #0
     64e:      	strb.w	r0, [sp, #45]
     652:      	b	#-18 <_itcm_block_count+0x643>
     654:      	add	sp, #48
     656:      	pop	{r4, pc}
     658:      	ldrb.w	r0, [sp, #47]
     65c:      	lsls	r0, r0, #31
     65e:      	cmp	r0, #0
     660:      	beq	#-16 <_itcm_block_count+0x653>
     662:      	b	#-2 <_itcm_block_count+0x663>
     664:      	movs	r0, #0
     666:      	strb.w	r0, [sp, #47]
     66a:      	b	#-26 <_itcm_block_count+0x653>
     66c:      	ldrb.w	r0, [sp, #46]
     670:      	lsls	r0, r0, #31
     672:      	cmp	r0, #0
     674:      	beq	#-36 <_itcm_block_count+0x653>
     676:      	b	#-2 <_itcm_block_count+0x677>
     678:      	movs	r0, #0
     67a:      	strb.w	r0, [sp, #46]
     67e:      	b	#-46 <_itcm_block_count+0x653>

00000680 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17he5bc25ef1b79212eE:
     680:      	sub	sp, #4
     682:      	mov	r2, r1
     684:      	strb.w	r1, [sp, #3]
     688:      	ldrb.w	r1, [sp, #3]
     68c:      	strb	r1, [r0, #1]
     68e:      	movs	r1, #1
     690:      	strb	r1, [r0]
     692:      	add	sp, #4
     694:      	bx	lr

00000696 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hbc112e1ae3310b65E:
     696:      	ldr	r2, [r1]
     698:      	ldr	r3, [r1, #4]
     69a:      	ldr.w	r12, [r1, #8]
     69e:      	ldr	r1, [r1, #12]
     6a0:      	str	r1, [r0, #12]
     6a2:      	str.w	r12, [r0, #8]
     6a6:      	str	r3, [r0, #4]
     6a8:      	str	r2, [r0]
     6aa:      	bx	lr

000006ac _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17hc244ace5a8d7cbf5E:
     6ac:      	ldr	r2, [r1]
     6ae:      	ldr	r1, [r1, #4]
     6b0:      	str	r1, [r0, #4]
     6b2:      	str	r2, [r0]
     6b4:      	bx	lr

000006b6 <imxrt_ral::imxrt106::imxrt1062::interrupts::Interrupt as bare_metal::Nr>::nr::h1e3e50383b213666:
     6b6:      	sub	sp, #4
     6b8:      	str	r0, [sp]
     6ba:      	ldr	r0, [sp]
     6bc:      	ldrb	r0, [r0]
     6be:      	add	sp, #4
     6c0:      	bx	lr

000006c2 core::option::Option<T>::map::hba9040e5924d0074:
     6c2:      	push	{r7, lr}
     6c4:      	sub	sp, #56
     6c6:      	str	r0, [sp, #12]
     6c8:      	str	r1, [sp, #16]
     6ca:      	movs	r0, #0
     6cc:      	strb.w	r0, [sp, #54]
     6d0:      	strb.w	r0, [sp, #55]
     6d4:      	movs	r0, #1
     6d6:      	strb.w	r0, [sp, #55]
     6da:      	strb.w	r0, [sp, #54]
     6de:      	ldr	r0, [sp, #12]
     6e0:      	cmp	r0, #0
     6e2:      	beq	#2 <_itcm_block_count+0x6e7>
     6e4:      	b	#-2 <_itcm_block_count+0x6e5>
     6e6:      	b	#8 <_itcm_block_count+0x6f1>
     6e8:      	movs	r0, #0
     6ea:      	str	r0, [sp, #28]
     6ec:      	str	r0, [sp, #24]
     6ee:      	b	#64 <_itcm_block_count+0x731>
     6f0:      	trap
     6f2:      	movs	r0, #0
     6f4:      	strb.w	r0, [sp, #55]
     6f8:      	ldr	r1, [sp, #16]
     6fa:      	str	r1, [sp, #44]
     6fc:      	strb.w	r0, [sp, #54]
     700:      	ldr	r0, [sp, #44]
     702:      	str	r0, [sp, #48]
     704:      	ldr	r0, [sp, #48]
     706:      	bl	#-534
     70a:      	str	r1, [sp, #8]
     70c:      	str	r0, [sp, #4]
     70e:      	b	#-2 <_itcm_block_count+0x70f>
     710:      	ldr	r0, [sp, #4]
     712:      	str	r0, [sp, #32]
     714:      	ldr	r1, [sp, #8]
     716:      	str	r1, [sp, #36]
     718:      	movs	r2, #0
     71a:      	str	r2, [sp, #28]
     71c:      	movs	r2, #1
     71e:      	str	r2, [sp, #24]
     720:      	b	#14 <_itcm_block_count+0x731>
     722:      	ldr	r0, [sp, #12]
     724:      	cmp	r0, #1
     726:      	beq	#32 <_itcm_block_count+0x749>
     728:      	b	#50 <_itcm_block_count+0x75d>
     72a:      	movs	r0, #0
     72c:      	strb.w	r0, [sp, #54]
     730:      	b	#-18 <_itcm_block_count+0x721>
     732:      	ldrb.w	r0, [sp, #54]
     736:      	lsls	r0, r0, #31
     738:      	cmp	r0, #0
     73a:      	bne	#-20 <_itcm_block_count+0x729>
     73c:      	b	#-30 <_itcm_block_count+0x721>
     73e:      	ldr	r0, [sp, #24]
     740:      	ldr	r1, [sp, #28]
     742:      	ldr	r2, [sp, #32]
     744:      	ldr	r3, [sp, #36]
     746:      	add	sp, #56
     748:      	pop	{r7, pc}
     74a:      	ldrb.w	r0, [sp, #55]
     74e:      	lsls	r0, r0, #31
     750:      	cmp	r0, #0
     752:      	beq	#-24 <_itcm_block_count+0x73d>
     754:      	b	#-2 <_itcm_block_count+0x755>
     756:      	movs	r0, #0
     758:      	strb.w	r0, [sp, #55]
     75c:      	b	#-34 <_itcm_block_count+0x73d>
     75e:      	b	#-36 <_itcm_block_count+0x73d>

00000760 core::option::Option<T>::ok_or::hc0f6d89daf753400:
     760:      	sub	sp, #24
     762:      	mov	r12, r3
     764:      	str	r1, [sp, #4]
     766:      	str	r2, [sp, #8]
     768:      	strb.w	r3, [sp, #15]
     76c:      	movs	r1, #0
     76e:      	strb.w	r1, [sp, #23]
     772:      	strb.w	r1, [sp, #22]
     776:      	movs	r1, #1
     778:      	strb.w	r1, [sp, #23]
     77c:      	strb.w	r1, [sp, #22]
     780:      	ldr	r1, [sp, #4]
     782:      	cmp	r1, #0
     784:      	str	r0, [sp]
     786:      	beq	#2 <_itcm_block_count+0x78b>
     788:      	b	#-2 <_itcm_block_count+0x789>
     78a:      	b	#20 <_itcm_block_count+0x7a1>
     78c:      	movs	r0, #0
     78e:      	strb.w	r0, [sp, #22]
     792:      	ldrb.w	r0, [sp, #15]
     796:      	ldr	r1, [sp]
     798:      	strb	r0, [r1, #1]
     79a:      	movs	r0, #1
     79c:      	strb	r0, [r1]
     79e:      	b	#20 <_itcm_block_count+0x7b5>
     7a0:      	trap
     7a2:      	movs	r0, #0
     7a4:      	strb.w	r0, [sp, #23]
     7a8:      	ldr	r1, [sp, #8]
     7aa:      	str	r1, [sp, #16]
     7ac:      	ldr	r1, [sp, #16]
     7ae:      	ldr	r2, [sp]
     7b0:      	str	r1, [r2, #4]
     7b2:      	strb	r0, [r2]
     7b4:      	b	#-2 <_itcm_block_count+0x7b5>
     7b6:      	ldrb.w	r0, [sp, #22]
     7ba:      	lsls	r0, r0, #31
     7bc:      	cmp	r0, #0
     7be:      	bne	#8 <_itcm_block_count+0x7c9>
     7c0:      	b	#-2 <_itcm_block_count+0x7c1>
     7c2:      	ldr	r0, [sp, #4]
     7c4:      	cmp	r0, #1
     7c6:      	beq	#12 <_itcm_block_count+0x7d5>
     7c8:      	b	#30 <_itcm_block_count+0x7e9>
     7ca:      	movs	r0, #0
     7cc:      	strb.w	r0, [sp, #22]
     7d0:      	b	#-18 <_itcm_block_count+0x7c1>
     7d2:      	add	sp, #24
     7d4:      	bx	lr
     7d6:      	ldrb.w	r0, [sp, #23]
     7da:      	lsls	r0, r0, #31
     7dc:      	cmp	r0, #0
     7de:      	beq	#-16 <_itcm_block_count+0x7d1>
     7e0:      	b	#-2 <_itcm_block_count+0x7e1>
     7e2:      	movs	r0, #0
     7e4:      	strb.w	r0, [sp, #23]
     7e8:      	b	#-26 <_itcm_block_count+0x7d1>
     7ea:      	b	#-28 <_itcm_block_count+0x7d1>

000007ec core::option::Option<T>::ok_or::hd75cc2ec1264e155:
     7ec:      	push	{r4, r5, r7, lr}
     7ee:      	sub	sp, #48
     7f0:      	ldr	r1, [sp, #68]
     7f2:      	ldr.w	r12, [sp, #64]
     7f6:      	mov	lr, r3
     7f8:      	mov	r4, r2
     7fa:      	ldr	r5, [sp, #72]
     7fc:      	str	r3, [sp, #12]
     7fe:      	str	r2, [sp, #8]
     800:      	str	r1, [sp, #20]
     802:      	str.w	r12, [sp, #16]
     806:      	strb.w	r5, [sp, #31]
     80a:      	movs	r1, #0
     80c:      	strb.w	r1, [sp, #47]
     810:      	strb.w	r1, [sp, #46]
     814:      	movs	r1, #1
     816:      	strb.w	r1, [sp, #47]
     81a:      	strb.w	r1, [sp, #46]
     81e:      	ldr	r1, [sp, #8]
     820:      	cmp	r1, #0
     822:      	str	r0, [sp, #4]
     824:      	beq	#2 <_itcm_block_count+0x829>
     826:      	b	#-2 <_itcm_block_count+0x827>
     828:      	b	#20 <_itcm_block_count+0x83f>
     82a:      	movs	r0, #0
     82c:      	strb.w	r0, [sp, #46]
     830:      	ldrb.w	r0, [sp, #31]
     834:      	ldr	r1, [sp, #4]
     836:      	strb	r0, [r1, #1]
     838:      	movs	r0, #1
     83a:      	strb	r0, [r1]
     83c:      	b	#28 <_itcm_block_count+0x85b>
     83e:      	trap
     840:      	movs	r0, #0
     842:      	strb.w	r0, [sp, #47]
     846:      	ldr	r1, [sp, #16]
     848:      	ldr	r2, [sp, #20]
     84a:      	str	r2, [sp, #36]
     84c:      	str	r1, [sp, #32]
     84e:      	ldr	r1, [sp, #32]
     850:      	ldr	r2, [sp, #36]
     852:      	ldr	r3, [sp, #4]
     854:      	str	r2, [r3, #12]
     856:      	str	r1, [r3, #8]
     858:      	strb	r0, [r3]
     85a:      	b	#-2 <_itcm_block_count+0x85b>
     85c:      	ldrb.w	r0, [sp, #46]
     860:      	lsls	r0, r0, #31
     862:      	cmp	r0, #0
     864:      	bne	#8 <_itcm_block_count+0x86f>
     866:      	b	#-2 <_itcm_block_count+0x867>
     868:      	ldr	r0, [sp, #8]
     86a:      	cmp	r0, #1
     86c:      	beq	#12 <_itcm_block_count+0x87b>
     86e:      	b	#30 <_itcm_block_count+0x88f>
     870:      	movs	r0, #0
     872:      	strb.w	r0, [sp, #46]
     876:      	b	#-18 <_itcm_block_count+0x867>
     878:      	add	sp, #48
     87a:      	pop	{r4, r5, r7, pc}
     87c:      	ldrb.w	r0, [sp, #47]
     880:      	lsls	r0, r0, #31
     882:      	cmp	r0, #0
     884:      	beq	#-16 <_itcm_block_count+0x877>
     886:      	b	#-2 <_itcm_block_count+0x887>
     888:      	movs	r0, #0
     88a:      	strb.w	r0, [sp, #47]
     88e:      	b	#-26 <_itcm_block_count+0x877>
     890:      	b	#-28 <_itcm_block_count+0x877>

00000892 core::option::Option<T>::as_mut::h6afb50913f2a7425:
     892:      	sub	sp, #12
     894:      	str	r0, [sp]
     896:      	ldr	r0, [sp]
     898:      	ldr	r0, [r0]
     89a:      	cmp	r0, #0
     89c:      	beq	#2 <_itcm_block_count+0x8a1>
     89e:      	b	#-2 <_itcm_block_count+0x89f>
     8a0:      	b	#6 <_itcm_block_count+0x8a9>
     8a2:      	movs	r0, #0
     8a4:      	str	r0, [sp, #4]
     8a6:      	b	#12 <_itcm_block_count+0x8b5>
     8a8:      	trap
     8aa:      	ldr	r0, [sp]
     8ac:      	adds	r0, #4
     8ae:      	str	r0, [sp, #8]
     8b0:      	ldr	r0, [sp, #8]
     8b2:      	str	r0, [sp, #4]
     8b4:      	b	#-2 <_itcm_block_count+0x8b5>
     8b6:      	ldr	r0, [sp, #4]
     8b8:      	add	sp, #12
     8ba:      	bx	lr

000008bc core::option::Option<T>::unwrap::h0be90dee7fa6c780:
     8bc:      	push	{r7, lr}
     8be:      	sub	sp, #120
     8c0:      	ldr	r3, [r1]
     8c2:      	cmp	r3, #0
     8c4:      	str	r2, [sp, #20]
     8c6:      	str	r1, [sp, #16]
     8c8:      	str	r0, [sp, #12]
     8ca:      	beq	#2 <_itcm_block_count+0x8cf>
     8cc:      	b	#-2 <_itcm_block_count+0x8cd>
     8ce:      	b	#18 <_itcm_block_count+0x8e3>
     8d0:      	movw	r0, #120
     8d4:      	movt	r0, #8192
     8d8:      	movs	r1, #43
     8da:      	ldr	r2, [sp, #20]
     8dc:      	bl	#23518
     8e0:      	trap
     8e2:      	trap
     8e4:      	ldr	r0, [sp, #16]
     8e6:      	adds	r1, r0, #4
     8e8:      	add	r2, sp, #24
     8ea:      	movs	r3, #96
     8ec:      	mov	r0, r2
     8ee:      	str	r2, [sp, #8]
     8f0:      	mov	r2, r3
     8f2:      	str	r3, [sp, #4]
     8f4:      	bl	#25766
     8f8:      	ldr	r0, [sp, #12]
     8fa:      	ldr	r1, [sp, #8]
     8fc:      	ldr	r2, [sp, #4]
     8fe:      	bl	#25756
     902:      	ldr	r0, [sp, #16]
     904:      	ldr	r1, [r0]
     906:      	cmp	r1, #1
     908:      	bne	#4 <_itcm_block_count+0x90f>
     90a:      	b	#-2 <_itcm_block_count+0x90b>
     90c:      	add	sp, #120
     90e:      	pop	{r7, pc}
     910:      	b	#-8 <_itcm_block_count+0x90b>

00000912 core::option::Option<T>::unwrap::heeec00987a3ccedf:
     912:      	sub	sp, #16
     914:      	str	r0, [sp, #8]
     916:      	ldr	r0, [sp, #8]
     918:      	cmp	r0, #0
     91a:      	mov	r2, r0
     91c:      	it	ne
     91e:      	movne	r2, #1
     920:      	cmp	r0, #0
     922:      	str	r1, [sp, #4]
     924:      	beq	#2 <_itcm_block_count+0x929>
     926:      	b	#-2 <_itcm_block_count+0x927>
     928:      	b	#18 <_itcm_block_count+0x93d>
     92a:      	movw	r0, #120
     92e:      	movt	r0, #8192
     932:      	movs	r1, #43
     934:      	ldr	r2, [sp, #4]
     936:      	bl	#23428
     93a:      	trap
     93c:      	trap
     93e:      	ldr	r0, [sp, #8]
     940:      	str	r0, [sp, #12]
     942:      	ldr	r0, [sp, #12]
     944:      	ldr	r1, [sp, #8]
     946:      	cmp	r1, #0
     948:      	str	r0, [sp]
     94a:      	beq	#6 <_itcm_block_count+0x953>
     94c:      	b	#-2 <_itcm_block_count+0x94d>
     94e:      	ldr	r0, [sp]
     950:      	add	sp, #16
     952:      	bx	lr
     954:      	b	#-10 <_itcm_block_count+0x94d>

00000956 core::option::Option<T>::and_then::h5bc57aff8173d201:
     956:      	push	{r4, r5, r7, lr}
     958:      	sub	sp, #56
     95a:      	mov	r12, r3
     95c:      	mov	lr, r2
     95e:      	mov	r4, r1
     960:      	mov	r5, r0
     962:      	str	r1, [sp, #4]
     964:      	str	r0, [sp]
     966:      	str	r3, [sp, #12]
     968:      	str	r2, [sp, #8]
     96a:      	movs	r0, #0
     96c:      	strb.w	r0, [sp, #55]
     970:      	strb.w	r0, [sp, #54]
     974:      	movs	r0, #1
     976:      	strb.w	r0, [sp, #55]
     97a:      	strb.w	r0, [sp, #54]
     97e:      	ldr	r0, [sp]
     980:      	cmp	r0, #0
     982:      	beq	#2 <_itcm_block_count+0x987>
     984:      	b	#-2 <_itcm_block_count+0x985>
     986:      	b	#6 <_itcm_block_count+0x98f>
     988:      	movs	r0, #0
     98a:      	str	r0, [sp, #24]
     98c:      	b	#58 <_itcm_block_count+0x9c9>
     98e:      	trap
     990:      	movs	r0, #0
     992:      	strb.w	r0, [sp, #55]
     996:      	ldr	r1, [sp, #8]
     998:      	ldr	r2, [sp, #12]
     99a:      	str	r2, [sp, #36]
     99c:      	str	r1, [sp, #32]
     99e:      	strb.w	r0, [sp, #54]
     9a2:      	ldr	r0, [sp, #32]
     9a4:      	ldr	r1, [sp, #36]
     9a6:      	str	r1, [sp, #44]
     9a8:      	str	r0, [sp, #40]
     9aa:      	ldr	r0, [sp, #40]
     9ac:      	ldr	r1, [sp, #44]
     9ae:      	bl	#-1866
     9b2:      	str	r1, [sp, #28]
     9b4:      	str	r0, [sp, #24]
     9b6:      	b	#-2 <_itcm_block_count+0x9b7>
     9b8:      	b	#14 <_itcm_block_count+0x9c9>
     9ba:      	ldr	r0, [sp]
     9bc:      	cmp	r0, #1
     9be:      	beq	#28 <_itcm_block_count+0x9dd>
     9c0:      	b	#46 <_itcm_block_count+0x9f1>
     9c2:      	movs	r0, #0
     9c4:      	strb.w	r0, [sp, #54]
     9c8:      	b	#-18 <_itcm_block_count+0x9b9>
     9ca:      	ldrb.w	r0, [sp, #54]
     9ce:      	lsls	r0, r0, #31
     9d0:      	cmp	r0, #0
     9d2:      	bne	#-20 <_itcm_block_count+0x9c1>
     9d4:      	b	#-30 <_itcm_block_count+0x9b9>
     9d6:      	ldr	r0, [sp, #24]
     9d8:      	ldr	r1, [sp, #28]
     9da:      	add	sp, #56
     9dc:      	pop	{r4, r5, r7, pc}
     9de:      	ldrb.w	r0, [sp, #55]
     9e2:      	lsls	r0, r0, #31
     9e4:      	cmp	r0, #0
     9e6:      	beq	#-20 <_itcm_block_count+0x9d5>
     9e8:      	b	#-2 <_itcm_block_count+0x9e9>
     9ea:      	movs	r0, #0
     9ec:      	strb.w	r0, [sp, #55]
     9f0:      	b	#-30 <_itcm_block_count+0x9d5>
     9f2:      	b	#-32 <_itcm_block_count+0x9d5>

000009f4 core::option::Option<T>::and_then::hbada64473927ff70:
     9f4:      	push	{r4, r5, r7, lr}
     9f6:      	sub	sp, #64
     9f8:      	mov	r12, r3
     9fa:      	mov	lr, r2
     9fc:      	mov	r4, r1
     9fe:      	mov	r5, r0
     a00:      	str	r1, [sp, #4]
     a02:      	str	r0, [sp]
     a04:      	str	r3, [sp, #12]
     a06:      	str	r2, [sp, #8]
     a08:      	movs	r0, #0
     a0a:      	strb.w	r0, [sp, #63]
     a0e:      	strb.w	r0, [sp, #62]
     a12:      	movs	r0, #1
     a14:      	strb.w	r0, [sp, #63]
     a18:      	strb.w	r0, [sp, #62]
     a1c:      	ldr	r0, [sp]
     a1e:      	cmp	r0, #0
     a20:      	beq	#2 <_itcm_block_count+0xa25>
     a22:      	b	#-2 <_itcm_block_count+0xa23>
     a24:      	b	#8 <_itcm_block_count+0xa2f>
     a26:      	movs	r0, #0
     a28:      	str	r0, [sp, #28]
     a2a:      	str	r0, [sp, #24]
     a2c:      	b	#62 <_itcm_block_count+0xa6d>
     a2e:      	trap
     a30:      	movs	r0, #0
     a32:      	strb.w	r0, [sp, #63]
     a36:      	ldr	r1, [sp, #8]
     a38:      	ldr	r2, [sp, #12]
     a3a:      	str	r2, [sp, #44]
     a3c:      	str	r1, [sp, #40]
     a3e:      	strb.w	r0, [sp, #62]
     a42:      	ldr	r0, [sp, #40]
     a44:      	ldr	r1, [sp, #44]
     a46:      	str	r1, [sp, #52]
     a48:      	str	r0, [sp, #48]
     a4a:      	ldr	r0, [sp, #48]
     a4c:      	ldr	r1, [sp, #52]
     a4e:      	bl	#-1966
     a52:      	str	r3, [sp, #36]
     a54:      	str	r2, [sp, #32]
     a56:      	str	r1, [sp, #28]
     a58:      	str	r0, [sp, #24]
     a5a:      	b	#-2 <_itcm_block_count+0xa5b>
     a5c:      	b	#14 <_itcm_block_count+0xa6d>
     a5e:      	ldr	r0, [sp]
     a60:      	cmp	r0, #1
     a62:      	beq	#32 <_itcm_block_count+0xa85>
     a64:      	b	#50 <_itcm_block_count+0xa99>
     a66:      	movs	r0, #0
     a68:      	strb.w	r0, [sp, #62]
     a6c:      	b	#-18 <_itcm_block_count+0xa5d>
     a6e:      	ldrb.w	r0, [sp, #62]
     a72:      	lsls	r0, r0, #31
     a74:      	cmp	r0, #0
     a76:      	bne	#-20 <_itcm_block_count+0xa65>
     a78:      	b	#-30 <_itcm_block_count+0xa5d>
     a7a:      	ldr	r0, [sp, #24]
     a7c:      	ldr	r1, [sp, #28]
     a7e:      	ldr	r2, [sp, #32]
     a80:      	ldr	r3, [sp, #36]
     a82:      	add	sp, #64
     a84:      	pop	{r4, r5, r7, pc}
     a86:      	ldrb.w	r0, [sp, #63]
     a8a:      	lsls	r0, r0, #31
     a8c:      	cmp	r0, #0
     a8e:      	beq	#-24 <_itcm_block_count+0xa79>
     a90:      	b	#-2 <_itcm_block_count+0xa91>
     a92:      	movs	r0, #0
     a94:      	strb.w	r0, [sp, #63]
     a98:      	b	#-34 <_itcm_block_count+0xa79>
     a9a:      	b	#-36 <_itcm_block_count+0xa79>

00000a9c core::convert::num::<impl core::convert::From<u32> for u64>::from::hba86082a10b40c18:
     a9c:      	sub	sp, #4
     a9e:      	str	r0, [sp]
     aa0:      	ldr	r0, [sp]
     aa2:      	movs	r1, #0
     aa4:      	add	sp, #4
     aa6:      	bx	lr

00000aa8 core::convert::num::<impl core::convert::From<bool> for u32>::from::hc33c7f7167898788:
     aa8:      	sub	sp, #4
     aaa:      	mov	r1, r0
     aac:      	strb.w	r0, [sp, #3]
     ab0:      	ldrb.w	r0, [sp, #3]
     ab4:      	add	sp, #4
     ab6:      	bx	lr

00000ab8 core::convert::num::<impl core::convert::From<u8> for usize>::from::h29282c9e319a765b:
     ab8:      	sub	sp, #4
     aba:      	mov	r1, r0
     abc:      	strb.w	r0, [sp, #3]
     ac0:      	ldrb.w	r0, [sp, #3]
     ac4:      	add	sp, #4
     ac6:      	bx	lr

00000ac8 core::convert::num::<impl core::convert::TryFrom<u64> for u32>::try_from::h225026389211a3d4:
     ac8:      	sub	sp, #24
     aca:      	mov	r2, r1
     acc:      	mov	r3, r0
     ace:      	str	r1, [sp, #12]
     ad0:      	str	r0, [sp, #8]
     ad2:      	ldr	r0, [sp, #8]
     ad4:      	ldr	r1, [sp, #12]
     ad6:      	str	r1, [sp, #4]
     ad8:      	b	#-2 <_itcm_block_count+0xad9>
     ada:      	ldr	r0, [sp, #4]
     adc:      	cmp	r0, #0
     ade:      	bne	#10 <_itcm_block_count+0xaeb>
     ae0:      	b	#-2 <_itcm_block_count+0xae1>
     ae2:      	ldr	r0, [sp, #8]
     ae4:      	str	r0, [sp, #20]
     ae6:      	movs	r0, #0
     ae8:      	str	r0, [sp, #16]
     aea:      	b	#4 <_itcm_block_count+0xaf1>
     aec:      	movs	r0, #1
     aee:      	str	r0, [sp, #16]
     af0:      	b	#-2 <_itcm_block_count+0xaf1>
     af2:      	ldr	r0, [sp, #16]
     af4:      	ldr	r1, [sp, #20]
     af6:      	add	sp, #24
     af8:      	bx	lr

00000afa core::convert::num::<impl core::convert::TryFrom<u128> for u64>::try_from::h0dd9cbf3ca6b18fe:
     afa:      	push	{r4, r5, r7, lr}
     afc:      	sub	sp, #40
     afe:      	mov	r12, r3
     b00:      	mov	lr, r2
     b02:      	mov	r4, r1
     b04:      	mov	r5, r0
     b06:      	str	r3, [sp, #20]
     b08:      	str	r2, [sp, #16]
     b0a:      	str	r1, [sp, #12]
     b0c:      	str	r0, [sp, #8]
     b0e:      	ldr	r0, [sp, #8]
     b10:      	ldr	r1, [sp, #12]
     b12:      	ldr	r2, [sp, #16]
     b14:      	ldr	r3, [sp, #20]
     b16:      	str	r2, [sp, #4]
     b18:      	str	r3, [sp]
     b1a:      	b	#-2 <_itcm_block_count+0xb1b>
     b1c:      	ldr	r0, [sp, #4]
     b1e:      	rsbs	r1, r0, #0
     b20:      	mov.w	r2, #0
     b24:      	ldr	r3, [sp]
     b26:      	sbcs	r2, r3
     b28:      	blo	#16 <_itcm_block_count+0xb3b>
     b2a:      	b	#-2 <_itcm_block_count+0xb2b>
     b2c:      	ldr	r0, [sp, #8]
     b2e:      	ldr	r1, [sp, #12]
     b30:      	str	r1, [sp, #36]
     b32:      	str	r0, [sp, #32]
     b34:      	movs	r0, #0
     b36:      	str	r0, [sp, #28]
     b38:      	str	r0, [sp, #24]
     b3a:      	b	#8 <_itcm_block_count+0xb45>
     b3c:      	movs	r0, #0
     b3e:      	str	r0, [sp, #28]
     b40:      	movs	r0, #1
     b42:      	str	r0, [sp, #24]
     b44:      	b	#-2 <_itcm_block_count+0xb45>
     b46:      	ldr	r0, [sp, #24]
     b48:      	ldr	r1, [sp, #28]
     b4a:      	ldr	r2, [sp, #32]
     b4c:      	ldr	r3, [sp, #36]
     b4e:      	add	sp, #40
     b50:      	pop	{r4, r5, r7, pc}

00000b52 core::num::<impl u32>::checked_div::ha6670096af512985:
     b52:      	sub	sp, #28
     b54:      	str	r0, [sp, #4]
     b56:      	str	r1, [sp, #8]
     b58:      	ldr	r0, [sp, #8]
     b5a:      	cmp	r0, #0
     b5c:      	bne	#6 <_itcm_block_count+0xb65>
     b5e:      	b	#-2 <_itcm_block_count+0xb5f>
     b60:      	movs	r0, #0
     b62:      	str	r0, [sp, #12]
     b64:      	b	#28 <_itcm_block_count+0xb83>
     b66:      	ldr	r0, [sp, #8]
     b68:      	str	r0, [sp, #20]
     b6a:      	ldr	r0, [sp, #4]
     b6c:      	ldr	r1, [sp, #20]
     b6e:      	udiv	r0, r0, r1
     b72:      	str	r0, [sp, #24]
     b74:      	ldr	r0, [sp, #24]
     b76:      	str	r0, [sp]
     b78:      	b	#-2 <_itcm_block_count+0xb79>
     b7a:      	ldr	r0, [sp]
     b7c:      	str	r0, [sp, #16]
     b7e:      	movs	r1, #1
     b80:      	str	r1, [sp, #12]
     b82:      	b	#-2 <_itcm_block_count+0xb83>
     b84:      	ldr	r0, [sp, #12]
     b86:      	ldr	r1, [sp, #16]
     b88:      	add	sp, #28
     b8a:      	bx	lr

00000b8c core::num::<impl u64>::checked_div::hfa82acb760f40ee8:
     b8c:      	push	{r4, r5, r7, lr}
     b8e:      	sub	sp, #56
     b90:      	mov	r12, r3
     b92:      	mov	lr, r2
     b94:      	mov	r4, r1
     b96:      	mov	r5, r0
     b98:      	str	r1, [sp, #12]
     b9a:      	str	r0, [sp, #8]
     b9c:      	str	r3, [sp, #20]
     b9e:      	str	r2, [sp, #16]
     ba0:      	ldr	r0, [sp, #16]
     ba2:      	ldr	r1, [sp, #20]
     ba4:      	orrs	r0, r1
     ba6:      	cmp	r0, #0
     ba8:      	bne	#8 <_itcm_block_count+0xbb3>
     baa:      	b	#-2 <_itcm_block_count+0xbab>
     bac:      	movs	r0, #0
     bae:      	str	r0, [sp, #28]
     bb0:      	str	r0, [sp, #24]
     bb2:      	b	#50 <_itcm_block_count+0xbe7>
     bb4:      	ldr	r0, [sp, #16]
     bb6:      	ldr	r1, [sp, #20]
     bb8:      	str	r1, [sp, #44]
     bba:      	str	r0, [sp, #40]
     bbc:      	ldr	r0, [sp, #8]
     bbe:      	ldr	r1, [sp, #12]
     bc0:      	ldr	r2, [sp, #40]
     bc2:      	ldr	r3, [sp, #44]
     bc4:      	bl	#24920
     bc8:      	str	r1, [sp, #52]
     bca:      	str	r0, [sp, #48]
     bcc:      	ldr	r0, [sp, #48]
     bce:      	ldr	r1, [sp, #52]
     bd0:      	str	r0, [sp, #4]
     bd2:      	str	r1, [sp]
     bd4:      	b	#-2 <_itcm_block_count+0xbd5>
     bd6:      	ldr	r0, [sp, #4]
     bd8:      	str	r0, [sp, #32]
     bda:      	ldr	r1, [sp]
     bdc:      	str	r1, [sp, #36]
     bde:      	movs	r2, #0
     be0:      	str	r2, [sp, #28]
     be2:      	movs	r2, #1
     be4:      	str	r2, [sp, #24]
     be6:      	b	#-2 <_itcm_block_count+0xbe7>
     be8:      	ldr	r0, [sp, #24]
     bea:      	ldr	r1, [sp, #28]
     bec:      	ldr	r2, [sp, #32]
     bee:      	ldr	r3, [sp, #36]
     bf0:      	add	sp, #56
     bf2:      	pop	{r4, r5, r7, pc}

00000bf4 core::num::<impl u64>::checked_sub::h93190f2fb62bb9bc:
     bf4:      	push	{r4, r5, r7, lr}
     bf6:      	sub	sp, #80
     bf8:      	mov	r12, r3
     bfa:      	mov	lr, r2
     bfc:      	mov	r4, r1
     bfe:      	mov	r5, r0
     c00:      	str	r1, [sp, #36]
     c02:      	str	r0, [sp, #32]
     c04:      	str	r3, [sp, #44]
     c06:      	str	r2, [sp, #40]
     c08:      	ldr	r0, [sp, #32]
     c0a:      	ldr	r1, [sp, #36]
     c0c:      	ldr	r2, [sp, #40]
     c0e:      	ldr	r3, [sp, #44]
     c10:      	str.w	r12, [sp, #28]
     c14:      	str.w	lr, [sp, #24]
     c18:      	str	r4, [sp, #20]
     c1a:      	str	r5, [sp, #16]
     c1c:      	bl	#76
     c20:      	str	r1, [sp, #12]
     c22:      	str	r0, [sp, #8]
     c24:      	str	r2, [sp, #4]
     c26:      	b	#-2 <_itcm_block_count+0xc27>
     c28:      	ldr	r0, [sp, #8]
     c2a:      	str	r0, [sp, #64]
     c2c:      	ldr	r1, [sp, #12]
     c2e:      	str	r1, [sp, #68]
     c30:      	ldr	r2, [sp, #4]
     c32:      	and	r3, r2, #1
     c36:      	strb.w	r3, [sp, #79]
     c3a:      	ldrb.w	r3, [sp, #79]
     c3e:      	lsls	r3, r3, #31
     c40:      	cmp	r3, #0
     c42:      	bne	#18 <_itcm_block_count+0xc57>
     c44:      	b	#-2 <_itcm_block_count+0xc45>
     c46:      	ldr	r0, [sp, #64]
     c48:      	ldr	r1, [sp, #68]
     c4a:      	str	r1, [sp, #60]
     c4c:      	str	r0, [sp, #56]
     c4e:      	movs	r0, #0
     c50:      	str	r0, [sp, #52]
     c52:      	movs	r0, #1
     c54:      	str	r0, [sp, #48]
     c56:      	b	#6 <_itcm_block_count+0xc5f>
     c58:      	movs	r0, #0
     c5a:      	str	r0, [sp, #52]
     c5c:      	str	r0, [sp, #48]
     c5e:      	b	#-2 <_itcm_block_count+0xc5f>
     c60:      	ldr	r0, [sp, #48]
     c62:      	ldr	r1, [sp, #52]
     c64:      	ldr	r2, [sp, #56]
     c66:      	ldr	r3, [sp, #60]
     c68:      	add	sp, #80
     c6a:      	pop	{r4, r5, r7, pc}

00000c6c core::num::<impl u64>::overflowing_sub::ha4ca042fa6e26c63:
     c6c:      	push	{r4, r5, r7, lr}
     c6e:      	sub	sp, #80
     c70:      	mov	r12, r3
     c72:      	mov	lr, r2
     c74:      	mov	r4, r1
     c76:      	mov	r5, r0
     c78:      	str	r1, [sp, #20]
     c7a:      	str	r0, [sp, #16]
     c7c:      	str	r3, [sp, #28]
     c7e:      	str	r2, [sp, #24]
     c80:      	ldr	r0, [sp, #16]
     c82:      	ldr	r1, [sp, #20]
     c84:      	ldr	r2, [sp, #24]
     c86:      	ldr	r3, [sp, #28]
     c88:      	subs	r0, r0, r2
     c8a:      	sbcs	r1, r3
     c8c:      	mov.w	r2, #0
     c90:      	adc	r2, r2, #0
     c94:      	rsb.w	r2, r2, #1
     c98:      	str	r0, [sp, #64]
     c9a:      	str	r1, [sp, #68]
     c9c:      	strb.w	r2, [sp, #72]
     ca0:      	ldr	r0, [sp, #64]
     ca2:      	ldr	r1, [sp, #68]
     ca4:      	ldrb.w	r2, [sp, #72]
     ca8:      	str	r0, [sp, #12]
     caa:      	str	r1, [sp, #8]
     cac:      	str	r2, [sp, #4]
     cae:      	b	#-2 <_itcm_block_count+0xcaf>
     cb0:      	ldr	r0, [sp, #12]
     cb2:      	str	r0, [sp, #48]
     cb4:      	ldr	r1, [sp, #8]
     cb6:      	str	r1, [sp, #52]
     cb8:      	ldr	r2, [sp, #4]
     cba:      	and	r3, r2, #1
     cbe:      	strb.w	r3, [sp, #63]
     cc2:      	ldr	r3, [sp, #48]
     cc4:      	ldr.w	r12, [sp, #52]
     cc8:      	ldrb.w	lr, [sp, #63]
     ccc:      	str.w	r12, [sp, #36]
     cd0:      	str	r3, [sp, #32]
     cd2:      	strb.w	lr, [sp, #40]
     cd6:      	ldr	r0, [sp, #32]
     cd8:      	ldr	r1, [sp, #36]
     cda:      	ldrb.w	r2, [sp, #40]
     cde:      	add	sp, #80
     ce0:      	pop	{r4, r5, r7, pc}

00000ce2 cortex_m::peripheral::nvic::<impl cortex_m::peripheral::NVIC>::unmask::h165649ce5039b554:
     ce2:      	push	{r7, lr}
     ce4:      	sub	sp, #40
     ce6:      	mov	r1, r0
     ce8:      	strb.w	r0, [sp, #22]
     cec:      	add.w	r0, sp, #22
     cf0:      	str	r1, [sp, #16]
     cf2:      	bl	#-1600
     cf6:      	strb.w	r0, [sp, #23]
     cfa:      	b	#-2 <_itcm_block_count+0xcfb>
     cfc:      	b	#-2 <_itcm_block_count+0xcfd>
     cfe:      	ldrb.w	r0, [sp, #23]
     d02:      	lsrs	r0, r0, #5
     d04:      	bl	#-592
     d08:      	str	r0, [sp, #12]
     d0a:      	b	#-2 <_itcm_block_count+0xd0b>
     d0c:      	ldr	r0, [sp, #12]
     d0e:      	cmp	r0, #15
     d10:      	bhi	#76 <_itcm_block_count+0xd5f>
     d12:      	b	#-2 <_itcm_block_count+0xd13>
     d14:      	movw	r0, #57600
     d18:      	movt	r0, #57344
     d1c:      	ldr	r1, [sp, #12]
     d1e:      	add.w	r0, r0, r1, lsl #2
     d22:      	ldrb.w	r2, [sp, #23]
     d26:      	and	r2, r2, #31
     d2a:      	movs	r3, #1
     d2c:      	lsl.w	r2, r3, r2
     d30:      	movs	r3, #0
     d32:      	cmp	r3, #0
     d34:      	str	r0, [sp, #8]
     d36:      	str	r2, [sp, #4]
     d38:      	bne	#54 <_itcm_block_count+0xd71>
     d3a:      	b	#-2 <_itcm_block_count+0xd3b>
     d3c:      	ldr	r0, [sp, #8]
     d3e:      	str	r0, [sp, #24]
     d40:      	ldr	r1, [sp, #4]
     d42:      	str	r1, [sp, #28]
     d44:      	ldr	r2, [sp, #24]
     d46:      	ldr	r3, [sp, #28]
     d48:      	str	r2, [sp, #32]
     d4a:      	str	r3, [sp, #36]
     d4c:      	ldr	r0, [sp, #32]
     d4e:      	bl	#21794
     d52:      	ldr	r1, [sp, #36]
     d54:      	bl	#21192
     d58:      	b	#-2 <_itcm_block_count+0xd59>
     d5a:      	b	#-2 <_itcm_block_count+0xd5b>
     d5c:      	add	sp, #40
     d5e:      	pop	{r7, pc}
     d60:      	movw	r0, #264
     d64:      	movt	r0, #8192
     d68:      	movs	r2, #16
     d6a:      	ldr	r1, [sp, #12]
     d6c:      	bl	#22394
     d70:      	trap
     d72:      	movw	r0, #304
     d76:      	movt	r0, #8192
     d7a:      	movw	r2, #280
     d7e:      	movt	r2, #8192
     d82:      	movs	r1, #35
     d84:      	bl	#22326
     d88:      	trap

00000d8a <imxrt_hal::pit::PIT<Chan> as embedded_hal::timer::CountDown>::start::h9c7e6e58192117b5:
     d8a:      	push	{r7, lr}
     d8c:      	sub	sp, #120
     d8e:      	mov	r1, r3
     d90:      	mov	r12, r2
     d92:      	ldr.w	lr, [sp, #128]
     d96:      	str	r0, [sp, #52]
     d98:      	str	r3, [sp, #60]
     d9a:      	str	r2, [sp, #56]
     d9c:      	str.w	lr, [sp, #64]
     da0:      	ldr	r0, [sp, #56]
     da2:      	ldr	r2, [sp, #60]
     da4:      	ldr	r3, [sp, #64]
     da6:      	str	r1, [sp, #48]
     da8:      	mov	r1, r2
     daa:      	mov	r2, r3
     dac:      	str.w	r12, [sp, #44]
     db0:      	bl	#442
     db4:      	str	r1, [sp, #40]
     db6:      	str	r0, [sp, #36]
     db8:      	str	r2, [sp, #32]
     dba:      	b	#-2 <_itcm_block_count+0xdbb>
     dbc:      	ldr	r0, [sp, #52]
     dbe:      	ldr	r1, [r0]
     dc0:      	ldr	r0, [r0, #4]
     dc2:      	mov	r2, sp
     dc4:      	str	r0, [r2, #8]
     dc6:      	str	r1, [r2, #4]
     dc8:      	ldr	r0, [sp, #32]
     dca:      	str	r0, [r2]
     dcc:      	add	r0, sp, #76
     dce:      	ldr	r2, [sp, #36]
     dd0:      	ldr	r3, [sp, #40]
     dd2:      	bl	#-3446
     dd6:      	b	#-2 <_itcm_block_count+0xdd7>
     dd8:      	ldrb.w	r0, [sp, #76]
     ddc:      	lsls	r1, r0, #31
     dde:      	cmp	r1, #0
     de0:      	beq	#26 <_itcm_block_count+0xdfd>
     de2:      	b	#-2 <_itcm_block_count+0xde3>
     de4:      	b	#4 <_itcm_block_count+0xdeb>
     de6:      	movs	r0, #0
     de8:      	str	r0, [sp, #72]
     dea:      	b	#34 <_itcm_block_count+0xe0f>
     dec:      	ldrb.w	r0, [sp, #77]
     df0:      	mov	r1, r0
     df2:      	cmp	r0, #2
     df4:      	blo	#16 <_itcm_block_count+0xe07>
     df6:      	b	#-2 <_itcm_block_count+0xdf7>
     df8:      	b	#-22 <_itcm_block_count+0xde5>
     dfa:      	trap
     dfc:      	trap
     dfe:      	ldr	r0, [sp, #80]
     e00:      	str	r0, [sp, #84]
     e02:      	ldr	r0, [sp, #84]
     e04:      	str	r0, [sp, #72]
     e06:      	b	#6 <_itcm_block_count+0xe0f>
     e08:      	mov.w	r0, #4294967295
     e0c:      	str	r0, [sp, #72]
     e0e:      	b	#-2 <_itcm_block_count+0xe0f>
     e10:      	movs	r0, #0
     e12:      	strb.w	r0, [sp, #107]
     e16:      	movw	r0, #16696
     e1a:      	movt	r0, #16392
     e1e:      	str	r0, [sp, #108]
     e20:      	ldr	r1, [sp, #108]
     e22:      	str	r0, [sp, #28]
     e24:      	mov	r0, r1
     e26:      	bl	#21578
     e2a:      	bl	#20932
     e2e:      	ldrb.w	r1, [sp, #107]
     e32:      	str	r0, [sp, #24]
     e34:      	mov	r0, r1
     e36:      	bl	#-914
     e3a:      	ldr	r1, [sp, #24]
     e3c:      	bfi	r1, r0, #0, #1
     e40:      	ldr	r0, [sp, #28]
     e42:      	str	r0, [sp, #112]
     e44:      	str	r1, [sp, #116]
     e46:      	ldr	r0, [sp, #112]
     e48:      	bl	#21544
     e4c:      	ldr	r1, [sp, #116]
     e4e:      	bl	#20942
     e52:      	b	#-2 <_itcm_block_count+0xe53>
     e54:      	ldr	r0, [sp, #52]
     e56:      	bl	#216
     e5a:      	b	#-2 <_itcm_block_count+0xe5b>
     e5c:      	ldr	r0, [sp, #52]
     e5e:      	ldr	r1, [sp, #72]
     e60:      	bl	#162
     e64:      	b	#-2 <_itcm_block_count+0xe65>
     e66:      	movs	r0, #1
     e68:      	strb.w	r0, [sp, #91]
     e6c:      	movw	r0, #16696
     e70:      	movt	r0, #16392
     e74:      	str	r0, [sp, #92]
     e76:      	ldr	r1, [sp, #92]
     e78:      	str	r0, [sp, #20]
     e7a:      	mov	r0, r1
     e7c:      	bl	#21492
     e80:      	bl	#20846
     e84:      	ldrb.w	r1, [sp, #91]
     e88:      	str	r0, [sp, #16]
     e8a:      	mov	r0, r1
     e8c:      	bl	#-1000
     e90:      	ldr	r1, [sp, #16]
     e92:      	bfi	r1, r0, #0, #1
     e96:      	ldr	r0, [sp, #20]
     e98:      	str	r0, [sp, #96]
     e9a:      	str	r1, [sp, #100]
     e9c:      	ldr	r0, [sp, #96]
     e9e:      	bl	#21458
     ea2:      	ldr	r1, [sp, #100]
     ea4:      	bl	#20856
     ea8:      	b	#-2 <_itcm_block_count+0xea9>
     eaa:      	add	sp, #120
     eac:      	pop	{r7, pc}

00000eae imxrt_hal::pit::PIT<Chan>::set_interrupt_enable::h87989658b4e873b3:
     eae:      	push	{r7, lr}
     eb0:      	sub	sp, #32
     eb2:      	mov	r2, r1
     eb4:      	str	r0, [sp, #12]
     eb6:      	strb.w	r1, [sp, #18]
     eba:      	ldrb.w	r0, [sp, #18]
     ebe:      	strb.w	r0, [sp, #19]
     ec2:      	movw	r0, #16696
     ec6:      	movt	r0, #16392
     eca:      	str	r0, [sp, #20]
     ecc:      	ldr	r1, [sp, #20]
     ece:      	str	r0, [sp, #8]
     ed0:      	mov	r0, r1
     ed2:      	str	r2, [sp, #4]
     ed4:      	bl	#21404
     ed8:      	bl	#20758
     edc:      	ldrb.w	r1, [sp, #19]
     ee0:      	str	r0, [sp]
     ee2:      	mov	r0, r1
     ee4:      	bl	#-1088
     ee8:      	ldr	r1, [sp]
     eea:      	bfi	r1, r0, #1, #1
     eee:      	ldr	r0, [sp, #8]
     ef0:      	str	r0, [sp, #24]
     ef2:      	str	r1, [sp, #28]
     ef4:      	ldr	r0, [sp, #24]
     ef6:      	bl	#21370
     efa:      	ldr	r1, [sp, #28]
     efc:      	bl	#20768
     f00:      	b	#-2 <_itcm_block_count+0xf01>
     f02:      	add	sp, #32
     f04:      	pop	{r7, pc}

00000f06 imxrt_hal::pit::PIT<Chan>::ldval::h7df5a1f17e1ed7ea:
     f06:      	push	{r7, lr}
     f08:      	sub	sp, #24
     f0a:      	str	r0, [sp, #4]
     f0c:      	str	r1, [sp, #8]
     f0e:      	ldr	r0, [sp, #8]
     f10:      	str	r0, [sp, #12]
     f12:      	ldr	r0, [sp, #12]
     f14:      	movw	r1, #16688
     f18:      	movt	r1, #16392
     f1c:      	str	r1, [sp, #16]
     f1e:      	str	r0, [sp, #20]
     f20:      	ldr	r0, [sp, #16]
     f22:      	bl	#21326
     f26:      	ldr	r1, [sp, #20]
     f28:      	bl	#20724
     f2c:      	b	#-2 <_itcm_block_count+0xf2d>
     f2e:      	add	sp, #24
     f30:      	pop	{r7, pc}

00000f32 imxrt_hal::pit::PIT<Chan>::clear_tif::hc2cff0ff46b4cb6a:
     f32:      	push	{r7, lr}
     f34:      	sub	sp, #16
     f36:      	str	r0, [sp, #4]
     f38:      	movw	r0, #16700
     f3c:      	movt	r0, #16392
     f40:      	str	r0, [sp, #8]
     f42:      	movs	r0, #1
     f44:      	str	r0, [sp, #12]
     f46:      	ldr	r0, [sp, #8]
     f48:      	bl	#21288
     f4c:      	ldr	r1, [sp, #12]
     f4e:      	bl	#20686
     f52:      	b	#-2 <_itcm_block_count+0xf53>
     f54:      	add	sp, #16
     f56:      	pop	{r7, pc}

00000f58 <T as core::convert::From<T>>::from::hcf72ac55c653e78b:
     f58:      	sub	sp, #16
     f5a:      	mov	r3, r1
     f5c:      	mov	r12, r0
     f5e:      	str	r1, [sp, #4]
     f60:      	str	r0, [sp]
     f62:      	str	r2, [sp, #8]
     f64:      	ldr	r0, [sp]
     f66:      	ldr	r1, [sp, #4]
     f68:      	ldr	r2, [sp, #8]
     f6a:      	add	sp, #16
     f6c:      	bx	lr

00000f6e <T as core::convert::Into<U>>::into::h6746ebbd947377f2:
     f6e:      	push	{r7, lr}
     f70:      	sub	sp, #40
     f72:      	mov	r3, r1
     f74:      	mov	r12, r0
     f76:      	str	r1, [sp, #28]
     f78:      	str	r0, [sp, #24]
     f7a:      	str	r2, [sp, #32]
     f7c:      	ldr	r0, [sp, #24]
     f7e:      	ldr	r1, [sp, #28]
     f80:      	ldr	r2, [sp, #32]
     f82:      	str	r3, [sp, #20]
     f84:      	str.w	r12, [sp, #16]
     f88:      	bl	#-52
     f8c:      	str	r1, [sp, #12]
     f8e:      	str	r0, [sp, #8]
     f90:      	str	r2, [sp, #4]
     f92:      	b	#-2 <_itcm_block_count+0xf93>
     f94:      	ldr	r0, [sp, #8]
     f96:      	ldr	r1, [sp, #12]
     f98:      	ldr	r2, [sp, #4]
     f9a:      	add	sp, #40
     f9c:      	pop	{r7, pc}

00000f9e core::time::Duration::from_millis::he2adbbe1901937b3:
     f9e:      	push	{r7, lr}
     fa0:      	sub	sp, #32
     fa2:      	mov	r2, r1
     fa4:      	mov	r3, r0
     fa6:      	str	r1, [sp, #12]
     fa8:      	str	r0, [sp, #8]
     faa:      	ldr	r0, [sp, #8]
     fac:      	ldr	r1, [sp, #12]
     fae:      	mov.w	r12, #1000
     fb2:      	mov.w	lr, #0
     fb6:      	str	r2, [sp, #4]
     fb8:      	mov	r2, r12
     fba:      	str	r3, [sp]
     fbc:      	mov	r3, lr
     fbe:      	bl	#23902
     fc2:      	movw	r3, #16960
     fc6:      	movt	r3, #15
     fca:      	muls	r2, r3, r2
     fcc:      	str	r1, [sp, #20]
     fce:      	str	r0, [sp, #16]
     fd0:      	str	r2, [sp, #24]
     fd2:      	ldr	r0, [sp, #16]
     fd4:      	ldr	r1, [sp, #20]
     fd6:      	ldr	r2, [sp, #24]
     fd8:      	add	sp, #32
     fda:      	pop	{r7, pc}

00000fdc core::time::Duration::as_nanos::hedf2b6aa49c27c78:
     fdc:      	push	{r7, lr}
     fde:      	sub	sp, #32
     fe0:      	str	r0, [sp, #28]
     fe2:      	ldr	r0, [sp, #28]
     fe4:      	mov	r1, sp
     fe6:      	movs	r2, #0
     fe8:      	str	r2, [r1, #12]
     fea:      	str	r2, [r1, #8]
     fec:      	str	r2, [r1, #4]
     fee:      	movw	r3, #51712
     ff2:      	movt	r3, #15258
     ff6:      	str	r3, [r1]
     ff8:      	ldr	r1, [r0]
     ffa:      	ldr	r3, [r0, #4]
     ffc:      	ldr	r0, [r0, #8]
     ffe:      	str	r0, [sp, #24]
    1000:      	mov	r0, r1
    1002:      	mov	r1, r3
    1004:      	str	r2, [sp, #20]
    1006:      	ldr	r3, [sp, #20]
    1008:      	bl	#24104
    100c:      	ldr.w	r12, [sp, #24]
    1010:      	adds.w	r0, r0, r12
    1014:      	adcs	r1, r1, #0
    1018:      	adcs	r2, r2, #0
    101c:      	adc	r3, r3, #0
    1020:      	add	sp, #32
    1022:      	pop	{r7, pc}

00001024 imxrt1060evk_bsp::Peripherals::take::h2136c5fb81314be6:
    1024:      	push	{r7, lr}
    1026:      	sub.w	sp, sp, #624
    102a:      	add	r1, sp, #220
    102c:      	str	r0, [sp, #20]
    102e:      	mov	r0, r1
    1030:      	bl	#10132
    1034:      	b	#-2 <_itcm_block_count+0x1035>
    1036:      	add	r0, sp, #120
    1038:      	add	r1, sp, #220
    103a:      	bl	#1620
    103e:      	b	#-2 <_itcm_block_count+0x103f>
    1040:      	ldr	r0, [sp, #120]
    1042:      	cmp	r0, #0
    1044:      	beq	#28 <_itcm_block_count+0x1063>
    1046:      	b	#-2 <_itcm_block_count+0x1047>
    1048:      	b	#0 <_itcm_block_count+0x104b>
    104a:      	trap
    104c:      	bl	#9454
    1050:      	b	#4 <_itcm_block_count+0x1057>
    1052:      	add.w	sp, sp, #624
    1056:      	pop	{r7, pc}
    1058:      	ldr	r0, [sp, #20]
    105a:      	bl	#1578
    105e:      	b	#-2 <_itcm_block_count+0x105f>
    1060:      	b	#-2 <_itcm_block_count+0x1061>
    1062:      	b	#-20 <_itcm_block_count+0x1051>
    1064:      	add	r0, sp, #120
    1066:      	adds	r1, r0, #4
    1068:      	add	r0, sp, #324
    106a:      	movs	r2, #96
    106c:      	str	r0, [sp, #16]
    106e:      	str	r2, [sp, #12]
    1070:      	bl	#23850
    1074:      	add	r0, sp, #24
    1076:      	ldr	r1, [sp, #16]
    1078:      	ldr	r2, [sp, #12]
    107a:      	bl	#23840
    107e:      	bl	#518
    1082:      	str	r0, [sp, #8]
    1084:      	b	#-2 <_itcm_block_count+0x1085>
    1086:      	ldr	r0, [sp, #8]
    1088:      	and	r0, r0, #1
    108c:      	bl	#1572
    1090:      	strb.w	r0, [sp, #423]
    1094:      	b	#-2 <_itcm_block_count+0x1095>
    1096:      	ldrb.w	r0, [sp, #423]
    109a:      	lsls	r1, r0, #31
    109c:      	cmp	r1, #0
    109e:      	beq	#20 <_itcm_block_count+0x10b5>
    10a0:      	b	#-2 <_itcm_block_count+0x10a1>
    10a2:      	b	#0 <_itcm_block_count+0x10a5>
    10a4:      	trap
    10a6:      	bl	#9364
    10aa:      	b	#-2 <_itcm_block_count+0x10ab>
    10ac:      	ldr	r0, [sp, #20]
    10ae:      	bl	#1494
    10b2:      	b	#-2 <_itcm_block_count+0x10b3>
    10b4:      	b	#-86 <_itcm_block_count+0x1061>
    10b6:      	add	r0, sp, #420
    10b8:      	bl	#44
    10bc:      	b	#-2 <_itcm_block_count+0x10bd>
    10be:      	add	r0, sp, #528
    10c0:      	add	r1, sp, #24
    10c2:      	movs	r2, #96
    10c4:      	str	r0, [sp, #4]
    10c6:      	bl	#23764
    10ca:      	add	r0, sp, #432
    10cc:      	ldr	r1, [sp, #4]
    10ce:      	bl	#92
    10d2:      	b	#-2 <_itcm_block_count+0x10d3>
    10d4:      	ldr	r0, [sp, #20]
    10d6:      	adds	r0, #4
    10d8:      	add	r1, sp, #432
    10da:      	movs	r2, #96
    10dc:      	bl	#23742
    10e0:      	movs	r0, #1
    10e2:      	ldr	r1, [sp, #20]
    10e4:      	str	r0, [r1]
    10e6:      	b	#-152 <_itcm_block_count+0x1051>

000010e8 imxrt1060evk_bsp::Peripherals::set_systick::hba009b75f8ecaaf0:
    10e8:      	push	{r7, lr}
    10ea:      	sub	sp, #8
    10ec:      	str	r0, [sp]
    10ee:      	ldr	r0, [sp]
    10f0:      	bl	#622
    10f4:      	b	#-2 <_itcm_block_count+0x10f5>
    10f6:      	ldr	r0, [sp]
    10f8:      	movs	r1, #1
    10fa:      	strb.w	r1, [sp, #7]
    10fe:      	ldrb.w	r1, [sp, #7]
    1102:      	bl	#748
    1106:      	b	#-2 <_itcm_block_count+0x1107>
    1108:      	ldr	r0, [sp]
    110a:      	movs	r1, #99
    110c:      	bl	#416
    1110:      	b	#-2 <_itcm_block_count+0x1111>
    1112:      	ldr	r0, [sp]
    1114:      	bl	#462
    1118:      	b	#-2 <_itcm_block_count+0x1119>
    111a:      	ldr	r0, [sp]
    111c:      	bl	#506
    1120:      	b	#-2 <_itcm_block_count+0x1121>
    1122:      	ldr	r0, [sp]
    1124:      	bl	#642
    1128:      	b	#-2 <_itcm_block_count+0x1129>
    112a:      	add	sp, #8
    112c:      	pop	{r7, pc}

0000112e imxrt1060evk_bsp::Peripherals::new::hc7639da476666783:
    112e:      	push.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    1132:      	sub	sp, #72
    1134:      	ldr	r2, [r1]
    1136:      	ldr	r3, [r1, #4]
    1138:      	ldr.w	r12, [r1, #8]
    113c:      	ldr.w	lr, [r1, #12]
    1140:      	ldr	r4, [r1, #16]
    1142:      	ldr	r5, [r1, #20]
    1144:      	ldr	r6, [r1, #24]
    1146:      	ldr	r7, [r1, #28]
    1148:      	ldr.w	r8, [r1, #32]
    114c:      	ldr.w	r9, [r1, #36]
    1150:      	ldr.w	r10, [r1, #40]
    1154:      	ldr.w	r11, [r1, #44]
    1158:      	str.w	r11, [sp, #20]
    115c:      	str.w	r10, [sp, #16]
    1160:      	str.w	r9, [sp, #12]
    1164:      	str.w	r8, [sp, #8]
    1168:      	ldr.w	r8, [r1, #80]
    116c:      	ldr.w	r9, [r1, #84]
    1170:      	ldr.w	r10, [r1, #88]
    1174:      	ldr.w	r11, [r1, #92]
    1178:      	str.w	r11, [sp, #36]
    117c:      	str.w	r10, [sp, #32]
    1180:      	str.w	r9, [sp, #28]
    1184:      	str.w	r8, [sp, #24]
    1188:      	adds	r1, #48
    118a:      	add.w	r8, sp, #40
    118e:      	mov	r9, r8
    1190:      	str	r0, [sp, #4]
    1192:      	str	r2, [sp]
    1194:      	ldm.w	r1!, {r0, r2, r10, r11}
    1198:      	stm.w	r9!, {r0, r2, r10, r11}
    119c:      	ldm.w	r1, {r0, r2, r10, r11}
    11a0:      	stm.w	r9, {r0, r2, r10, r11}
    11a4:      	ldr	r0, [sp]
    11a6:      	ldr	r1, [sp, #4]
    11a8:      	str	r0, [r1]
    11aa:      	str	r3, [r1, #4]
    11ac:      	str.w	r12, [r1, #8]
    11b0:      	str.w	lr, [r1, #12]
    11b4:      	str	r4, [r1, #16]
    11b6:      	str	r5, [r1, #20]
    11b8:      	str	r6, [r1, #24]
    11ba:      	str	r7, [r1, #28]
    11bc:      	ldr	r0, [sp, #8]
    11be:      	ldr	r2, [sp, #12]
    11c0:      	ldr	r3, [sp, #16]
    11c2:      	ldr.w	r12, [sp, #20]
    11c6:      	str.w	r12, [r1, #44]
    11ca:      	str	r3, [r1, #40]
    11cc:      	str	r2, [r1, #36]
    11ce:      	str	r0, [r1, #32]
    11d0:      	ldr	r0, [sp, #24]
    11d2:      	ldr	r2, [sp, #28]
    11d4:      	ldr	r3, [sp, #32]
    11d6:      	ldr.w	r12, [sp, #36]
    11da:      	str.w	r12, [r1, #60]
    11de:      	str	r3, [r1, #56]
    11e0:      	str	r2, [r1, #52]
    11e2:      	str	r0, [r1, #48]
    11e4:      	add.w	r0, r1, #64
    11e8:      	ldm.w	r8!, {r2, r3, r12, lr}
    11ec:      	stm.w	r0!, {r2, r3, r12, lr}
    11f0:      	ldm.w	r8, {r2, r3, r12, lr}
    11f4:      	stm.w	r0, {r2, r3, r12, lr}
    11f8:      	add	sp, #72
    11fa:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}

000011fe imxrt1060evk_bsp::configure_led::h73282033ad47c089:
    11fe:      	push	{r7, lr}
    1200:      	sub	sp, #24
    1202:      	str	r0, [sp, #16]
    1204:      	bl	#1776
    1208:      	str	r0, [sp, #12]
    120a:      	b	#-2 <_itcm_block_count+0x120b>
    120c:      	ldr	r1, [sp, #16]
    120e:      	ldr	r0, [sp, #12]
    1210:      	bl	#11472
    1214:      	str	r0, [sp, #8]
    1216:      	b	#-2 <_itcm_block_count+0x1217>
    1218:      	ldr	r0, [sp, #8]
    121a:      	bl	#722
    121e:      	str	r0, [sp, #4]
    1220:      	b	#-2 <_itcm_block_count+0x1221>
    1222:      	ldr	r0, [sp, #4]
    1224:      	add	sp, #24
    1226:      	pop	{r7, pc}

00001228 delay:
    1228:      	push	{r7, lr}
    122a:      	sub	sp, #24
    122c:      	str	r0, [sp, #8]
    122e:      	ldr	r0, [sp, #8]
    1230:      	cmp	r0, #0
    1232:      	beq	#8 <_itcm_block_count+0x123d>
    1234:      	b	#-2 <_itcm_block_count+0x1235>
    1236:      	bl	#600
    123a:      	str	r0, [sp, #12]
    123c:      	b	#4 <_itcm_block_count+0x1243>
    123e:      	b	#-2 <_itcm_block_count+0x123f>
    1240:      	add	sp, #24
    1242:      	pop	{r7, pc}
    1244:      	ldr	r0, [sp, #12]
    1246:      	ldr	r1, [sp, #8]
    1248:      	add	r1, r0
    124a:      	mov	r2, r1
    124c:      	cmp	r1, r0
    124e:      	str	r2, [sp, #4]
    1250:      	blo	#28 <_itcm_block_count+0x126f>
    1252:      	b	#-2 <_itcm_block_count+0x1253>
    1254:      	ldr	r0, [sp, #4]
    1256:      	str	r0, [sp, #16]
    1258:      	b	#-2 <_itcm_block_count+0x1259>
    125a:      	bl	#564
    125e:      	str	r0, [sp, #20]
    1260:      	b	#-2 <_itcm_block_count+0x1261>
    1262:      	ldr	r0, [sp, #20]
    1264:      	ldr	r1, [sp, #16]
    1266:      	cmp	r0, r1
    1268:      	bhs	#2 <_itcm_block_count+0x126d>
    126a:      	b	#-2 <_itcm_block_count+0x126b>
    126c:      	b	#-22 <_itcm_block_count+0x1259>
    126e:      	b	#-50 <_itcm_block_count+0x123f>
    1270:      	movw	r0, #416
    1274:      	movt	r0, #8192
    1278:      	movw	r2, #388
    127c:      	movt	r2, #8192
    1280:      	movs	r1, #28
    1282:      	bl	#21048
    1286:      	trap

00001288 cortex_m::peripheral::Peripherals::take::h91254495ce57bd45:
    1288:      	push	{r7, lr}
    128a:      	sub	sp, #8
    128c:      	bl	#1120
    1290:      	str	r0, [sp, #4]
    1292:      	b	#-2 <_itcm_block_count+0x1293>
    1294:      	ldr	r0, [sp, #4]
    1296:      	and	r0, r0, #1
    129a:      	add	sp, #8
    129c:      	pop	{r7, pc}

0000129e cortex_m::peripheral::Peripherals::steal::h96cc555271ba0965:
    129e:      	sub	sp, #4
    12a0:      	movw	r0, #2721
    12a4:      	movt	r0, #8192
    12a8:      	movs	r1, #1
    12aa:      	strb	r1, [r0]
    12ac:      	add	sp, #4
    12ae:      	bx	lr

000012b0 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_reload::hf7e15f95b97ee1e5:
    12b0:      	push	{r7, lr}
    12b2:      	sub	sp, #32
    12b4:      	str	r0, [sp, #4]
    12b6:      	str	r1, [sp, #8]
    12b8:      	ldr	r0, [sp, #4]
    12ba:      	str	r0, [sp, #12]
    12bc:      	b	#-2 <_itcm_block_count+0x12bd>
    12be:      	ldr	r0, [sp, #8]
    12c0:      	movw	r1, #57364
    12c4:      	movt	r1, #57344
    12c8:      	str	r1, [sp, #16]
    12ca:      	str	r0, [sp, #20]
    12cc:      	ldr	r0, [sp, #16]
    12ce:      	ldr	r1, [sp, #20]
    12d0:      	str	r0, [sp, #24]
    12d2:      	str	r1, [sp, #28]
    12d4:      	ldr	r0, [sp, #24]
    12d6:      	bl	#20378
    12da:      	ldr	r1, [sp, #28]
    12dc:      	bl	#19776
    12e0:      	b	#-2 <_itcm_block_count+0x12e1>
    12e2:      	add	sp, #32
    12e4:      	pop	{r7, pc}

000012e6 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::clear_current::h48a515c129abbd64:
    12e6:      	push	{r7, lr}
    12e8:      	sub	sp, #24
    12ea:      	str	r0, [sp]
    12ec:      	ldr	r0, [sp]
    12ee:      	str	r0, [sp, #4]
    12f0:      	b	#-2 <_itcm_block_count+0x12f1>
    12f2:      	movw	r0, #57368
    12f6:      	movt	r0, #57344
    12fa:      	str	r0, [sp, #8]
    12fc:      	movs	r0, #0
    12fe:      	str	r0, [sp, #12]
    1300:      	ldr	r0, [sp, #8]
    1302:      	ldr	r1, [sp, #12]
    1304:      	str	r0, [sp, #16]
    1306:      	str	r1, [sp, #20]
    1308:      	ldr	r0, [sp, #16]
    130a:      	bl	#20326
    130e:      	ldr	r1, [sp, #20]
    1310:      	bl	#19724
    1314:      	b	#-2 <_itcm_block_count+0x1315>
    1316:      	add	sp, #24
    1318:      	pop	{r7, pc}

0000131a cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter::h43cb8527ecc2de27:
    131a:      	push	{r7, lr}
    131c:      	sub	sp, #40
    131e:      	str	r0, [sp, #8]
    1320:      	ldr	r0, [sp, #8]
    1322:      	str	r0, [sp, #12]
    1324:      	b	#-2 <_itcm_block_count+0x1325>
    1326:      	movw	r0, #57360
    132a:      	movt	r0, #57344
    132e:      	str	r0, [sp, #16]
    1330:      	ldr	r0, [sp, #16]
    1332:      	str	r0, [sp, #28]
    1334:      	ldr	r1, [sp, #28]
    1336:      	str	r0, [sp, #4]
    1338:      	mov	r0, r1
    133a:      	bl	#20278
    133e:      	bl	#19632
    1342:      	str	r0, [sp, #24]
    1344:      	ldr	r0, [sp, #24]
    1346:      	bl	#1090
    134a:      	ldr	r1, [sp, #4]
    134c:      	str	r1, [sp, #32]
    134e:      	str	r0, [sp, #36]
    1350:      	ldr	r0, [sp, #32]
    1352:      	bl	#20254
    1356:      	ldr	r1, [sp, #36]
    1358:      	bl	#19652
    135c:      	b	#-2 <_itcm_block_count+0x135d>
    135e:      	add	sp, #40
    1360:      	pop	{r7, pc}

00001362 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter::h9e3f7bd68f17c7a0:
    1362:      	push	{r7, lr}
    1364:      	sub	sp, #40
    1366:      	str	r0, [sp, #8]
    1368:      	ldr	r0, [sp, #8]
    136a:      	str	r0, [sp, #12]
    136c:      	b	#-2 <_itcm_block_count+0x136d>
    136e:      	movw	r0, #57360
    1372:      	movt	r0, #57344
    1376:      	str	r0, [sp, #16]
    1378:      	ldr	r0, [sp, #16]
    137a:      	str	r0, [sp, #28]
    137c:      	ldr	r1, [sp, #28]
    137e:      	str	r0, [sp, #4]
    1380:      	mov	r0, r1
    1382:      	bl	#20206
    1386:      	bl	#19560
    138a:      	str	r0, [sp, #24]
    138c:      	ldr	r0, [sp, #24]
    138e:      	bl	#1032
    1392:      	ldr	r1, [sp, #4]
    1394:      	str	r1, [sp, #32]
    1396:      	str	r0, [sp, #36]
    1398:      	ldr	r0, [sp, #32]
    139a:      	bl	#20182
    139e:      	ldr	r1, [sp, #36]
    13a0:      	bl	#19580
    13a4:      	b	#-2 <_itcm_block_count+0x13a5>
    13a6:      	add	sp, #40
    13a8:      	pop	{r7, pc}

000013aa cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt::hc779ff6c5c50376d:
    13aa:      	push	{r7, lr}
    13ac:      	sub	sp, #40
    13ae:      	str	r0, [sp, #8]
    13b0:      	ldr	r0, [sp, #8]
    13b2:      	str	r0, [sp, #12]
    13b4:      	b	#-2 <_itcm_block_count+0x13b5>
    13b6:      	movw	r0, #57360
    13ba:      	movt	r0, #57344
    13be:      	str	r0, [sp, #16]
    13c0:      	ldr	r0, [sp, #16]
    13c2:      	str	r0, [sp, #28]
    13c4:      	ldr	r1, [sp, #28]
    13c6:      	str	r0, [sp, #4]
    13c8:      	mov	r0, r1
    13ca:      	bl	#20134
    13ce:      	bl	#19488
    13d2:      	str	r0, [sp, #24]
    13d4:      	ldr	r0, [sp, #24]
    13d6:      	bl	#974
    13da:      	ldr	r1, [sp, #4]
    13dc:      	str	r1, [sp, #32]
    13de:      	str	r0, [sp, #36]
    13e0:      	ldr	r0, [sp, #32]
    13e2:      	bl	#20110
    13e6:      	ldr	r1, [sp, #36]
    13e8:      	bl	#19508
    13ec:      	b	#-2 <_itcm_block_count+0x13ed>
    13ee:      	add	sp, #40
    13f0:      	pop	{r7, pc}

000013f2 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::h680cafeb861c484a:
    13f2:      	push	{r7, lr}
    13f4:      	sub	sp, #80
    13f6:      	mov	r2, r1
    13f8:      	str	r0, [sp, #12]
    13fa:      	strb.w	r1, [sp, #19]
    13fe:      	ldrb.w	r0, [sp, #19]
    1402:      	lsls	r1, r0, #31
    1404:      	cmp	r1, #0
    1406:      	beq	#2 <_itcm_block_count+0x140b>
    1408:      	b	#-2 <_itcm_block_count+0x1409>
    140a:      	b	#6 <_itcm_block_count+0x1413>
    140c:      	ldr	r0, [sp, #12]
    140e:      	str	r0, [sp, #24]
    1410:      	b	#64 <_itcm_block_count+0x1453>
    1412:      	trap
    1414:      	ldr	r0, [sp, #12]
    1416:      	str	r0, [sp, #52]
    1418:      	b	#-2 <_itcm_block_count+0x1419>
    141a:      	movw	r0, #57360
    141e:      	movt	r0, #57344
    1422:      	str	r0, [sp, #56]
    1424:      	ldr	r0, [sp, #56]
    1426:      	str	r0, [sp, #68]
    1428:      	ldr	r1, [sp, #68]
    142a:      	str	r0, [sp, #8]
    142c:      	mov	r0, r1
    142e:      	bl	#20034
    1432:      	bl	#19388
    1436:      	str	r0, [sp, #64]
    1438:      	ldr	r0, [sp, #64]
    143a:      	bl	#902
    143e:      	ldr	r1, [sp, #8]
    1440:      	str	r1, [sp, #72]
    1442:      	str	r0, [sp, #76]
    1444:      	ldr	r0, [sp, #72]
    1446:      	bl	#20010
    144a:      	ldr	r1, [sp, #76]
    144c:      	bl	#19408
    1450:      	b	#-2 <_itcm_block_count+0x1451>
    1452:      	b	#56 <_itcm_block_count+0x148d>
    1454:      	movw	r0, #57360
    1458:      	movt	r0, #57344
    145c:      	str	r0, [sp, #28]
    145e:      	ldr	r0, [sp, #28]
    1460:      	str	r0, [sp, #40]
    1462:      	ldr	r1, [sp, #40]
    1464:      	str	r0, [sp, #4]
    1466:      	mov	r0, r1
    1468:      	bl	#19976
    146c:      	bl	#19330
    1470:      	str	r0, [sp, #36]
    1472:      	ldr	r0, [sp, #36]
    1474:      	bl	#830
    1478:      	ldr	r1, [sp, #4]
    147a:      	str	r1, [sp, #44]
    147c:      	str	r0, [sp, #48]
    147e:      	ldr	r0, [sp, #44]
    1480:      	bl	#19952
    1484:      	ldr	r1, [sp, #48]
    1486:      	bl	#19350
    148a:      	b	#-2 <_itcm_block_count+0x148b>
    148c:      	b	#-2 <_itcm_block_count+0x148d>
    148e:      	add	sp, #80
    1490:      	pop	{r7, pc}

00001492 imxrt1060evk_bsp::systick::read::h8da397af54fb2c7c:
    1492:      	push	{r7, lr}
    1494:      	sub	sp, #8
    1496:      	movw	r0, #2684
    149a:      	movt	r0, #8192
    149e:      	bl	#19280
    14a2:      	str	r0, [sp, #4]
    14a4:      	b	#-2 <_itcm_block_count+0x14a5>
    14a6:      	ldr	r0, [sp, #4]
    14a8:      	add	sp, #8
    14aa:      	pop	{r7, pc}

000014ac SysTick:
    14ac:      	push	{r7, lr}
    14ae:      	bl	#4
    14b2:      	b	#-2 <_itcm_block_count+0x14b3>
    14b4:      	pop	{r7, pc}

000014b6 imxrt1060evk_bsp::systick::__cortex_m_rt_SysTick::h6e818e40ed5325c7:
    14b6:      	push	{r7, lr}
    14b8:      	sub	sp, #16
    14ba:      	movs	r0, #7
    14bc:      	strb.w	r0, [sp, #7]
    14c0:      	movw	r0, #2684
    14c4:      	movt	r0, #8192
    14c8:      	bl	#19238
    14cc:      	str	r0, [sp, #8]
    14ce:      	b	#-2 <_itcm_block_count+0x14cf>
    14d0:      	ldr	r0, [sp, #8]
    14d2:      	movs	r1, #1
    14d4:      	bl	#510
    14d8:      	str	r0, [sp, #12]
    14da:      	b	#-2 <_itcm_block_count+0x14db>
    14dc:      	ldr	r1, [sp, #12]
    14de:      	movw	r0, #2684
    14e2:      	movt	r0, #8192
    14e6:      	bl	#19254
    14ea:      	b	#-2 <_itcm_block_count+0x14eb>
    14ec:      	add	sp, #16
    14ee:      	pop	{r7, pc}

000014f0 imxrt_hal::gpio::GPIO1IO09<GPIO,imxrt_hal::gpio::Input>::output::h7b9f7ccd1770dbc9:
    14f0:      	push	{r7, lr}
    14f2:      	sub	sp, #16
    14f4:      	str	r0, [sp]
    14f6:      	mov	r0, sp
    14f8:      	str	r0, [sp, #8]
    14fa:      	ldr	r0, [sp, #8]
    14fc:      	bl	#574
    1500:      	b	#-2 <_itcm_block_count+0x1501>
    1502:      	ldr	r0, [sp]
    1504:      	str	r0, [sp, #4]
    1506:      	ldr	r0, [sp, #4]
    1508:      	add	sp, #16
    150a:      	pop	{r7, pc}

0000150c imxrt_hal::gpio::GPIO1IO09<GPIO,imxrt_hal::gpio::Input>::output::{{closure}}::h778afc665a5cf202:
    150c:      	push	{r7, lr}
    150e:      	sub	sp, #40
    1510:      	str	r0, [sp, #8]
    1512:      	str	r1, [sp, #12]
    1514:      	bl	#10684
    1518:      	str	r0, [sp, #4]
    151a:      	b	#-2 <_itcm_block_count+0x151b>
    151c:      	ldr	r0, [sp, #4]
    151e:      	str	r0, [sp, #16]
    1520:      	ldr	r1, [sp, #16]
    1522:      	adds	r1, #4
    1524:      	str	r1, [sp, #28]
    1526:      	ldr	r0, [sp, #28]
    1528:      	bl	#19784
    152c:      	bl	#19138
    1530:      	str	r0, [sp, #20]
    1532:      	b	#-2 <_itcm_block_count+0x1533>
    1534:      	ldr	r0, [sp, #20]
    1536:      	ldr	r1, [sp, #8]
    1538:      	ldr	r1, [r1]
    153a:      	orrs	r0, r1
    153c:      	str	r0, [sp, #24]
    153e:      	ldr	r0, [sp, #16]
    1540:      	adds	r0, #4
    1542:      	ldr	r1, [sp, #24]
    1544:      	str	r0, [sp, #32]
    1546:      	str	r1, [sp, #36]
    1548:      	ldr	r0, [sp, #32]
    154a:      	bl	#19750
    154e:      	ldr	r1, [sp, #36]
    1550:      	bl	#19148
    1554:      	b	#-2 <_itcm_block_count+0x1555>
    1556:      	add	sp, #40
    1558:      	pop	{r7, pc}

0000155a core::option::Option<T>::ok_or::h1412584e827e3389:
    155a:      	sub	sp, #12
    155c:      	mov	r1, r0
    155e:      	strb.w	r0, [sp, #3]
    1562:      	movs	r0, #0
    1564:      	strb.w	r0, [sp, #11]
    1568:      	strb.w	r0, [sp, #10]
    156c:      	movs	r0, #1
    156e:      	strb.w	r0, [sp, #11]
    1572:      	strb.w	r0, [sp, #10]
    1576:      	ldrb.w	r0, [sp, #3]
    157a:      	lsls	r2, r0, #31
    157c:      	cmp	r2, #0
    157e:      	beq	#2 <_itcm_block_count+0x1583>
    1580:      	b	#-2 <_itcm_block_count+0x1581>
    1582:      	b	#14 <_itcm_block_count+0x1593>
    1584:      	movs	r0, #0
    1586:      	strb.w	r0, [sp, #10]
    158a:      	movs	r0, #1
    158c:      	strb.w	r0, [sp, #7]
    1590:      	b	#12 <_itcm_block_count+0x159f>
    1592:      	trap
    1594:      	movs	r0, #0
    1596:      	strb.w	r0, [sp, #11]
    159a:      	strb.w	r0, [sp, #7]
    159e:      	b	#-2 <_itcm_block_count+0x159f>
    15a0:      	ldrb.w	r0, [sp, #10]
    15a4:      	lsls	r0, r0, #31
    15a6:      	cmp	r0, #0
    15a8:      	bne	#12 <_itcm_block_count+0x15b7>
    15aa:      	b	#-2 <_itcm_block_count+0x15ab>
    15ac:      	ldrb.w	r0, [sp, #3]
    15b0:      	lsls	r0, r0, #31
    15b2:      	cmp	r0, #0
    15b4:      	bne	#16 <_itcm_block_count+0x15c7>
    15b6:      	b	#34 <_itcm_block_count+0x15db>
    15b8:      	movs	r0, #0
    15ba:      	strb.w	r0, [sp, #10]
    15be:      	b	#-22 <_itcm_block_count+0x15ab>
    15c0:      	ldrb.w	r0, [sp, #7]
    15c4:      	add	sp, #12
    15c6:      	bx	lr
    15c8:      	ldrb.w	r0, [sp, #11]
    15cc:      	lsls	r0, r0, #31
    15ce:      	cmp	r0, #0
    15d0:      	beq	#-20 <_itcm_block_count+0x15bf>
    15d2:      	b	#-2 <_itcm_block_count+0x15d3>
    15d4:      	movs	r0, #0
    15d6:      	strb.w	r0, [sp, #11]
    15da:      	b	#-30 <_itcm_block_count+0x15bf>
    15dc:      	b	#-32 <_itcm_block_count+0x15bf>

000015de core::option::Option<T>::ok_or::h43b5f079dcd4c008:
    15de:      	push	{r7, lr}
    15e0:      	sub	sp, #224
    15e2:      	movs	r2, #0
    15e4:      	strb.w	r2, [sp, #223]
    15e8:      	strb.w	r2, [sp, #222]
    15ec:      	movs	r2, #1
    15ee:      	strb.w	r2, [sp, #223]
    15f2:      	strb.w	r2, [sp, #222]
    15f6:      	ldr	r2, [r1]
    15f8:      	cmp	r2, #0
    15fa:      	str	r1, [sp, #20]
    15fc:      	str	r0, [sp, #16]
    15fe:      	beq	#2 <_itcm_block_count+0x1603>
    1600:      	b	#-2 <_itcm_block_count+0x1601>
    1602:      	b	#14 <_itcm_block_count+0x1613>
    1604:      	movs	r0, #0
    1606:      	strb.w	r0, [sp, #222]
    160a:      	movs	r0, #1
    160c:      	ldr	r1, [sp, #16]
    160e:      	str	r0, [r1]
    1610:      	b	#60 <_itcm_block_count+0x164f>
    1612:      	trap
    1614:      	movs	r0, #0
    1616:      	strb.w	r0, [sp, #223]
    161a:      	ldr	r1, [sp, #20]
    161c:      	adds	r1, #4
    161e:      	add	r2, sp, #28
    1620:      	movs	r3, #96
    1622:      	str	r0, [sp, #12]
    1624:      	mov	r0, r2
    1626:      	str	r2, [sp, #8]
    1628:      	mov	r2, r3
    162a:      	str	r3, [sp, #4]
    162c:      	bl	#22382
    1630:      	add	r0, sp, #124
    1632:      	str	r0, [sp]
    1634:      	ldr	r1, [sp, #8]
    1636:      	ldr	r2, [sp, #4]
    1638:      	bl	#22370
    163c:      	ldr	r0, [sp, #16]
    163e:      	adds	r0, #4
    1640:      	ldr	r1, [sp]
    1642:      	ldr	r2, [sp, #4]
    1644:      	bl	#22358
    1648:      	ldr	r0, [sp, #12]
    164a:      	ldr	r1, [sp, #16]
    164c:      	str	r0, [r1]
    164e:      	b	#-2 <_itcm_block_count+0x164f>
    1650:      	ldrb.w	r0, [sp, #222]
    1654:      	lsls	r0, r0, #31
    1656:      	cmp	r0, #0
    1658:      	bne	#10 <_itcm_block_count+0x1665>
    165a:      	b	#-2 <_itcm_block_count+0x165b>
    165c:      	ldr	r0, [sp, #20]
    165e:      	ldr	r1, [r0]
    1660:      	cmp	r1, #1
    1662:      	beq	#12 <_itcm_block_count+0x1671>
    1664:      	b	#30 <_itcm_block_count+0x1685>
    1666:      	movs	r0, #0
    1668:      	strb.w	r0, [sp, #222]
    166c:      	b	#-20 <_itcm_block_count+0x165b>
    166e:      	add	sp, #224
    1670:      	pop	{r7, pc}
    1672:      	ldrb.w	r0, [sp, #223]
    1676:      	lsls	r0, r0, #31
    1678:      	cmp	r0, #0
    167a:      	beq	#-16 <_itcm_block_count+0x166d>
    167c:      	b	#-2 <_itcm_block_count+0x167d>
    167e:      	movs	r0, #0
    1680:      	strb.w	r0, [sp, #223]
    1684:      	b	#-26 <_itcm_block_count+0x166d>
    1686:      	b	#-28 <_itcm_block_count+0x166d>

00001688 <core::option::Option<T> as core::ops::try::Try>::from_error::hcf2fdff5d4d6145d:
    1688:      	sub	sp, #4
    168a:      	movs	r1, #0
    168c:      	str	r1, [r0]
    168e:      	add	sp, #4
    1690:      	bx	lr

00001692 <core::option::Option<T> as core::ops::try::Try>::into_result::hcc0206f099ac8deb:
    1692:      	push	{r7, lr}
    1694:      	sub	sp, #112
    1696:      	add	r2, sp, #12
    1698:      	movs	r3, #100
    169a:      	str	r0, [sp, #8]
    169c:      	mov	r0, r2
    169e:      	str	r2, [sp, #4]
    16a0:      	mov	r2, r3
    16a2:      	bl	#22264
    16a6:      	ldr	r0, [sp, #8]
    16a8:      	ldr	r1, [sp, #4]
    16aa:      	bl	#-208
    16ae:      	b	#-2 <_itcm_block_count+0x16af>
    16b0:      	add	sp, #112
    16b2:      	pop	{r7, pc}

000016b4 <core::option::Option<T> as core::ops::try::Try>::into_result::hcce2bbb710a3806e:
    16b4:      	push	{r7, lr}
    16b6:      	sub	sp, #16
    16b8:      	mov	r1, r0
    16ba:      	strb.w	r0, [sp, #15]
    16be:      	ldrb.w	r0, [sp, #15]
    16c2:      	str	r1, [sp, #8]
    16c4:      	bl	#-366
    16c8:      	str	r0, [sp, #4]
    16ca:      	b	#-2 <_itcm_block_count+0x16cb>
    16cc:      	ldr	r0, [sp, #4]
    16ce:      	and	r0, r0, #1
    16d2:      	add	sp, #16
    16d4:      	pop	{r7, pc}

000016d6 core::num::<impl u32>::wrapping_add::he782b3cb8241fb39:
    16d6:      	sub	sp, #16
    16d8:      	str	r0, [sp, #4]
    16da:      	str	r1, [sp, #8]
    16dc:      	ldr	r0, [sp, #4]
    16de:      	ldr	r1, [sp, #8]
    16e0:      	add	r0, r1
    16e2:      	str	r0, [sp, #12]
    16e4:      	ldr	r0, [sp, #12]
    16e6:      	str	r0, [sp]
    16e8:      	b	#-2 <_itcm_block_count+0x16e9>
    16ea:      	ldr	r0, [sp]
    16ec:      	add	sp, #16
    16ee:      	bx	lr

000016f0 cortex_m::interrupt::free::h29ec4ccaa746a0cb:
    16f0:      	push	{r7, lr}
    16f2:      	sub	sp, #16
    16f4:      	bl	#412
    16f8:      	strb.w	r0, [sp, #6]
    16fc:      	b	#-2 <_itcm_block_count+0x16fd>
    16fe:      	bl	#272
    1702:      	b	#-2 <_itcm_block_count+0x1703>
    1704:      	bl	#19794
    1708:      	b	#-2 <_itcm_block_count+0x1709>
    170a:      	add	r0, sp, #12
    170c:      	str	r0, [sp, #8]
    170e:      	ldr	r0, [sp, #8]
    1710:      	bl	#190
    1714:      	strb.w	r0, [sp, #7]
    1718:      	b	#-2 <_itcm_block_count+0x1719>
    171a:      	ldrb.w	r0, [sp, #6]
    171e:      	bl	#418
    1722:      	str	r0, [sp]
    1724:      	b	#-2 <_itcm_block_count+0x1725>
    1726:      	ldr	r0, [sp]
    1728:      	lsls	r1, r0, #31
    172a:      	cmp	r1, #0
    172c:      	beq	#6 <_itcm_block_count+0x1735>
    172e:      	b	#-2 <_itcm_block_count+0x172f>
    1730:      	bl	#212
    1734:      	b	#-2 <_itcm_block_count+0x1735>
    1736:      	ldrb.w	r0, [sp, #7]
    173a:      	add	sp, #16
    173c:      	pop	{r7, pc}

0000173e cortex_m::interrupt::free::h981c9523920be4b2:
    173e:      	push	{r7, lr}
    1740:      	sub	sp, #32
    1742:      	str	r0, [sp, #12]
    1744:      	bl	#332
    1748:      	strb.w	r0, [sp, #19]
    174c:      	b	#-2 <_itcm_block_count+0x174d>
    174e:      	bl	#192
    1752:      	b	#-2 <_itcm_block_count+0x1753>
    1754:      	ldr	r0, [sp, #12]
    1756:      	str	r0, [sp, #8]
    1758:      	bl	#19710
    175c:      	b	#-2 <_itcm_block_count+0x175d>
    175e:      	add	r0, sp, #28
    1760:      	str	r0, [sp, #24]
    1762:      	ldr	r1, [sp, #24]
    1764:      	ldr	r0, [sp, #8]
    1766:      	bl	#-606
    176a:      	b	#-2 <_itcm_block_count+0x176b>
    176c:      	ldrb.w	r0, [sp, #19]
    1770:      	bl	#336
    1774:      	str	r0, [sp, #4]
    1776:      	b	#-2 <_itcm_block_count+0x1777>
    1778:      	ldr	r0, [sp, #4]
    177a:      	lsls	r1, r0, #31
    177c:      	cmp	r1, #0
    177e:      	beq	#6 <_itcm_block_count+0x1787>
    1780:      	b	#-2 <_itcm_block_count+0x1781>
    1782:      	bl	#130
    1786:      	b	#-2 <_itcm_block_count+0x1787>
    1788:      	add	sp, #32
    178a:      	pop	{r7, pc}

0000178c cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_counter::{{closure}}::hc6184322ccc7d9a6:
    178c:      	sub	sp, #8
    178e:      	str	r0, [sp, #4]
    1790:      	ldr	r0, [sp, #4]
    1792:      	orr	r0, r0, #1
    1796:      	add	sp, #8
    1798:      	bx	lr

0000179a cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::disable_counter::{{closure}}::h0ea27ec6f16250c6:
    179a:      	sub	sp, #8
    179c:      	str	r0, [sp, #4]
    179e:      	ldr	r0, [sp, #4]
    17a0:      	bic	r0, r0, #1
    17a4:      	add	sp, #8
    17a6:      	bx	lr

000017a8 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::enable_interrupt::{{closure}}::hf4b93f708bdd1143:
    17a8:      	sub	sp, #8
    17aa:      	str	r0, [sp, #4]
    17ac:      	ldr	r0, [sp, #4]
    17ae:      	orr	r0, r0, #2
    17b2:      	add	sp, #8
    17b4:      	bx	lr

000017b6 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}::h6d674c1eeeea8ac9:
    17b6:      	sub	sp, #8
    17b8:      	str	r0, [sp, #4]
    17ba:      	ldr	r0, [sp, #4]
    17bc:      	orr	r0, r0, #4
    17c0:      	add	sp, #8
    17c2:      	bx	lr

000017c4 cortex_m::peripheral::syst::<impl cortex_m::peripheral::SYST>::set_clock_source::{{closure}}::hcb508e7806b9d330:
    17c4:      	sub	sp, #8
    17c6:      	str	r0, [sp, #4]
    17c8:      	ldr	r0, [sp, #4]
    17ca:      	bic	r0, r0, #4
    17ce:      	add	sp, #8
    17d0:      	bx	lr

000017d2 cortex_m::peripheral::Peripherals::take::{{closure}}::h81cfd7f619b91841:
    17d2:      	push	{r7, lr}
    17d4:      	sub	sp, #16
    17d6:      	str	r0, [sp, #8]
    17d8:      	movw	r0, #2721
    17dc:      	movt	r0, #8192
    17e0:      	ldrb	r0, [r0]
    17e2:      	lsls	r0, r0, #31
    17e4:      	cmp	r0, #0
    17e6:      	bne	#6 <_itcm_block_count+0x17ef>
    17e8:      	b	#-2 <_itcm_block_count+0x17e9>
    17ea:      	bl	#-1360
    17ee:      	b	#6 <_itcm_block_count+0x17f7>
    17f0:      	movs	r0, #0
    17f2:      	strb.w	r0, [sp, #15]
    17f6:      	b	#6 <_itcm_block_count+0x17ff>
    17f8:      	movs	r0, #1
    17fa:      	strb.w	r0, [sp, #15]
    17fe:      	b	#-2 <_itcm_block_count+0x17ff>
    1800:      	ldrb.w	r0, [sp, #15]
    1804:      	add	sp, #16
    1806:      	pop	{r7, pc}

00001808 cortex_m::interrupt::enable::h58a99e32138b0717:
    1808:      	push	{r7, lr}
    180a:      	bl	#19506
    180e:      	b	#-2 <_itcm_block_count+0x180f>
    1810:      	pop	{r7, pc}

00001812 cortex_m::interrupt::disable::hb11cc7d5b4662f7a:
    1812:      	push	{r7, lr}
    1814:      	bl	#19492
    1818:      	b	#-2 <_itcm_block_count+0x1819>
    181a:      	pop	{r7, pc}

0000181c <cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::h4b1d490235c4fbf2:
    181c:      	sub	sp, #56
    181e:      	str	r0, [sp, #8]
    1820:      	str	r1, [sp, #12]
    1822:      	ldr	r0, [sp, #8]
    1824:      	ldrb	r0, [r0]
    1826:      	movs	r1, #0
    1828:      	str	r1, [sp, #44]
    182a:      	str	r0, [sp, #40]
    182c:      	ldr	r0, [sp, #40]
    182e:      	ldr	r1, [sp, #44]
    1830:      	str	r0, [sp, #4]
    1832:      	b	#-2 <_itcm_block_count+0x1833>
    1834:      	ldr	r0, [sp, #4]
    1836:      	str	r0, [sp, #20]
    1838:      	ldr	r1, [sp, #12]
    183a:      	ldrb	r1, [r1]
    183c:      	movs	r2, #0
    183e:      	str	r2, [sp, #52]
    1840:      	str	r1, [sp, #48]
    1842:      	ldr	r1, [sp, #48]
    1844:      	ldr	r2, [sp, #52]
    1846:      	str	r1, [sp]
    1848:      	b	#-2 <_itcm_block_count+0x1849>
    184a:      	ldr	r0, [sp]
    184c:      	str	r0, [sp, #24]
    184e:      	ldr	r1, [sp, #20]
    1850:      	ldr	r2, [sp, #24]
    1852:      	cmp	r1, r2
    1854:      	bne	#8 <_itcm_block_count+0x185f>
    1856:      	b	#-2 <_itcm_block_count+0x1857>
    1858:      	movs	r0, #1
    185a:      	strb.w	r0, [sp, #31]
    185e:      	b	#6 <_itcm_block_count+0x1867>
    1860:      	movs	r0, #0
    1862:      	strb.w	r0, [sp, #31]
    1866:      	b	#-2 <_itcm_block_count+0x1867>
    1868:      	ldrb.w	r0, [sp, #31]
    186c:      	lsls	r0, r0, #31
    186e:      	cmp	r0, #0
    1870:      	bne	#8 <_itcm_block_count+0x187b>
    1872:      	b	#-2 <_itcm_block_count+0x1873>
    1874:      	movs	r0, #0
    1876:      	strb.w	r0, [sp, #19]
    187a:      	b	#14 <_itcm_block_count+0x188b>
    187c:      	ldr	r0, [sp, #8]
    187e:      	ldr	r1, [sp, #12]
    1880:      	str	r0, [sp, #32]
    1882:      	str	r1, [sp, #36]
    1884:      	movs	r0, #1
    1886:      	strb.w	r0, [sp, #19]
    188a:      	b	#-2 <_itcm_block_count+0x188b>
    188c:      	ldrb.w	r0, [sp, #19]
    1890:      	add	sp, #56
    1892:      	bx	lr

00001894 cortex_m::register::primask::read::hc405aa63e02244fa:
    1894:      	push	{r7, lr}
    1896:      	sub	sp, #8
    1898:      	bl	#19380
    189c:      	str	r0, [sp, #4]
    189e:      	b	#-2 <_itcm_block_count+0x189f>
    18a0:      	ldrb.w	r0, [sp, #4]
    18a4:      	lsls	r0, r0, #31
    18a6:      	cmp	r0, #0
    18a8:      	bne	#8 <_itcm_block_count+0x18b3>
    18aa:      	b	#-2 <_itcm_block_count+0x18ab>
    18ac:      	movs	r0, #0
    18ae:      	strb.w	r0, [sp, #3]
    18b2:      	b	#6 <_itcm_block_count+0x18bb>
    18b4:      	movs	r0, #1
    18b6:      	strb.w	r0, [sp, #3]
    18ba:      	b	#-2 <_itcm_block_count+0x18bb>
    18bc:      	ldrb.w	r0, [sp, #3]
    18c0:      	add	sp, #8
    18c2:      	pop	{r7, pc}

000018c4 cortex_m::register::primask::Primask::is_active::hc891d34645d0bb83:
    18c4:      	push	{r7, lr}
    18c6:      	sub	sp, #16
    18c8:      	mov	r1, r0
    18ca:      	strb.w	r0, [sp, #15]
    18ce:      	movw	r0, #448
    18d2:      	movt	r0, #8192
    18d6:      	ldr	r0, [r0]
    18d8:      	add.w	r2, sp, #15
    18dc:      	str	r0, [sp, #8]
    18de:      	mov	r0, r2
    18e0:      	ldr	r2, [sp, #8]
    18e2:      	str	r1, [sp, #4]
    18e4:      	mov	r1, r2
    18e6:      	bl	#-206
    18ea:      	str	r0, [sp]
    18ec:      	b	#-2 <_itcm_block_count+0x18ed>
    18ee:      	ldr	r0, [sp]
    18f0:      	and	r0, r0, #1
    18f4:      	add	sp, #16
    18f6:      	pop	{r7, pc}

000018f8 <imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_09<imxrt_hal::iomuxc::Alt5> as imxrt_hal::gpio::IntoGpio>::into_gpio::h93a39afff8e18b00:
    18f8:      	push	{r7, lr}
    18fa:      	sub	sp, #8
    18fc:      	bl	#9690
    1900:      	str	r0, [sp]
    1902:      	b	#-2 <_itcm_block_count+0x1903>
    1904:      	ldr	r0, [sp]
    1906:      	add	sp, #8
    1908:      	pop	{r7, pc}

0000190a imxrt_hal::ccm::Handle::raw::hd47c3361f0540898:
    190a:      	sub	sp, #12
    190c:      	str	r0, [sp]
    190e:      	ldr	r0, [sp]
    1910:      	adds	r1, r0, #4
    1912:      	str	r0, [sp, #4]
    1914:      	str	r1, [sp, #8]
    1916:      	ldr	r0, [sp, #4]
    1918:      	ldr	r1, [sp, #8]
    191a:      	add	sp, #12
    191c:      	bx	lr

0000191e imxrt_hal::ccm::PLL1::new::h8d53c91b9db1971a:
    191e:      	sub	sp, #4
    1920:      	add	sp, #4
    1922:      	bx	lr

00001924 imxrt_hal::ccm::PLL1::set_arm_clock::h640f683a1bdb5e05:
    1924:      	push	{r7, lr}
    1926:      	sub	sp, #80
    1928:      	str	r0, [sp, #20]
    192a:      	str	r1, [sp, #24]
    192c:      	str	r2, [sp, #28]
    192e:      	str	r3, [sp, #32]
    1930:      	ldr	r0, [sp, #28]
    1932:      	bl	#-44
    1936:      	str	r0, [sp, #16]
    1938:      	str	r1, [sp, #12]
    193a:      	b	#-2 <_itcm_block_count+0x193b>
    193c:      	ldr	r0, [sp, #16]
    193e:      	str	r0, [sp, #44]
    1940:      	ldr	r1, [sp, #12]
    1942:      	str	r1, [sp, #48]
    1944:      	ldr	r0, [sp, #32]
    1946:      	bl	#10502
    194a:      	str	r0, [sp, #52]
    194c:      	b	#-2 <_itcm_block_count+0x194d>
    194e:      	ldr	r0, [sp, #24]
    1950:      	ldr	r1, [sp, #44]
    1952:      	ldr	r2, [sp, #48]
    1954:      	ldr	r3, [sp, #52]
    1956:      	bl	#692
    195a:      	str	r0, [sp, #8]
    195c:      	str	r1, [sp, #4]
    195e:      	b	#-2 <_itcm_block_count+0x195f>
    1960:      	ldr	r0, [sp, #8]
    1962:      	str	r0, [sp, #56]
    1964:      	ldr	r1, [sp, #4]
    1966:      	str	r1, [sp, #60]
    1968:      	ldr	r2, [sp, #56]
    196a:      	str	r2, [sp, #68]
    196c:      	ldr	r2, [sp, #68]
    196e:      	str	r2, [sp, #64]
    1970:      	ldr	r2, [sp, #60]
    1972:      	str	r2, [sp, #76]
    1974:      	ldr	r2, [sp, #76]
    1976:      	str	r2, [sp, #72]
    1978:      	ldr	r2, [sp, #64]
    197a:      	str	r2, [sp, #36]
    197c:      	ldr	r2, [sp, #72]
    197e:      	str	r2, [sp, #40]
    1980:      	ldr	r0, [sp, #36]
    1982:      	ldr	r1, [sp, #40]
    1984:      	add	sp, #80
    1986:      	pop	{r7, pc}

00001988 imxrt_hal::ccm::CCM::new::hd2d82f6ea7d95ffe:
    1988:      	push	{r7, lr}
    198a:      	sub	sp, #24
    198c:      	str	r0, [sp]
    198e:      	str	r1, [sp, #4]
    1990:      	ldr	r0, [sp]
    1992:      	ldr	r1, [sp, #4]
    1994:      	str	r0, [sp, #16]
    1996:      	str	r1, [sp, #20]
    1998:      	bl	#7394
    199c:      	b	#-2 <_itcm_block_count+0x199d>
    199e:      	bl	#-132
    19a2:      	b	#-2 <_itcm_block_count+0x19a3>
    19a4:      	bl	#10076
    19a8:      	b	#-2 <_itcm_block_count+0x19a9>
    19aa:      	bl	#276
    19ae:      	b	#-2 <_itcm_block_count+0x19af>
    19b0:      	ldr	r0, [sp, #16]
    19b2:      	ldr	r1, [sp, #20]
    19b4:      	str	r0, [sp, #8]
    19b6:      	str	r1, [sp, #12]
    19b8:      	ldr	r0, [sp, #8]
    19ba:      	ldr	r1, [sp, #12]
    19bc:      	add	sp, #24
    19be:      	pop	{r7, pc}

000019c0 imxrt_hal::ccm::perclk::<impl core::convert::From<imxrt_hal::ccm::perclk::PODF> for imxrt_hal::ccm::Divider>::from::h5617fc76aa425374:
    19c0:      	sub	sp, #16
    19c2:      	str	r0, [sp, #8]
    19c4:      	ldr	r0, [sp, #8]
    19c6:      	adds	r0, #1
    19c8:      	movs	r1, #0
    19ca:      	cmp	r1, #0
    19cc:      	str	r0, [sp, #4]
    19ce:      	bne	#10 <_itcm_block_count+0x19db>
    19d0:      	b	#-2 <_itcm_block_count+0x19d1>
    19d2:      	ldr	r0, [sp, #4]
    19d4:      	str	r0, [sp, #12]
    19d6:      	ldr	r0, [sp, #12]
    19d8:      	add	sp, #16
    19da:      	bx	lr
    19dc:      	movw	r0, #528
    19e0:      	movt	r0, #8192
    19e4:      	movw	r2, #500
    19e8:      	movt	r2, #8192
    19ec:      	movs	r1, #28
    19ee:      	bl	#19148
    19f2:      	trap

000019f4 imxrt_hal::ccm::perclk::<impl core::convert::From<imxrt_hal::ccm::perclk::CLKSEL> for imxrt_hal::ccm::Frequency>::from::h01584fd1e66edcca:
    19f4:      	sub	sp, #16
    19f6:      	str	r0, [sp]
    19f8:      	str	r1, [sp, #4]
    19fa:      	ldr	r0, [sp]
    19fc:      	cmp	r0, #0
    19fe:      	beq	#4 <_itcm_block_count+0x1a05>
    1a00:      	b	#-2 <_itcm_block_count+0x1a01>
    1a02:      	b	#12 <_itcm_block_count+0x1a11>
    1a04:      	trap
    1a06:      	movw	r0, #13824
    1a0a:      	movt	r0, #366
    1a0e:      	str	r0, [sp, #8]
    1a10:      	b	#8 <_itcm_block_count+0x1a1b>
    1a12:      	ldr	r0, [sp, #4]
    1a14:      	str	r0, [sp, #12]
    1a16:      	ldr	r0, [sp, #12]
    1a18:      	str	r0, [sp, #8]
    1a1a:      	b	#-2 <_itcm_block_count+0x1a1b>
    1a1c:      	ldr	r0, [sp, #8]
    1a1e:      	add	sp, #16
    1a20:      	bx	lr

00001a22 core::ops::function::FnOnce::call_once::hc76576e5883e948a:
    1a22:      	push	{r7, lr}
    1a24:      	sub	sp, #16
    1a26:      	str	r0, [sp, #8]
    1a28:      	str	r1, [sp, #12]
    1a2a:      	ldr	r0, [sp, #8]
    1a2c:      	ldr	r1, [sp, #12]
    1a2e:      	bl	#10
    1a32:      	str	r0, [sp]
    1a34:      	b	#-2 <_itcm_block_count+0x1a35>
    1a36:      	ldr	r0, [sp]
    1a38:      	add	sp, #16
    1a3a:      	pop	{r7, pc}

00001a3c core::cmp::impls::<impl core::cmp::Ord for u32>::cmp::hccc839c8ad4721f6:
    1a3c:      	sub	sp, #12
    1a3e:      	str	r0, [sp]
    1a40:      	str	r1, [sp, #4]
    1a42:      	ldr	r0, [sp]
    1a44:      	ldr	r0, [r0]
    1a46:      	ldr	r1, [sp, #4]
    1a48:      	ldr	r1, [r1]
    1a4a:      	cmp	r0, r1
    1a4c:      	blo	#14 <_itcm_block_count+0x1a5d>
    1a4e:      	b	#-2 <_itcm_block_count+0x1a4f>
    1a50:      	ldr	r0, [sp]
    1a52:      	ldr	r0, [r0]
    1a54:      	ldr	r1, [sp, #4]
    1a56:      	ldr	r1, [r1]
    1a58:      	cmp	r0, r1
    1a5a:      	beq	#16 <_itcm_block_count+0x1a6d>
    1a5c:      	b	#6 <_itcm_block_count+0x1a65>
    1a5e:      	movs	r0, #255
    1a60:      	strb.w	r0, [sp, #11]
    1a64:      	b	#16 <_itcm_block_count+0x1a77>
    1a66:      	movs	r0, #1
    1a68:      	strb.w	r0, [sp, #11]
    1a6c:      	b	#6 <_itcm_block_count+0x1a75>
    1a6e:      	movs	r0, #0
    1a70:      	strb.w	r0, [sp, #11]
    1a74:      	b	#-2 <_itcm_block_count+0x1a75>
    1a76:      	b	#-2 <_itcm_block_count+0x1a77>
    1a78:      	ldrb.w	r0, [sp, #11]
    1a7c:      	add	sp, #12
    1a7e:      	bx	lr

00001a80 imxrt_hal::ccm::pll3::pfd_gate_frac::h2056f35f6d52e3ee:
    1a80:      	push	{r7, lr}
    1a82:      	sub	sp, #24
    1a84:      	str	r0, [sp, #8]
    1a86:      	ldr	r0, [sp, #8]
    1a88:      	ldrb	r0, [r0]
    1a8a:      	lsls	r1, r0, #31
    1a8c:      	cmp	r1, #0
    1a8e:      	beq	#2 <_itcm_block_count+0x1a93>
    1a90:      	b	#-2 <_itcm_block_count+0x1a91>
    1a92:      	b	#8 <_itcm_block_count+0x1a9d>
    1a94:      	movs	r0, #0
    1a96:      	str	r0, [sp, #12]
    1a98:      	str	r0, [sp, #16]
    1a9a:      	b	#28 <_itcm_block_count+0x1ab9>
    1a9c:      	trap
    1a9e:      	ldr	r0, [sp, #8]
    1aa0:      	adds	r0, #1
    1aa2:      	str	r0, [sp, #20]
    1aa4:      	ldr	r0, [sp, #20]
    1aa6:      	ldrb	r0, [r0]
    1aa8:      	bl	#10466
    1aac:      	str	r0, [sp, #4]
    1aae:      	b	#-2 <_itcm_block_count+0x1aaf>
    1ab0:      	movs	r0, #1
    1ab2:      	str	r0, [sp, #12]
    1ab4:      	ldr	r0, [sp, #4]
    1ab6:      	str	r0, [sp, #16]
    1ab8:      	b	#-2 <_itcm_block_count+0x1ab9>
    1aba:      	ldr	r0, [sp, #12]
    1abc:      	ldr	r1, [sp, #16]
    1abe:      	add	sp, #24
    1ac0:      	pop	{r7, pc}

00001ac2 imxrt_hal::ccm::pll3::PFD::new::had2da7ece6954c2b:
    1ac2:      	bx	lr

00001ac4 imxrt_hal::ccm::pll3::PFD::set::he37c8641c7966dbb:
    1ac4:      	push	{r7, lr}
    1ac6:      	sub	sp, #176
    1ac8:      	str	r0, [sp, #112]
    1aca:      	str	r1, [sp, #116]
    1acc:      	mov	r0, r2
    1ace:      	str	r2, [sp, #108]
    1ad0:      	bl	#-84
    1ad4:      	str	r0, [sp, #104]
    1ad6:      	str	r1, [sp, #100]
    1ad8:      	b	#-2 <_itcm_block_count+0x1ad9>
    1ada:      	ldr	r0, [sp, #104]
    1adc:      	str	r0, [sp, #120]
    1ade:      	ldr	r1, [sp, #100]
    1ae0:      	str	r1, [sp, #124]
    1ae2:      	ldr	r2, [sp, #108]
    1ae4:      	adds	r0, r2, #2
    1ae6:      	bl	#-106
    1aea:      	str	r0, [sp, #96]
    1aec:      	str	r1, [sp, #92]
    1aee:      	b	#-2 <_itcm_block_count+0x1aef>
    1af0:      	ldr	r0, [sp, #96]
    1af2:      	str	r0, [sp, #128]
    1af4:      	ldr	r1, [sp, #92]
    1af6:      	str	r1, [sp, #132]
    1af8:      	ldr	r2, [sp, #108]
    1afa:      	adds	r0, r2, #4
    1afc:      	bl	#-128
    1b00:      	str	r0, [sp, #88]
    1b02:      	str	r1, [sp, #84]
    1b04:      	b	#-2 <_itcm_block_count+0x1b05>
    1b06:      	ldr	r0, [sp, #88]
    1b08:      	str	r0, [sp, #136]
    1b0a:      	ldr	r1, [sp, #84]
    1b0c:      	str	r1, [sp, #140]
    1b0e:      	ldr	r2, [sp, #108]
    1b10:      	adds	r0, r2, #6
    1b12:      	bl	#-150
    1b16:      	str	r0, [sp, #80]
    1b18:      	str	r1, [sp, #76]
    1b1a:      	b	#-2 <_itcm_block_count+0x1b1b>
    1b1c:      	ldr	r0, [sp, #80]
    1b1e:      	str	r0, [sp, #144]
    1b20:      	ldr	r1, [sp, #76]
    1b22:      	str	r1, [sp, #148]
    1b24:      	ldr	r2, [sp, #116]
    1b26:      	adds	r2, #4
    1b28:      	str	r2, [sp, #152]
    1b2a:      	ldr	r2, [sp, #152]
    1b2c:      	ldr	r2, [r2]
    1b2e:      	str	r2, [sp, #72]
    1b30:      	b	#-2 <_itcm_block_count+0x1b31>
    1b32:      	ldr	r0, [sp, #72]
    1b34:      	add.w	r1, r0, #244
    1b38:      	ldr	r2, [sp, #120]
    1b3a:      	lsls	r2, r2, #7
    1b3c:      	str	r1, [sp, #68]
    1b3e:      	str	r2, [sp, #64]
    1b40:      	b	#-2 <_itcm_block_count+0x1b41>
    1b42:      	ldr	r0, [sp, #64]
    1b44:      	and	r1, r0, #128
    1b48:      	ldr	r2, [sp, #128]
    1b4a:      	lsls	r2, r2, #15
    1b4c:      	str	r1, [sp, #60]
    1b4e:      	str	r2, [sp, #56]
    1b50:      	b	#-2 <_itcm_block_count+0x1b51>
    1b52:      	ldr	r0, [sp, #56]
    1b54:      	and	r1, r0, #32768
    1b58:      	ldr	r2, [sp, #60]
    1b5a:      	orrs	r1, r2
    1b5c:      	ldr	r3, [sp, #136]
    1b5e:      	lsls	r3, r3, #23
    1b60:      	str	r1, [sp, #52]
    1b62:      	str	r3, [sp, #48]
    1b64:      	b	#-2 <_itcm_block_count+0x1b65>
    1b66:      	ldr	r0, [sp, #48]
    1b68:      	and	r1, r0, #8388608
    1b6c:      	ldr	r2, [sp, #52]
    1b6e:      	orrs	r1, r2
    1b70:      	ldr	r3, [sp, #144]
    1b72:      	lsls	r3, r3, #31
    1b74:      	str	r1, [sp, #44]
    1b76:      	str	r3, [sp, #40]
    1b78:      	b	#-2 <_itcm_block_count+0x1b79>
    1b7a:      	ldr	r0, [sp, #40]
    1b7c:      	and	r1, r0, #2147483648
    1b80:      	ldr	r2, [sp, #44]
    1b82:      	orrs	r1, r2
    1b84:      	ldr	r3, [sp, #68]
    1b86:      	str	r3, [sp, #164]
    1b88:      	str	r1, [sp, #168]
    1b8a:      	ldr	r0, [sp, #164]
    1b8c:      	bl	#18148
    1b90:      	ldr	r1, [sp, #168]
    1b92:      	bl	#17546
    1b96:      	b	#-2 <_itcm_block_count+0x1b97>
    1b98:      	ldr	r0, [sp, #116]
    1b9a:      	adds	r0, #4
    1b9c:      	str	r0, [sp, #172]
    1b9e:      	ldr	r0, [sp, #172]
    1ba0:      	ldr	r0, [r0]
    1ba2:      	str	r0, [sp, #36]
    1ba4:      	b	#-2 <_itcm_block_count+0x1ba5>
    1ba6:      	ldr	r0, [sp, #36]
    1ba8:      	add.w	r1, r0, #240
    1bac:      	ldr	r2, [sp, #124]
    1bae:      	str	r1, [sp, #32]
    1bb0:      	str	r2, [sp, #28]
    1bb2:      	b	#-2 <_itcm_block_count+0x1bb3>
    1bb4:      	ldr	r0, [sp, #28]
    1bb6:      	and	r1, r0, #63
    1bba:      	ldr	r2, [sp, #132]
    1bbc:      	lsls	r2, r2, #8
    1bbe:      	str	r1, [sp, #24]
    1bc0:      	str	r2, [sp, #20]
    1bc2:      	b	#-2 <_itcm_block_count+0x1bc3>
    1bc4:      	ldr	r0, [sp, #20]
    1bc6:      	and	r1, r0, #16128
    1bca:      	ldr	r2, [sp, #24]
    1bcc:      	orrs	r1, r2
    1bce:      	ldr	r3, [sp, #140]
    1bd0:      	lsls	r3, r3, #16
    1bd2:      	str	r1, [sp, #16]
    1bd4:      	str	r3, [sp, #12]
    1bd6:      	b	#-2 <_itcm_block_count+0x1bd7>
    1bd8:      	ldr	r0, [sp, #12]
    1bda:      	and	r1, r0, #4128768
    1bde:      	ldr	r2, [sp, #16]
    1be0:      	orrs	r1, r2
    1be2:      	ldr	r3, [sp, #148]
    1be4:      	lsls	r3, r3, #24
    1be6:      	str	r1, [sp, #8]
    1be8:      	str	r3, [sp, #4]
    1bea:      	b	#-2 <_itcm_block_count+0x1beb>
    1bec:      	ldr	r0, [sp, #4]
    1bee:      	and	r1, r0, #1056964608
    1bf2:      	ldr	r2, [sp, #8]
    1bf4:      	orrs	r1, r2
    1bf6:      	ldr	r3, [sp, #32]
    1bf8:      	str	r3, [sp, #156]
    1bfa:      	str	r1, [sp, #160]
    1bfc:      	ldr	r0, [sp, #156]
    1bfe:      	bl	#18034
    1c02:      	ldr	r1, [sp, #160]
    1c04:      	bl	#17432
    1c08:      	b	#-2 <_itcm_block_count+0x1c09>
    1c0a:      	add	sp, #176
    1c0c:      	pop	{r7, pc}

00001c0e imxrt_hal::ccm::arm_clock::set_arm_clock::hfead661a50d9a927:
    1c0e:      	push	{r4, r5, r7, lr}
    1c10:      	sub.w	sp, sp, #1624
    1c14:      	str	r0, [sp, #512]
    1c16:      	str	r1, [sp, #516]
    1c18:      	str	r2, [sp, #520]
    1c1a:      	str	r3, [sp, #524]
    1c1c:      	ldr	r0, [sp, #512]
    1c1e:      	movw	r1, #41984
    1c22:      	movt	r1, #8056
    1c26:      	cmp	r0, r1
    1c28:      	bhi	#16 <_itcm_block_count+0x1c3b>
    1c2a:      	b	#-2 <_itcm_block_count+0x1c2b>
    1c2c:      	ldr	r0, [sp, #512]
    1c2e:      	movw	r1, #13825
    1c32:      	movt	r1, #366
    1c36:      	cmp	r0, r1
    1c38:      	blo	#16 <_itcm_block_count+0x1c4b>
    1c3a:      	b	#6 <_itcm_block_count+0x1c43>
    1c3c:      	movw	r0, #1250
    1c40:      	str	r0, [sp, #536]
    1c42:      	b	#16 <_itcm_block_count+0x1c55>
    1c44:      	movw	r0, #1150
    1c48:      	str	r0, [sp, #536]
    1c4a:      	b	#6 <_itcm_block_count+0x1c53>
    1c4c:      	movw	r0, #950
    1c50:      	str	r0, [sp, #536]
    1c52:      	b	#-2 <_itcm_block_count+0x1c53>
    1c54:      	b	#-2 <_itcm_block_count+0x1c55>
    1c56:      	ldr	r0, [sp, #516]
    1c58:      	str	r0, [sp, #984]
    1c5a:      	ldr	r0, [sp, #984]
    1c5c:      	ldr	r0, [r0]
    1c5e:      	str	r0, [sp, #508]
    1c60:      	b	#-2 <_itcm_block_count+0x1c61>
    1c62:      	ldr	r0, [sp, #508]
    1c64:      	add.w	r1, r0, #128
    1c68:      	ldr	r2, [sp, #516]
    1c6a:      	str	r2, [sp, #992]
    1c6c:      	ldr	r2, [sp, #992]
    1c6e:      	ldr	r2, [r2]
    1c70:      	str	r1, [sp, #504]
    1c72:      	str	r2, [sp, #500]
    1c74:      	b	#-2 <_itcm_block_count+0x1c75>
    1c76:      	ldr	r0, [sp, #500]
    1c78:      	add.w	r1, r0, #128
    1c7c:      	str	r1, [sp, #996]
    1c7e:      	ldr	r0, [sp, #996]
    1c80:      	bl	#17904
    1c84:      	bl	#17258
    1c88:      	str	r0, [sp, #496]
    1c8a:      	b	#-2 <_itcm_block_count+0x1c8b>
    1c8c:      	ldr	r0, [sp, #496]
    1c8e:      	orr	r1, r0, #192
    1c92:      	ldr	r2, [sp, #504]
    1c94:      	str	r2, [sp, #1000]
    1c96:      	str	r1, [sp, #1004]
    1c98:      	ldr	r0, [sp, #1000]
    1c9a:      	bl	#17878
    1c9e:      	ldr	r1, [sp, #1004]
    1ca0:      	bl	#17276
    1ca4:      	b	#-2 <_itcm_block_count+0x1ca5>
    1ca6:      	ldr	r0, [sp, #536]
    1ca8:      	str	r0, [sp, #1008]
    1caa:      	ldr	r0, [sp, #1008]
    1cac:      	sub.w	r1, r0, #800
    1cb0:      	cmp.w	r0, #800
    1cb4:      	str	r1, [sp, #492]
    1cb6:      	bhs	#24 <_itcm_block_count+0x1cd1>
    1cb8:      	b	#-2 <_itcm_block_count+0x1cb9>
    1cba:      	movw	r0, #640
    1cbe:      	movt	r0, #8192
    1cc2:      	movw	r2, #612
    1cc6:      	movt	r2, #8192
    1cca:      	movs	r1, #33
    1ccc:      	bl	#18414
    1cd0:      	trap
    1cd2:      	movw	r0, #34079
    1cd6:      	movt	r0, #20971
    1cda:      	ldr	r1, [sp, #492]
    1cdc:      	umull	r0, r2, r1, r0
    1ce0:      	ubfx	r2, r2, #3, #8
    1ce4:      	str	r2, [sp, #540]
    1ce6:      	b	#-2 <_itcm_block_count+0x1ce7>
    1ce8:      	ldr	r0, [sp, #524]
    1cea:      	str	r0, [sp, #1012]
    1cec:      	ldr	r0, [sp, #1012]
    1cee:      	ldr	r0, [r0]
    1cf0:      	str	r0, [sp, #488]
    1cf2:      	b	#-2 <_itcm_block_count+0x1cf3>
    1cf4:      	ldr	r0, [sp, #488]
    1cf6:      	add.w	r1, r0, #12
    1cfa:      	str	r1, [sp, #1016]
    1cfc:      	ldr	r0, [sp, #1016]
    1cfe:      	bl	#17778
    1d02:      	bl	#17132
    1d06:      	str	r0, [sp, #544]
    1d08:      	b	#-2 <_itcm_block_count+0x1d09>
    1d0a:      	ldr	r0, [sp, #544]
    1d0c:      	and	r0, r0, #31
    1d10:      	str	r0, [sp, #484]
    1d12:      	b	#-2 <_itcm_block_count+0x1d13>
    1d14:      	ldr	r0, [sp, #540]
    1d16:      	ldr	r1, [sp, #484]
    1d18:      	cmp	r1, r0
    1d1a:      	bhs.w	#396 <_itcm_block_count+0x1ea9>
    1d1e:      	b	#-2 <_itcm_block_count+0x1d1f>
    1d20:      	movs	r0, #4
    1d22:      	str	r0, [sp, #548]
    1d24:      	movw	r0, #684
    1d28:      	movt	r0, #8192
    1d2c:      	ldr	r1, [r0]
    1d2e:      	add	r0, sp, #548
    1d30:      	bl	#9768
    1d34:      	str	r0, [sp, #480]
    1d36:      	b	#60 <_itcm_block_count+0x1d75>
    1d38:      	movs	r0, #1
    1d3a:      	strb.w	r0, [sp, #555]
    1d3e:      	b	#40 <_itcm_block_count+0x1d69>
    1d40:      	movs	r0, #0
    1d42:      	strb.w	r0, [sp, #555]
    1d46:      	b	#32 <_itcm_block_count+0x1d69>
    1d48:      	movs	r0, #0
    1d4a:      	strb.w	r0, [sp, #1023]
    1d4e:      	ldrb.w	r1, [sp, #1023]
    1d52:      	movw	r0, #2692
    1d56:      	movt	r0, #8192
    1d5a:      	bl	#4924
    1d5e:      	str.w	r0, [sp, #1024]
    1d62:      	ldr.w	r0, [sp, #1024]
    1d66:      	str	r0, [sp, #556]
    1d68:      	b	#20 <_itcm_block_count+0x1d7f>
    1d6a:      	ldrb.w	r0, [sp, #555]
    1d6e:      	lsls	r0, r0, #31
    1d70:      	cmp	r0, #0
    1d72:      	bne	#32 <_itcm_block_count+0x1d95>
    1d74:      	b	#122 <_itcm_block_count+0x1df1>
    1d76:      	ldr	r0, [sp, #480]
    1d78:      	lsls	r1, r0, #31
    1d7a:      	cmp	r1, #0
    1d7c:      	bne	#-56 <_itcm_block_count+0x1d47>
    1d7e:      	b	#-66 <_itcm_block_count+0x1d3f>
    1d80:      	add	r0, sp, #548
    1d82:      	add	r1, sp, #556
    1d84:      	bl	#9684
    1d88:      	str	r0, [sp, #476]
    1d8a:      	b	#-2 <_itcm_block_count+0x1d8b>
    1d8c:      	ldr	r0, [sp, #476]
    1d8e:      	lsls	r1, r0, #31
    1d90:      	cmp	r1, #0
    1d92:      	bne	#-94 <_itcm_block_count+0x1d37>
    1d94:      	b	#-88 <_itcm_block_count+0x1d3f>
    1d96:      	movw	r0, #728
    1d9a:      	movt	r0, #8192
    1d9e:      	ldr	r1, [r0]
    1da0:      	add	r0, sp, #536
    1da2:      	str	r0, [sp, #592]
    1da4:      	ldr	r0, [sp, #592]
    1da6:      	str	r0, [sp, #596]
    1da8:      	ldr	r0, [sp, #596]
    1daa:      	movw	r2, #27817
    1dae:      	movt	r2, #0
    1db2:      	str	r1, [sp, #472]
    1db4:      	mov	r1, r2
    1db6:      	bl	#6628
    1dba:      	str	r0, [sp, #468]
    1dbc:      	str	r1, [sp, #464]
    1dbe:      	b	#-2 <_itcm_block_count+0x1dbf>
    1dc0:      	ldr	r0, [sp, #468]
    1dc2:      	str	r0, [sp, #584]
    1dc4:      	ldr	r1, [sp, #464]
    1dc6:      	str	r1, [sp, #588]
    1dc8:      	mov	r2, sp
    1dca:      	movs	r3, #1
    1dcc:      	str	r3, [r2]
    1dce:      	add	r0, sp, #560
    1dd0:      	movs	r2, #2
    1dd2:      	add	r3, sp, #584
    1dd4:      	ldr	r1, [sp, #472]
    1dd6:      	bl	#12442
    1dda:      	b	#-2 <_itcm_block_count+0x1ddb>
    1ddc:      	ldr	r1, [sp, #548]
    1dde:      	movw	r0, #788
    1de2:      	movt	r0, #8192
    1de6:      	ldr	r2, [r0]
    1de8:      	add	r0, sp, #560
    1dea:      	bl	#15296
    1dee:      	b	#-2 <_itcm_block_count+0x1def>
    1df0:      	b	#-2 <_itcm_block_count+0x1df1>
    1df2:      	ldr	r0, [sp, #524]
    1df4:      	str.w	r0, [sp, #1028]
    1df8:      	ldr.w	r0, [sp, #1028]
    1dfc:      	ldr	r0, [r0]
    1dfe:      	str	r0, [sp, #460]
    1e00:      	b	#-2 <_itcm_block_count+0x1e01>
    1e02:      	ldr	r0, [sp, #460]
    1e04:      	add.w	r1, r0, #12
    1e08:      	ldr	r2, [sp, #524]
    1e0a:      	str.w	r2, [sp, #1032]
    1e0e:      	ldr.w	r2, [sp, #1032]
    1e12:      	ldr	r2, [r2]
    1e14:      	str	r1, [sp, #456]
    1e16:      	str	r2, [sp, #452]
    1e18:      	b	#-2 <_itcm_block_count+0x1e19>
    1e1a:      	ldr	r0, [sp, #452]
    1e1c:      	add.w	r1, r0, #12
    1e20:      	str.w	r1, [sp, #1036]
    1e24:      	ldr.w	r0, [sp, #1036]
    1e28:      	bl	#17480
    1e2c:      	bl	#16834
    1e30:      	str	r0, [sp, #448]
    1e32:      	b	#-2 <_itcm_block_count+0x1e33>
    1e34:      	ldr	r0, [sp, #448]
    1e36:      	bic	r1, r0, #31
    1e3a:      	ldr	r2, [sp, #540]
    1e3c:      	str	r1, [sp, #444]
    1e3e:      	str	r2, [sp, #440]
    1e40:      	b	#-2 <_itcm_block_count+0x1e41>
    1e42:      	ldr	r0, [sp, #440]
    1e44:      	and	r1, r0, #31
    1e48:      	ldr	r2, [sp, #444]
    1e4a:      	orrs	r1, r2
    1e4c:      	ldr	r3, [sp, #456]
    1e4e:      	str.w	r3, [sp, #1040]
    1e52:      	str.w	r1, [sp, #1044]
    1e56:      	ldr.w	r0, [sp, #1040]
    1e5a:      	bl	#17430
    1e5e:      	ldr.w	r1, [sp, #1044]
    1e62:      	bl	#16826
    1e66:      	b	#-2 <_itcm_block_count+0x1e67>
    1e68:      	b	#-2 <_itcm_block_count+0x1e69>
    1e6a:      	ldr	r0, [sp, #524]
    1e6c:      	str.w	r0, [sp, #1048]
    1e70:      	ldr.w	r0, [sp, #1048]
    1e74:      	ldr	r0, [r0]
    1e76:      	str	r0, [sp, #436]
    1e78:      	b	#-2 <_itcm_block_count+0x1e79>
    1e7a:      	ldr	r0, [sp, #436]
    1e7c:      	str.w	r0, [sp, #1052]
    1e80:      	ldr.w	r0, [sp, #1052]
    1e84:      	bl	#17388
    1e88:      	bl	#16742
    1e8c:      	str	r0, [sp, #600]
    1e8e:      	b	#-2 <_itcm_block_count+0x1e8f>
    1e90:      	ldr	r0, [sp, #600]
    1e92:      	lsrs	r0, r0, #31
    1e94:      	str	r0, [sp, #432]
    1e96:      	b	#-2 <_itcm_block_count+0x1e97>
    1e98:      	ldr	r0, [sp, #432]
    1e9a:      	cmp	r0, #0
    1e9c:      	beq	#2 <_itcm_block_count+0x1ea1>
    1e9e:      	b	#-2 <_itcm_block_count+0x1e9f>
    1ea0:      	b	#6 <_itcm_block_count+0x1ea9>
    1ea2:      	bl	#4640
    1ea6:      	b	#-2 <_itcm_block_count+0x1ea7>
    1ea8:      	b	#-66 <_itcm_block_count+0x1e69>
    1eaa:      	ldr	r0, [sp, #516]
    1eac:      	ldr	r1, [sp, #520]
    1eae:      	str.w	r0, [sp, #1056]
    1eb2:      	str.w	r1, [sp, #1060]
    1eb6:      	ldr.w	r0, [sp, #1056]
    1eba:      	str.w	r0, [sp, #1280]
    1ebe:      	ldr.w	r0, [sp, #1280]
    1ec2:      	ldr	r0, [r0]
    1ec4:      	adds	r0, #20
    1ec6:      	str.w	r0, [sp, #1292]
    1eca:      	ldr.w	r0, [sp, #1292]
    1ece:      	bl	#17314
    1ed2:      	bl	#16668
    1ed6:      	str.w	r0, [sp, #1068]
    1eda:      	ldr.w	r0, [sp, #1068]
    1ede:      	ubfx	r0, r0, #25, #1
    1ee2:      	str.w	r0, [sp, #1064]
    1ee6:      	ldr.w	r0, [sp, #1064]
    1eea:      	cmp	r0, #0
    1eec:      	beq	#30 <_itcm_block_count+0x1f0d>
    1eee:      	b	#-2 <_itcm_block_count+0x1eef>
    1ef0:      	movs	r0, #4
    1ef2:      	str.w	r0, [sp, #1244]
    1ef6:      	movw	r1, #676
    1efa:      	movt	r1, #8192
    1efe:      	addw	r0, sp, #1244
    1f02:      	bl	#9302
    1f06:      	cmp	r0, #0
    1f08:      	bne.w	#1154 <_itcm_block_count+0x238d>
    1f0c:      	b	#1142 <_itcm_block_count+0x2385>
    1f0e:      	movs	r0, #4
    1f10:      	str.w	r0, [sp, #1072]
    1f14:      	movw	r1, #676
    1f18:      	movt	r1, #8192
    1f1c:      	add.w	r0, sp, #1072
    1f20:      	bl	#9272
    1f24:      	cmp	r0, #0
    1f26:      	bne	#16 <_itcm_block_count+0x1f39>
    1f28:      	b	#6 <_itcm_block_count+0x1f31>
    1f2a:      	movs	r0, #1
    1f2c:      	strb.w	r0, [sp, #1079]
    1f30:      	b	#58 <_itcm_block_count+0x1f6d>
    1f32:      	movs	r0, #0
    1f34:      	strb.w	r0, [sp, #1079]
    1f38:      	b	#50 <_itcm_block_count+0x1f6d>
    1f3a:      	movs	r0, #0
    1f3c:      	strb.w	r0, [sp, #1299]
    1f40:      	ldrb.w	r1, [sp, #1299]
    1f44:      	movw	r0, #2692
    1f48:      	movt	r0, #8192
    1f4c:      	bl	#4426
    1f50:      	str.w	r0, [sp, #1300]
    1f54:      	ldr.w	r0, [sp, #1300]
    1f58:      	str.w	r0, [sp, #1080]
    1f5c:      	add.w	r0, sp, #1072
    1f60:      	add.w	r1, sp, #1080
    1f64:      	bl	#9204
    1f68:      	cmp	r0, #0
    1f6a:      	bne	#-68 <_itcm_block_count+0x1f29>
    1f6c:      	b	#-62 <_itcm_block_count+0x1f31>
    1f6e:      	ldrb.w	r0, [sp, #1079]
    1f72:      	lsls	r0, r0, #31
    1f74:      	cmp	r0, #0
    1f76:      	beq	#54 <_itcm_block_count+0x1faf>
    1f78:      	b	#-2 <_itcm_block_count+0x1f79>
    1f7a:      	mov	r0, sp
    1f7c:      	movs	r1, #0
    1f7e:      	str	r1, [r0]
    1f80:      	movw	r1, #1464
    1f84:      	movt	r1, #8192
    1f88:      	movw	r3, #1472
    1f8c:      	movt	r3, #8192
    1f90:      	addw	r0, sp, #1084
    1f94:      	movs	r2, #1
    1f96:      	str	r0, [sp, #428]
    1f98:      	bl	#11992
    1f9c:      	ldr.w	r1, [sp, #1072]
    1fa0:      	movw	r2, #1472
    1fa4:      	movt	r2, #8192
    1fa8:      	ldr	r0, [sp, #428]
    1faa:      	bl	#14848
    1fae:      	b	#-2 <_itcm_block_count+0x1faf>
    1fb0:      	ldr.w	r0, [sp, #1060]
    1fb4:      	str.w	r0, [sp, #1304]
    1fb8:      	ldr.w	r0, [sp, #1304]
    1fbc:      	ldr	r0, [r0]
    1fbe:      	adds	r0, #16
    1fc0:      	str.w	r0, [sp, #1308]
    1fc4:      	ldr.w	r0, [sp, #1308]
    1fc8:      	bl	#17064
    1fcc:      	bl	#16418
    1fd0:      	str.w	r0, [sp, #1140]
    1fd4:      	ldr.w	r0, [sp, #1140]
    1fd8:      	ubfx	r1, r0, #13, #1
    1fdc:      	ubfx	r2, r0, #6, #1
    1fe0:      	ubfx	r3, r0, #12, #1
    1fe4:      	lsrs	r0, r0, #31
    1fe6:      	str.w	r1, [sp, #1124]
    1fea:      	str.w	r2, [sp, #1128]
    1fee:      	str.w	r3, [sp, #1132]
    1ff2:      	str.w	r0, [sp, #1136]
    1ff6:      	ldr.w	r0, [sp, #1124]
    1ffa:      	str.w	r0, [sp, #1108]
    1ffe:      	ldr.w	r0, [sp, #1128]
    2002:      	str.w	r0, [sp, #1112]
    2006:      	ldr.w	r0, [sp, #1132]
    200a:      	str.w	r0, [sp, #1116]
    200e:      	ldr.w	r0, [sp, #1136]
    2012:      	str.w	r0, [sp, #1120]
    2016:      	ldr.w	r0, [sp, #1108]
    201a:      	cmp	r0, #0
    201c:      	bne	#92 <_itcm_block_count+0x207b>
    201e:      	b	#82 <_itcm_block_count+0x2073>
    2020:      	movs	r0, #1
    2022:      	strb.w	r0, [sp, #1161]
    2026:      	b	#16 <_itcm_block_count+0x2039>
    2028:      	movs	r0, #0
    202a:      	strb.w	r0, [sp, #1161]
    202e:      	b	#8 <_itcm_block_count+0x2039>
    2030:      	ldr.w	r0, [sp, #1120]
    2034:      	cmp	r0, #0
    2036:      	bne	#-26 <_itcm_block_count+0x201f>
    2038:      	b	#-20 <_itcm_block_count+0x2027>
    203a:      	ldrb.w	r0, [sp, #1161]
    203e:      	lsls	r0, r0, #31
    2040:      	cmp	r0, #0
    2042:      	bne	#104 <_itcm_block_count+0x20ad>
    2044:      	b	#74 <_itcm_block_count+0x2091>
    2046:      	movs	r0, #1
    2048:      	strb.w	r0, [sp, #1162]
    204c:      	b	#16 <_itcm_block_count+0x205f>
    204e:      	movs	r0, #0
    2050:      	strb.w	r0, [sp, #1162]
    2054:      	b	#8 <_itcm_block_count+0x205f>
    2056:      	ldr.w	r0, [sp, #1116]
    205a:      	cmp	r0, #0
    205c:      	bne	#-26 <_itcm_block_count+0x2045>
    205e:      	b	#-20 <_itcm_block_count+0x204d>
    2060:      	ldrb.w	r0, [sp, #1162]
    2064:      	lsls	r0, r0, #31
    2066:      	cmp	r0, #0
    2068:      	bne	#-60 <_itcm_block_count+0x202f>
    206a:      	b	#-70 <_itcm_block_count+0x2027>
    206c:      	movs	r0, #1
    206e:      	strb.w	r0, [sp, #1163]
    2072:      	b	#16 <_itcm_block_count+0x2085>
    2074:      	movs	r0, #0
    2076:      	strb.w	r0, [sp, #1163]
    207a:      	b	#8 <_itcm_block_count+0x2085>
    207c:      	ldr.w	r0, [sp, #1112]
    2080:      	cmp	r0, #0
    2082:      	bne	#-26 <_itcm_block_count+0x206b>
    2084:      	b	#-20 <_itcm_block_count+0x2073>
    2086:      	ldrb.w	r0, [sp, #1163]
    208a:      	lsls	r0, r0, #31
    208c:      	cmp	r0, #0
    208e:      	bne	#-60 <_itcm_block_count+0x2055>
    2090:      	b	#-70 <_itcm_block_count+0x204d>
    2092:      	movs	r0, #4
    2094:      	str.w	r0, [sp, #1200]
    2098:      	movw	r1, #676
    209c:      	movt	r1, #8192
    20a0:      	add.w	r0, sp, #1200
    20a4:      	bl	#8884
    20a8:      	cmp	r0, #0
    20aa:      	bne	#192 <_itcm_block_count+0x216d>
    20ac:      	b	#182 <_itcm_block_count+0x2165>
    20ae:      	movs	r0, #4
    20b0:      	str.w	r0, [sp, #1164]
    20b4:      	movw	r1, #676
    20b8:      	movt	r1, #8192
    20bc:      	addw	r0, sp, #1164
    20c0:      	bl	#8856
    20c4:      	cmp	r0, #0
    20c6:      	bne	#16 <_itcm_block_count+0x20d9>
    20c8:      	b	#6 <_itcm_block_count+0x20d1>
    20ca:      	movs	r0, #1
    20cc:      	strb.w	r0, [sp, #1171]
    20d0:      	b	#58 <_itcm_block_count+0x210d>
    20d2:      	movs	r0, #0
    20d4:      	strb.w	r0, [sp, #1171]
    20d8:      	b	#50 <_itcm_block_count+0x210d>
    20da:      	movs	r0, #0
    20dc:      	strb.w	r0, [sp, #1315]
    20e0:      	ldrb.w	r1, [sp, #1315]
    20e4:      	movw	r0, #2692
    20e8:      	movt	r0, #8192
    20ec:      	bl	#4010
    20f0:      	str.w	r0, [sp, #1316]
    20f4:      	ldr.w	r0, [sp, #1316]
    20f8:      	str.w	r0, [sp, #1172]
    20fc:      	addw	r0, sp, #1164
    2100:      	addw	r1, sp, #1172
    2104:      	bl	#8788
    2108:      	cmp	r0, #0
    210a:      	bne	#-68 <_itcm_block_count+0x20c9>
    210c:      	b	#-62 <_itcm_block_count+0x20d1>
    210e:      	ldrb.w	r0, [sp, #1171]
    2112:      	lsls	r0, r0, #31
    2114:      	cmp	r0, #0
    2116:      	beq	#54 <_itcm_block_count+0x214f>
    2118:      	b	#-2 <_itcm_block_count+0x2119>
    211a:      	mov	r0, sp
    211c:      	movs	r1, #0
    211e:      	str	r1, [r0]
    2120:      	movw	r1, #1540
    2124:      	movt	r1, #8192
    2128:      	movw	r3, #1472
    212c:      	movt	r3, #8192
    2130:      	add.w	r0, sp, #1176
    2134:      	movs	r2, #1
    2136:      	str	r0, [sp, #424]
    2138:      	bl	#11576
    213c:      	ldr.w	r1, [sp, #1164]
    2140:      	movw	r2, #1548
    2144:      	movt	r2, #8192
    2148:      	ldr	r0, [sp, #424]
    214a:      	bl	#14432
    214e:      	b	#-2 <_itcm_block_count+0x214f>
    2150:      	movs	r0, #0
    2152:      	str.w	r0, [sp, #1152]
    2156:      	movs	r0, #3
    2158:      	str.w	r0, [sp, #1156]
    215c:      	b	#146 <_itcm_block_count+0x21f1>
    215e:      	movs	r0, #1
    2160:      	strb.w	r0, [sp, #1207]
    2164:      	b	#58 <_itcm_block_count+0x21a1>
    2166:      	movs	r0, #0
    2168:      	strb.w	r0, [sp, #1207]
    216c:      	b	#50 <_itcm_block_count+0x21a1>
    216e:      	movs	r0, #0
    2170:      	strb.w	r0, [sp, #1323]
    2174:      	ldrb.w	r1, [sp, #1323]
    2178:      	movw	r0, #2692
    217c:      	movt	r0, #8192
    2180:      	bl	#3862
    2184:      	str.w	r0, [sp, #1324]
    2188:      	ldr.w	r0, [sp, #1324]
    218c:      	str.w	r0, [sp, #1208]
    2190:      	add.w	r0, sp, #1200
    2194:      	add.w	r1, sp, #1208
    2198:      	bl	#8640
    219c:      	cmp	r0, #0
    219e:      	bne	#-68 <_itcm_block_count+0x215d>
    21a0:      	b	#-62 <_itcm_block_count+0x2165>
    21a2:      	ldrb.w	r0, [sp, #1207]
    21a6:      	lsls	r0, r0, #31
    21a8:      	cmp	r0, #0
    21aa:      	beq	#54 <_itcm_block_count+0x21e3>
    21ac:      	b	#-2 <_itcm_block_count+0x21ad>
    21ae:      	mov	r0, sp
    21b0:      	movs	r1, #0
    21b2:      	str	r1, [r0]
    21b4:      	movw	r1, #1616
    21b8:      	movt	r1, #8192
    21bc:      	movw	r3, #1472
    21c0:      	movt	r3, #8192
    21c4:      	addw	r0, sp, #1212
    21c8:      	movs	r2, #1
    21ca:      	str	r0, [sp, #420]
    21cc:      	bl	#11428
    21d0:      	ldr.w	r1, [sp, #1200]
    21d4:      	movw	r2, #1624
    21d8:      	movt	r2, #8192
    21dc:      	ldr	r0, [sp, #420]
    21de:      	bl	#14284
    21e2:      	b	#-2 <_itcm_block_count+0x21e3>
    21e4:      	movs	r0, #1
    21e6:      	str.w	r0, [sp, #1152]
    21ea:      	movs	r0, #0
    21ec:      	str.w	r0, [sp, #1156]
    21f0:      	b	#-2 <_itcm_block_count+0x21f1>
    21f2:      	ldr.w	r0, [sp, #1152]
    21f6:      	str.w	r0, [sp, #1144]
    21fa:      	ldr.w	r0, [sp, #1156]
    21fe:      	str.w	r0, [sp, #1148]
    2202:      	ldr.w	r0, [sp, #1056]
    2206:      	str.w	r0, [sp, #1328]
    220a:      	ldr.w	r0, [sp, #1328]
    220e:      	ldr	r0, [r0]
    2210:      	adds	r0, #20
    2212:      	ldr.w	r1, [sp, #1056]
    2216:      	str.w	r1, [sp, #1332]
    221a:      	ldr.w	r1, [sp, #1332]
    221e:      	ldr	r1, [r1]
    2220:      	adds	r1, #20
    2222:      	str.w	r1, [sp, #1340]
    2226:      	ldr.w	r1, [sp, #1340]
    222a:      	str	r0, [sp, #416]
    222c:      	mov	r0, r1
    222e:      	bl	#16450
    2232:      	bl	#15804
    2236:      	ldr.w	r1, [sp, #1148]
    223a:      	bfi	r0, r1, #27, #3
    223e:      	ldr	r1, [sp, #416]
    2240:      	str.w	r1, [sp, #1344]
    2244:      	str.w	r0, [sp, #1348]
    2248:      	ldr.w	r0, [sp, #1344]
    224c:      	bl	#16420
    2250:      	ldr.w	r1, [sp, #1348]
    2254:      	bl	#15816
    2258:      	ldr.w	r0, [sp, #1056]
    225c:      	str.w	r0, [sp, #1352]
    2260:      	ldr.w	r0, [sp, #1352]
    2264:      	ldr	r0, [r0]
    2266:      	adds	r0, #24
    2268:      	ldr.w	r1, [sp, #1056]
    226c:      	str.w	r1, [sp, #1356]
    2270:      	ldr.w	r1, [sp, #1356]
    2274:      	ldr	r1, [r1]
    2276:      	adds	r1, #24
    2278:      	str.w	r1, [sp, #1360]
    227c:      	ldr.w	r1, [sp, #1360]
    2280:      	str	r0, [sp, #412]
    2282:      	mov	r0, r1
    2284:      	bl	#16364
    2288:      	bl	#15718
    228c:      	ldr.w	r1, [sp, #1144]
    2290:      	bfi	r0, r1, #12, #2
    2294:      	ldr	r1, [sp, #412]
    2296:      	str.w	r1, [sp, #1364]
    229a:      	str.w	r0, [sp, #1368]
    229e:      	ldr.w	r0, [sp, #1364]
    22a2:      	bl	#16334
    22a6:      	ldr.w	r1, [sp, #1368]
    22aa:      	bl	#15730
    22ae:      	b	#-2 <_itcm_block_count+0x22af>
    22b0:      	ldr.w	r0, [sp, #1056]
    22b4:      	str.w	r0, [sp, #1372]
    22b8:      	ldr.w	r0, [sp, #1372]
    22bc:      	ldr	r0, [r0]
    22be:      	adds	r0, #72
    22c0:      	str.w	r0, [sp, #1376]
    22c4:      	ldr.w	r0, [sp, #1376]
    22c8:      	bl	#16296
    22cc:      	bl	#15650
    22d0:      	str.w	r0, [sp, #1236]
    22d4:      	ldr.w	r0, [sp, #1236]
    22d8:      	and	r0, r0, #8
    22dc:      	movs	r1, #0
    22de:      	cmp.w	r1, r0, lsr #3
    22e2:      	bne	#84 <_itcm_block_count+0x2339>
    22e4:      	b	#-2 <_itcm_block_count+0x22e5>
    22e6:      	ldr.w	r0, [sp, #1056]
    22ea:      	str.w	r0, [sp, #1380]
    22ee:      	ldr.w	r0, [sp, #1380]
    22f2:      	ldr	r0, [r0]
    22f4:      	adds	r0, #20
    22f6:      	ldr.w	r1, [sp, #1056]
    22fa:      	str.w	r1, [sp, #1384]
    22fe:      	ldr.w	r1, [sp, #1384]
    2302:      	ldr	r1, [r1]
    2304:      	adds	r1, #20
    2306:      	str.w	r1, [sp, #1388]
    230a:      	ldr.w	r1, [sp, #1388]
    230e:      	str	r0, [sp, #408]
    2310:      	mov	r0, r1
    2312:      	bl	#16222
    2316:      	bl	#15576
    231a:      	orr	r0, r0, #33554432
    231e:      	ldr	r1, [sp, #408]
    2320:      	str.w	r1, [sp, #1392]
    2324:      	str.w	r0, [sp, #1396]
    2328:      	ldr.w	r0, [sp, #1392]
    232c:      	bl	#16196
    2330:      	ldr.w	r1, [sp, #1396]
    2334:      	bl	#15592
    2338:      	b	#4 <_itcm_block_count+0x233f>
    233a:      	bl	#3464
    233e:      	b	#-146 <_itcm_block_count+0x22af>
    2340:      	ldr.w	r0, [sp, #1056]
    2344:      	str.w	r0, [sp, #1400]
    2348:      	ldr.w	r0, [sp, #1400]
    234c:      	ldr	r0, [r0]
    234e:      	adds	r0, #72
    2350:      	str.w	r0, [sp, #1336]
    2354:      	ldr.w	r0, [sp, #1336]
    2358:      	bl	#16152
    235c:      	bl	#15506
    2360:      	str.w	r0, [sp, #1240]
    2364:      	ldr.w	r0, [sp, #1240]
    2368:      	and	r0, r0, #32
    236c:      	movs	r1, #0
    236e:      	cmp.w	r1, r0, lsr #5
    2372:      	bne	#2 <_itcm_block_count+0x2377>
    2374:      	b	#-2 <_itcm_block_count+0x2375>
    2376:      	b	#140 <_itcm_block_count+0x2405>
    2378:      	bl	#3402
    237c:      	b	#-64 <_itcm_block_count+0x233f>
    237e:      	movs	r0, #1
    2380:      	strb.w	r0, [sp, #1251]
    2384:      	b	#58 <_itcm_block_count+0x23c1>
    2386:      	movs	r0, #0
    2388:      	strb.w	r0, [sp, #1251]
    238c:      	b	#50 <_itcm_block_count+0x23c1>
    238e:      	movs	r0, #0
    2390:      	strb.w	r0, [sp, #1287]
    2394:      	ldrb.w	r1, [sp, #1287]
    2398:      	movw	r0, #2692
    239c:      	movt	r0, #8192
    23a0:      	bl	#3318
    23a4:      	str.w	r0, [sp, #1288]
    23a8:      	ldr.w	r0, [sp, #1288]
    23ac:      	str.w	r0, [sp, #1252]
    23b0:      	addw	r0, sp, #1244
    23b4:      	addw	r1, sp, #1252
    23b8:      	bl	#8096
    23bc:      	cmp	r0, #0
    23be:      	bne	#-68 <_itcm_block_count+0x237d>
    23c0:      	b	#-62 <_itcm_block_count+0x2385>
    23c2:      	ldrb.w	r0, [sp, #1251]
    23c6:      	lsls	r0, r0, #31
    23c8:      	cmp	r0, #0
    23ca:      	beq	#54 <_itcm_block_count+0x2403>
    23cc:      	b	#-2 <_itcm_block_count+0x23cd>
    23ce:      	mov	r0, sp
    23d0:      	movs	r1, #0
    23d2:      	str	r1, [r0]
    23d4:      	movw	r1, #1688
    23d8:      	movt	r1, #8192
    23dc:      	movw	r3, #1472
    23e0:      	movt	r3, #8192
    23e4:      	add.w	r0, sp, #1256
    23e8:      	movs	r2, #1
    23ea:      	str	r0, [sp, #404]
    23ec:      	bl	#10884
    23f0:      	ldr.w	r1, [sp, #1244]
    23f4:      	movw	r2, #1696
    23f8:      	movt	r2, #8192
    23fc:      	ldr	r0, [sp, #404]
    23fe:      	bl	#13740
    2402:      	b	#-2 <_itcm_block_count+0x2403>
    2404:      	b	#-2 <_itcm_block_count+0x2405>
    2406:      	b	#-2 <_itcm_block_count+0x2407>
    2408:      	movs	r0, #1
    240a:      	str	r0, [sp, #612]
    240c:      	str	r0, [sp, #616]
    240e:      	ldr	r0, [sp, #612]
    2410:      	str	r0, [sp, #604]
    2412:      	ldr	r0, [sp, #616]
    2414:      	str	r0, [sp, #608]
    2416:      	b	#-2 <_itcm_block_count+0x2417>
    2418:      	ldr	r0, [sp, #512]
    241a:      	ldr	r1, [sp, #604]
    241c:      	umull	r0, r1, r0, r1
    2420:      	cmp	r1, #0
    2422:      	str	r0, [sp, #400]
    2424:      	bne.w	#2802 <_itcm_block_count+0x2f19>
    2428:      	b	#-2 <_itcm_block_count+0x2429>
    242a:      	ldr	r0, [sp, #608]
    242c:      	ldr	r1, [sp, #400]
    242e:      	umull	r0, r2, r1, r0
    2432:      	cmp	r2, #0
    2434:      	str	r0, [sp, #396]
    2436:      	bne.w	#2808 <_itcm_block_count+0x2f31>
    243a:      	b	#-2 <_itcm_block_count+0x243b>
    243c:      	movw	r0, #45567
    2440:      	movt	r0, #9887
    2444:      	ldr	r1, [sp, #396]
    2446:      	cmp	r1, r0
    2448:      	bhi	#66 <_itcm_block_count+0x248d>
    244a:      	b	#-2 <_itcm_block_count+0x244b>
    244c:      	ldr	r0, [sp, #604]
    244e:      	cmp	r0, #8
    2450:      	blo	#8 <_itcm_block_count+0x245b>
    2452:      	b	#-2 <_itcm_block_count+0x2453>
    2454:      	ldr	r0, [sp, #608]
    2456:      	cmp	r0, #5
    2458:      	blo	#24 <_itcm_block_count+0x2473>
    245a:      	b	#20 <_itcm_block_count+0x2471>
    245c:      	ldr	r0, [sp, #604]
    245e:      	adds	r1, r0, #1
    2460:      	mov	r2, r1
    2462:      	cmp	r1, r0
    2464:      	str	r2, [sp, #392]
    2466:      	blo.w	#2784 <_itcm_block_count+0x2f49>
    246a:      	b	#-2 <_itcm_block_count+0x246b>
    246c:      	ldr	r0, [sp, #392]
    246e:      	str	r0, [sp, #604]
    2470:      	b	#44 <_itcm_block_count+0x249f>
    2472:      	b	#24 <_itcm_block_count+0x248d>
    2474:      	ldr	r0, [sp, #608]
    2476:      	adds	r1, r0, #1
    2478:      	mov	r2, r1
    247a:      	cmp	r1, r0
    247c:      	str	r2, [sp, #388]
    247e:      	blo.w	#2784 <_itcm_block_count+0x2f61>
    2482:      	b	#-2 <_itcm_block_count+0x2483>
    2484:      	ldr	r0, [sp, #388]
    2486:      	str	r0, [sp, #608]
    2488:      	movs	r1, #1
    248a:      	str	r1, [sp, #604]
    248c:      	b	#16 <_itcm_block_count+0x249f>
    248e:      	ldr	r0, [sp, #512]
    2490:      	ldr	r1, [sp, #604]
    2492:      	umull	r0, r1, r0, r1
    2496:      	cmp	r1, #0
    2498:      	str	r0, [sp, #384]
    249a:      	bne.w	#2780 <_itcm_block_count+0x2f79>
    249e:      	b	#0 <_itcm_block_count+0x24a1>
    24a0:      	b	#-140 <_itcm_block_count+0x2417>
    24a2:      	ldr	r0, [sp, #608]
    24a4:      	ldr	r1, [sp, #384]
    24a6:      	umull	r0, r2, r1, r0
    24aa:      	cmp	r2, #0
    24ac:      	str	r0, [sp, #380]
    24ae:      	bne.w	#2784 <_itcm_block_count+0x2f91>
    24b2:      	b	#-2 <_itcm_block_count+0x24b3>
    24b4:      	movw	r0, #36224
    24b8:      	movt	r0, #91
    24bc:      	ldr	r1, [sp, #380]
    24be:      	add	r0, r1
    24c0:      	mov	r2, r0
    24c2:      	cmp	r0, r1
    24c4:      	str	r2, [sp, #376]
    24c6:      	blo.w	#2784 <_itcm_block_count+0x2fa9>
    24ca:      	b	#-2 <_itcm_block_count+0x24cb>
    24cc:      	movw	r0, #40833
    24d0:      	movt	r0, #5726
    24d4:      	ldr	r1, [sp, #376]
    24d6:      	umull	r0, r2, r1, r0
    24da:      	lsrs	r2, r2, #20
    24dc:      	str	r2, [sp, #620]
    24de:      	ldr	r2, [sp, #620]
    24e0:      	movs	r1, #108
    24e2:      	str	r0, [sp, #372]
    24e4:      	mov	r0, r2
    24e6:      	bl	#8002
    24ea:      	str	r0, [sp, #368]
    24ec:      	b	#-2 <_itcm_block_count+0x24ed>
    24ee:      	movs	r1, #54
    24f0:      	ldr	r0, [sp, #368]
    24f2:      	bl	#7964
    24f6:      	str	r0, [sp, #624]
    24f8:      	b	#-2 <_itcm_block_count+0x24f9>
    24fa:      	movs	r0, #4
    24fc:      	str	r0, [sp, #628]
    24fe:      	movw	r0, #684
    2502:      	movt	r0, #8192
    2506:      	ldr	r1, [r0]
    2508:      	add	r0, sp, #628
    250a:      	bl	#7758
    250e:      	str	r0, [sp, #364]
    2510:      	b	#60 <_itcm_block_count+0x254f>
    2512:      	movs	r0, #1
    2514:      	strb.w	r0, [sp, #635]
    2518:      	b	#40 <_itcm_block_count+0x2543>
    251a:      	movs	r0, #0
    251c:      	strb.w	r0, [sp, #635]
    2520:      	b	#32 <_itcm_block_count+0x2543>
    2522:      	movs	r0, #0
    2524:      	strb.w	r0, [sp, #1407]
    2528:      	ldrb.w	r1, [sp, #1407]
    252c:      	movw	r0, #2692
    2530:      	movt	r0, #8192
    2534:      	bl	#2914
    2538:      	str.w	r0, [sp, #1408]
    253c:      	ldr.w	r0, [sp, #1408]
    2540:      	str	r0, [sp, #636]
    2542:      	b	#20 <_itcm_block_count+0x2559>
    2544:      	ldrb.w	r0, [sp, #635]
    2548:      	lsls	r0, r0, #31
    254a:      	cmp	r0, #0
    254c:      	bne	#32 <_itcm_block_count+0x256f>
    254e:      	b	#202 <_itcm_block_count+0x261b>
    2550:      	ldr	r0, [sp, #364]
    2552:      	lsls	r1, r0, #31
    2554:      	cmp	r1, #0
    2556:      	bne	#-56 <_itcm_block_count+0x2521>
    2558:      	b	#-66 <_itcm_block_count+0x2519>
    255a:      	add	r0, sp, #628
    255c:      	add	r1, sp, #636
    255e:      	bl	#7674
    2562:      	str	r0, [sp, #360]
    2564:      	b	#-2 <_itcm_block_count+0x2565>
    2566:      	ldr	r0, [sp, #360]
    2568:      	lsls	r1, r0, #31
    256a:      	cmp	r1, #0
    256c:      	bne	#-94 <_itcm_block_count+0x2511>
    256e:      	b	#-88 <_itcm_block_count+0x2519>
    2570:      	movw	r0, #1004
    2574:      	movt	r0, #8192
    2578:      	ldr	r1, [r0]
    257a:      	add	r0, sp, #624
    257c:      	str	r0, [sp, #688]
    257e:      	add	r0, sp, #604
    2580:      	str	r0, [sp, #692]
    2582:      	add	r0, sp, #608
    2584:      	str	r0, [sp, #696]
    2586:      	ldr	r0, [sp, #688]
    2588:      	str	r0, [sp, #700]
    258a:      	ldr	r0, [sp, #692]
    258c:      	str	r0, [sp, #704]
    258e:      	ldr	r0, [sp, #696]
    2590:      	str	r0, [sp, #708]
    2592:      	ldr	r0, [sp, #700]
    2594:      	movw	r2, #27817
    2598:      	movt	r2, #0
    259c:      	str	r1, [sp, #356]
    259e:      	mov	r1, r2
    25a0:      	bl	#4602
    25a4:      	str	r0, [sp, #352]
    25a6:      	str	r1, [sp, #348]
    25a8:      	b	#-2 <_itcm_block_count+0x25a9>
    25aa:      	ldr	r0, [sp, #704]
    25ac:      	movw	r1, #27817
    25b0:      	movt	r1, #0
    25b4:      	bl	#4582
    25b8:      	str	r0, [sp, #344]
    25ba:      	str	r1, [sp, #340]
    25bc:      	b	#-2 <_itcm_block_count+0x25bd>
    25be:      	ldr	r0, [sp, #708]
    25c0:      	movw	r1, #27817
    25c4:      	movt	r1, #0
    25c8:      	bl	#4562
    25cc:      	str	r0, [sp, #336]
    25ce:      	str	r1, [sp, #332]
    25d0:      	b	#-2 <_itcm_block_count+0x25d1>
    25d2:      	ldr	r0, [sp, #352]
    25d4:      	str	r0, [sp, #664]
    25d6:      	ldr	r1, [sp, #348]
    25d8:      	str	r1, [sp, #668]
    25da:      	ldr	r2, [sp, #344]
    25dc:      	str	r2, [sp, #672]
    25de:      	ldr	r3, [sp, #340]
    25e0:      	str	r3, [sp, #676]
    25e2:      	ldr.w	r12, [sp, #336]
    25e6:      	str.w	r12, [sp, #680]
    25ea:      	ldr.w	lr, [sp, #332]
    25ee:      	str.w	lr, [sp, #684]
    25f2:      	mov	r4, sp
    25f4:      	movs	r5, #3
    25f6:      	str	r5, [r4]
    25f8:      	add	r0, sp, #640
    25fa:      	add	r3, sp, #664
    25fc:      	ldr	r1, [sp, #356]
    25fe:      	mov	r2, r5
    2600:      	bl	#10352
    2604:      	b	#-2 <_itcm_block_count+0x2605>
    2606:      	ldr	r1, [sp, #628]
    2608:      	movw	r0, #1036
    260c:      	movt	r0, #8192
    2610:      	ldr	r2, [r0]
    2612:      	add	r0, sp, #640
    2614:      	bl	#13206
    2618:      	b	#-2 <_itcm_block_count+0x2619>
    261a:      	b	#-2 <_itcm_block_count+0x261b>
    261c:      	ldr	r0, [sp, #624]
    261e:      	movw	r1, #6912
    2622:      	movt	r1, #183
    2626:      	umull	r0, r1, r0, r1
    262a:      	cmp	r1, #0
    262c:      	str	r0, [sp, #328]
    262e:      	bne.w	#2448 <_itcm_block_count+0x2fc1>
    2632:      	b	#-2 <_itcm_block_count+0x2633>
    2634:      	ldr	r0, [sp, #604]
    2636:      	cmp	r0, #0
    2638:      	str	r0, [sp, #324]
    263a:      	beq.w	#2460 <_itcm_block_count+0x2fd9>
    263e:      	b	#-2 <_itcm_block_count+0x263f>
    2640:      	ldr	r0, [sp, #328]
    2642:      	ldr	r1, [sp, #324]
    2644:      	udiv	r2, r0, r1
    2648:      	ldr	r3, [sp, #608]
    264a:      	cmp	r3, #0
    264c:      	str	r2, [sp, #320]
    264e:      	str	r3, [sp, #316]
    2650:      	beq.w	#2462 <_itcm_block_count+0x2ff1>
    2654:      	b	#-2 <_itcm_block_count+0x2655>
    2656:      	ldr	r0, [sp, #320]
    2658:      	ldr	r1, [sp, #316]
    265a:      	udiv	r2, r0, r1
    265e:      	str	r2, [sp, #512]
    2660:      	ldr	r2, [sp, #520]
    2662:      	str.w	r2, [sp, #1412]
    2666:      	ldr.w	r2, [sp, #1412]
    266a:      	ldr	r2, [r2]
    266c:      	str	r2, [sp, #312]
    266e:      	b	#-2 <_itcm_block_count+0x266f>
    2670:      	ldr	r0, [sp, #312]
    2672:      	str.w	r0, [sp, #1416]
    2676:      	ldr.w	r0, [sp, #1416]
    267a:      	bl	#15350
    267e:      	bl	#14704
    2682:      	str	r0, [sp, #712]
    2684:      	b	#-2 <_itcm_block_count+0x2685>
    2686:      	movs	r0, #4
    2688:      	str	r0, [sp, #716]
    268a:      	movw	r0, #684
    268e:      	movt	r0, #8192
    2692:      	ldr	r1, [r0]
    2694:      	add	r0, sp, #716
    2696:      	bl	#7362
    269a:      	str	r0, [sp, #308]
    269c:      	b	#60 <_itcm_block_count+0x26db>
    269e:      	movs	r0, #1
    26a0:      	strb.w	r0, [sp, #723]
    26a4:      	b	#40 <_itcm_block_count+0x26cf>
    26a6:      	movs	r0, #0
    26a8:      	strb.w	r0, [sp, #723]
    26ac:      	b	#32 <_itcm_block_count+0x26cf>
    26ae:      	movs	r0, #0
    26b0:      	strb.w	r0, [sp, #1423]
    26b4:      	ldrb.w	r1, [sp, #1423]
    26b8:      	movw	r0, #2692
    26bc:      	movt	r0, #8192
    26c0:      	bl	#2518
    26c4:      	str.w	r0, [sp, #1424]
    26c8:      	ldr.w	r0, [sp, #1424]
    26cc:      	str	r0, [sp, #724]
    26ce:      	b	#20 <_itcm_block_count+0x26e5>
    26d0:      	ldrb.w	r0, [sp, #723]
    26d4:      	lsls	r0, r0, #31
    26d6:      	cmp	r0, #0
    26d8:      	bne	#32 <_itcm_block_count+0x26fb>
    26da:      	b	#126 <_itcm_block_count+0x275b>
    26dc:      	ldr	r0, [sp, #308]
    26de:      	lsls	r1, r0, #31
    26e0:      	cmp	r1, #0
    26e2:      	bne	#-56 <_itcm_block_count+0x26ad>
    26e4:      	b	#-66 <_itcm_block_count+0x26a5>
    26e6:      	add	r0, sp, #716
    26e8:      	add	r1, sp, #724
    26ea:      	bl	#7278
    26ee:      	str	r0, [sp, #304]
    26f0:      	b	#-2 <_itcm_block_count+0x26f1>
    26f2:      	ldr	r0, [sp, #304]
    26f4:      	lsls	r1, r0, #31
    26f6:      	cmp	r1, #0
    26f8:      	bne	#-94 <_itcm_block_count+0x269d>
    26fa:      	b	#-88 <_itcm_block_count+0x26a5>
    26fc:      	movw	r0, #1104
    2700:      	movt	r0, #8192
    2704:      	ldr	r1, [r0]
    2706:      	add	r0, sp, #712
    2708:      	str	r0, [sp, #760]
    270a:      	ldr	r0, [sp, #760]
    270c:      	str	r0, [sp, #764]
    270e:      	ldr	r0, [sp, #764]
    2710:      	movw	r2, #27373
    2714:      	movt	r2, #0
    2718:      	str	r1, [sp, #300]
    271a:      	mov	r1, r2
    271c:      	bl	#4222
    2720:      	str	r0, [sp, #296]
    2722:      	str	r1, [sp, #292]
    2724:      	b	#-2 <_itcm_block_count+0x2725>
    2726:      	ldr	r0, [sp, #296]
    2728:      	str	r0, [sp, #752]
    272a:      	ldr	r1, [sp, #292]
    272c:      	str	r1, [sp, #756]
    272e:      	mov	r2, sp
    2730:      	movs	r3, #1
    2732:      	str	r3, [r2]
    2734:      	add	r0, sp, #728
    2736:      	add	r2, sp, #752
    2738:      	ldr	r1, [sp, #300]
    273a:      	str	r2, [sp, #288]
    273c:      	mov	r2, r3
    273e:      	ldr	r3, [sp, #288]
    2740:      	bl	#10032
    2744:      	b	#-2 <_itcm_block_count+0x2745>
    2746:      	ldr	r1, [sp, #716]
    2748:      	movw	r0, #1136
    274c:      	movt	r0, #8192
    2750:      	ldr	r2, [r0]
    2752:      	add	r0, sp, #728
    2754:      	bl	#12886
    2758:      	b	#-2 <_itcm_block_count+0x2759>
    275a:      	b	#-2 <_itcm_block_count+0x275b>
    275c:      	ldr	r0, [sp, #520]
    275e:      	str.w	r0, [sp, #1428]
    2762:      	ldr.w	r0, [sp, #1428]
    2766:      	ldr	r0, [r0]
    2768:      	str	r0, [sp, #284]
    276a:      	b	#-2 <_itcm_block_count+0x276b>
    276c:      	ldr	r0, [sp, #284]
    276e:      	str.w	r0, [sp, #1432]
    2772:      	mov.w	r1, #4096
    2776:      	str.w	r1, [sp, #1436]
    277a:      	ldr.w	r0, [sp, #1432]
    277e:      	bl	#15090
    2782:      	ldr.w	r1, [sp, #1436]
    2786:      	bl	#14486
    278a:      	b	#-2 <_itcm_block_count+0x278b>
    278c:      	ldr	r0, [sp, #520]
    278e:      	str.w	r0, [sp, #1440]
    2792:      	ldr.w	r0, [sp, #1440]
    2796:      	ldr	r0, [r0]
    2798:      	str	r0, [sp, #280]
    279a:      	b	#-2 <_itcm_block_count+0x279b>
    279c:      	ldr	r0, [sp, #280]
    279e:      	ldr	r1, [sp, #624]
    27a0:      	str	r0, [sp, #276]
    27a2:      	str	r1, [sp, #272]
    27a4:      	b	#-2 <_itcm_block_count+0x27a5>
    27a6:      	movs	r0, #64
    27a8:      	ldr	r1, [sp, #272]
    27aa:      	bfi	r1, r0, #7, #25
    27ae:      	ldr	r0, [sp, #276]
    27b0:      	str.w	r0, [sp, #1444]
    27b4:      	str.w	r1, [sp, #1448]
    27b8:      	ldr.w	r0, [sp, #1444]
    27bc:      	bl	#15028
    27c0:      	ldr.w	r1, [sp, #1448]
    27c4:      	bl	#14424
    27c8:      	b	#-2 <_itcm_block_count+0x27c9>
    27ca:      	b	#-2 <_itcm_block_count+0x27cb>
    27cc:      	ldr	r0, [sp, #520]
    27ce:      	str.w	r0, [sp, #1452]
    27d2:      	ldr.w	r0, [sp, #1452]
    27d6:      	ldr	r0, [r0]
    27d8:      	str	r0, [sp, #268]
    27da:      	b	#-2 <_itcm_block_count+0x27db>
    27dc:      	ldr	r0, [sp, #268]
    27de:      	str.w	r0, [sp, #1456]
    27e2:      	ldr.w	r0, [sp, #1456]
    27e6:      	bl	#14986
    27ea:      	bl	#14340
    27ee:      	str	r0, [sp, #768]
    27f0:      	b	#-2 <_itcm_block_count+0x27f1>
    27f2:      	ldr	r0, [sp, #768]
    27f4:      	lsrs	r0, r0, #31
    27f6:      	str	r0, [sp, #264]
    27f8:      	b	#-2 <_itcm_block_count+0x27f9>
    27fa:      	ldr	r0, [sp, #264]
    27fc:      	cmp	r0, #0
    27fe:      	beq	#24 <_itcm_block_count+0x2819>
    2800:      	b	#-2 <_itcm_block_count+0x2801>
    2802:      	movs	r0, #4
    2804:      	str	r0, [sp, #772]
    2806:      	movw	r0, #684
    280a:      	movt	r0, #8192
    280e:      	ldr	r1, [r0]
    2810:      	add	r0, sp, #772
    2812:      	bl	#6982
    2816:      	str	r0, [sp, #260]
    2818:      	b	#68 <_itcm_block_count+0x285f>
    281a:      	bl	#2216
    281e:      	b	#-2 <_itcm_block_count+0x281f>
    2820:      	b	#-88 <_itcm_block_count+0x27cb>
    2822:      	movs	r0, #1
    2824:      	strb.w	r0, [sp, #779]
    2828:      	b	#40 <_itcm_block_count+0x2853>
    282a:      	movs	r0, #0
    282c:      	strb.w	r0, [sp, #779]
    2830:      	b	#32 <_itcm_block_count+0x2853>
    2832:      	movs	r0, #0
    2834:      	strb.w	r0, [sp, #1463]
    2838:      	ldrb.w	r1, [sp, #1463]
    283c:      	movw	r0, #2692
    2840:      	movt	r0, #8192
    2844:      	bl	#2130
    2848:      	str.w	r0, [sp, #1464]
    284c:      	ldr.w	r0, [sp, #1464]
    2850:      	str	r0, [sp, #780]
    2852:      	b	#20 <_itcm_block_count+0x2869>
    2854:      	ldrb.w	r0, [sp, #779]
    2858:      	lsls	r0, r0, #31
    285a:      	cmp	r0, #0
    285c:      	bne	#32 <_itcm_block_count+0x287f>
    285e:      	b	#162 <_itcm_block_count+0x2903>
    2860:      	ldr	r0, [sp, #260]
    2862:      	lsls	r1, r0, #31
    2864:      	cmp	r1, #0
    2866:      	bne	#-56 <_itcm_block_count+0x2831>
    2868:      	b	#-66 <_itcm_block_count+0x2829>
    286a:      	add	r0, sp, #772
    286c:      	add	r1, sp, #780
    286e:      	bl	#6890
    2872:      	str	r0, [sp, #256]
    2874:      	b	#-2 <_itcm_block_count+0x2875>
    2876:      	ldr	r0, [sp, #256]
    2878:      	lsls	r1, r0, #31
    287a:      	cmp	r1, #0
    287c:      	bne	#-94 <_itcm_block_count+0x2821>
    287e:      	b	#-88 <_itcm_block_count+0x2829>
    2880:      	movw	r0, #1104
    2884:      	movt	r0, #8192
    2888:      	ldr	r1, [r0]
    288a:      	ldr	r0, [sp, #520]
    288c:      	str.w	r0, [sp, #1468]
    2890:      	ldr.w	r0, [sp, #1468]
    2894:      	ldr	r0, [r0]
    2896:      	str	r1, [sp, #252]
    2898:      	str	r0, [sp, #248]
    289a:      	b	#-2 <_itcm_block_count+0x289b>
    289c:      	ldr	r0, [sp, #248]
    289e:      	str.w	r0, [sp, #1472]
    28a2:      	ldr.w	r0, [sp, #1472]
    28a6:      	bl	#14794
    28aa:      	bl	#14148
    28ae:      	str	r0, [sp, #820]
    28b0:      	b	#-2 <_itcm_block_count+0x28b1>
    28b2:      	add	r0, sp, #820
    28b4:      	str	r0, [sp, #816]
    28b6:      	ldr	r0, [sp, #816]
    28b8:      	str	r0, [sp, #824]
    28ba:      	ldr	r0, [sp, #824]
    28bc:      	movw	r1, #27373
    28c0:      	movt	r1, #0
    28c4:      	bl	#3798
    28c8:      	str	r0, [sp, #244]
    28ca:      	str	r1, [sp, #240]
    28cc:      	b	#-2 <_itcm_block_count+0x28cd>
    28ce:      	ldr	r0, [sp, #244]
    28d0:      	str	r0, [sp, #808]
    28d2:      	ldr	r1, [sp, #240]
    28d4:      	str	r1, [sp, #812]
    28d6:      	mov	r2, sp
    28d8:      	movs	r3, #1
    28da:      	str	r3, [r2]
    28dc:      	add	r0, sp, #784
    28de:      	add	r2, sp, #808
    28e0:      	ldr	r1, [sp, #252]
    28e2:      	str	r2, [sp, #236]
    28e4:      	mov	r2, r3
    28e6:      	ldr	r3, [sp, #236]
    28e8:      	bl	#9608
    28ec:      	b	#-2 <_itcm_block_count+0x28ed>
    28ee:      	ldr	r1, [sp, #772]
    28f0:      	movw	r0, #1168
    28f4:      	movt	r0, #8192
    28f8:      	ldr	r2, [r0]
    28fa:      	add	r0, sp, #784
    28fc:      	bl	#12462
    2900:      	b	#-2 <_itcm_block_count+0x2901>
    2902:      	b	#-2 <_itcm_block_count+0x2903>
    2904:      	ldr	r0, [sp, #516]
    2906:      	str.w	r0, [sp, #1476]
    290a:      	ldr.w	r0, [sp, #1476]
    290e:      	ldr	r0, [r0]
    2910:      	str	r0, [sp, #232]
    2912:      	b	#-2 <_itcm_block_count+0x2913>
    2914:      	ldr	r0, [sp, #232]
    2916:      	add.w	r1, r0, #16
    291a:      	ldr	r2, [sp, #604]
    291c:      	subs	r3, r2, #1
    291e:      	cmp	r2, #1
    2920:      	str	r1, [sp, #228]
    2922:      	str	r3, [sp, #224]
    2924:      	blo.w	#1762 <_itcm_block_count+0x3009>
    2928:      	b	#-2 <_itcm_block_count+0x2929>
    292a:      	ldr	r0, [sp, #224]
    292c:      	str	r0, [sp, #220]
    292e:      	b	#-2 <_itcm_block_count+0x292f>
    2930:      	ldr	r0, [sp, #220]
    2932:      	and	r1, r0, #7
    2936:      	ldr	r2, [sp, #228]
    2938:      	str.w	r2, [sp, #1480]
    293c:      	str.w	r1, [sp, #1484]
    2940:      	ldr.w	r0, [sp, #1480]
    2944:      	bl	#14636
    2948:      	ldr.w	r1, [sp, #1484]
    294c:      	bl	#14032
    2950:      	b	#-2 <_itcm_block_count+0x2951>
    2952:      	b	#-2 <_itcm_block_count+0x2953>
    2954:      	ldr	r0, [sp, #516]
    2956:      	str.w	r0, [sp, #1488]
    295a:      	ldr.w	r0, [sp, #1488]
    295e:      	ldr	r0, [r0]
    2960:      	str	r0, [sp, #216]
    2962:      	b	#-2 <_itcm_block_count+0x2963>
    2964:      	ldr	r0, [sp, #216]
    2966:      	add.w	r1, r0, #72
    296a:      	str.w	r1, [sp, #1492]
    296e:      	ldr.w	r0, [sp, #1492]
    2972:      	bl	#14590
    2976:      	bl	#13944
    297a:      	str	r0, [sp, #828]
    297c:      	b	#-2 <_itcm_block_count+0x297d>
    297e:      	ldr	r0, [sp, #828]
    2980:      	ubfx	r0, r0, #16, #1
    2984:      	str	r0, [sp, #212]
    2986:      	b	#-2 <_itcm_block_count+0x2987>
    2988:      	ldr	r0, [sp, #212]
    298a:      	cmp	r0, #0
    298c:      	bne	#16 <_itcm_block_count+0x299f>
    298e:      	b	#-2 <_itcm_block_count+0x298f>
    2990:      	ldr	r0, [sp, #516]
    2992:      	str.w	r0, [sp, #1496]
    2996:      	ldr.w	r0, [sp, #1496]
    299a:      	ldr	r0, [r0]
    299c:      	str	r0, [sp, #208]
    299e:      	b	#6 <_itcm_block_count+0x29a7>
    29a0:      	bl	#1826
    29a4:      	b	#-2 <_itcm_block_count+0x29a5>
    29a6:      	b	#-86 <_itcm_block_count+0x2953>
    29a8:      	ldr	r0, [sp, #208]
    29aa:      	add.w	r1, r0, #20
    29ae:      	ldr	r2, [sp, #516]
    29b0:      	str.w	r2, [sp, #1500]
    29b4:      	ldr.w	r2, [sp, #1500]
    29b8:      	ldr	r2, [r2]
    29ba:      	str	r1, [sp, #204]
    29bc:      	str	r2, [sp, #200]
    29be:      	b	#-2 <_itcm_block_count+0x29bf>
    29c0:      	ldr	r0, [sp, #200]
    29c2:      	add.w	r1, r0, #20
    29c6:      	str.w	r1, [sp, #1504]
    29ca:      	ldr.w	r0, [sp, #1504]
    29ce:      	bl	#14498
    29d2:      	bl	#13852
    29d6:      	str	r0, [sp, #196]
    29d8:      	b	#-2 <_itcm_block_count+0x29d9>
    29da:      	ldr	r0, [sp, #196]
    29dc:      	bic	r1, r0, #7168
    29e0:      	ldr	r2, [sp, #608]
    29e2:      	subs	r3, r2, #1
    29e4:      	cmp	r2, #1
    29e6:      	str	r1, [sp, #192]
    29e8:      	str	r3, [sp, #188]
    29ea:      	blo.w	#1588 <_itcm_block_count+0x3021>
    29ee:      	b	#-2 <_itcm_block_count+0x29ef>
    29f0:      	ldr	r0, [sp, #188]
    29f2:      	lsls	r1, r0, #10
    29f4:      	str	r1, [sp, #184]
    29f6:      	b	#-2 <_itcm_block_count+0x29f7>
    29f8:      	ldr	r0, [sp, #184]
    29fa:      	and	r1, r0, #7168
    29fe:      	ldr	r2, [sp, #192]
    2a00:      	orrs	r1, r2
    2a02:      	ldr	r3, [sp, #204]
    2a04:      	str.w	r3, [sp, #1508]
    2a08:      	str.w	r1, [sp, #1512]
    2a0c:      	ldr.w	r0, [sp, #1508]
    2a10:      	bl	#14432
    2a14:      	ldr.w	r1, [sp, #1512]
    2a18:      	bl	#13828
    2a1c:      	b	#-2 <_itcm_block_count+0x2a1d>
    2a1e:      	b	#-2 <_itcm_block_count+0x2a1f>
    2a20:      	ldr	r0, [sp, #516]
    2a22:      	str.w	r0, [sp, #1516]
    2a26:      	ldr.w	r0, [sp, #1516]
    2a2a:      	ldr	r0, [r0]
    2a2c:      	str	r0, [sp, #180]
    2a2e:      	b	#-2 <_itcm_block_count+0x2a2f>
    2a30:      	ldr	r0, [sp, #180]
    2a32:      	add.w	r1, r0, #72
    2a36:      	str.w	r1, [sp, #1520]
    2a3a:      	ldr.w	r0, [sp, #1520]
    2a3e:      	bl	#14386
    2a42:      	bl	#13740
    2a46:      	str	r0, [sp, #832]
    2a48:      	b	#-2 <_itcm_block_count+0x2a49>
    2a4a:      	ldr	r0, [sp, #832]
    2a4c:      	ubfx	r0, r0, #16, #1
    2a50:      	str	r0, [sp, #176]
    2a52:      	b	#-2 <_itcm_block_count+0x2a53>
    2a54:      	ldr	r0, [sp, #176]
    2a56:      	cmp	r0, #0
    2a58:      	bne	#24 <_itcm_block_count+0x2a73>
    2a5a:      	b	#-2 <_itcm_block_count+0x2a5b>
    2a5c:      	ldr	r0, [sp, #512]
    2a5e:      	movw	r1, #53631
    2a62:      	movt	r1, #2288
    2a66:      	add	r1, r0
    2a68:      	mov	r2, r1
    2a6a:      	cmp	r1, r0
    2a6c:      	str	r2, [sp, #172]
    2a6e:      	blo.w	#1480 <_itcm_block_count+0x3039>
    2a72:      	b	#6 <_itcm_block_count+0x2a7b>
    2a74:      	bl	#1614
    2a78:      	b	#-2 <_itcm_block_count+0x2a79>
    2a7a:      	b	#-94 <_itcm_block_count+0x2a1f>
    2a7c:      	ldr	r0, [sp, #172]
    2a7e:      	lsrs	r1, r0, #7
    2a80:      	movw	r2, #4255
    2a84:      	movt	r2, #229
    2a88:      	umull	r1, r2, r1, r2
    2a8c:      	lsrs	r2, r2, #12
    2a8e:      	str	r2, [sp, #836]
    2a90:      	ldr	r0, [sp, #836]
    2a92:      	movs	r2, #4
    2a94:      	str	r1, [sp, #168]
    2a96:      	mov	r1, r2
    2a98:      	bl	#6544
    2a9c:      	str	r0, [sp, #840]
    2a9e:      	b	#-2 <_itcm_block_count+0x2a9f>
    2aa0:      	ldr	r0, [sp, #516]
    2aa2:      	str.w	r0, [sp, #1524]
    2aa6:      	ldr.w	r0, [sp, #1524]
    2aaa:      	ldr	r0, [r0]
    2aac:      	str	r0, [sp, #164]
    2aae:      	b	#-2 <_itcm_block_count+0x2aaf>
    2ab0:      	ldr	r0, [sp, #164]
    2ab2:      	add.w	r1, r0, #20
    2ab6:      	ldr	r2, [sp, #516]
    2ab8:      	str.w	r2, [sp, #1528]
    2abc:      	ldr.w	r2, [sp, #1528]
    2ac0:      	ldr	r2, [r2]
    2ac2:      	str	r1, [sp, #160]
    2ac4:      	str	r2, [sp, #156]
    2ac6:      	b	#-2 <_itcm_block_count+0x2ac7>
    2ac8:      	ldr	r0, [sp, #156]
    2aca:      	add.w	r1, r0, #20
    2ace:      	str.w	r1, [sp, #1532]
    2ad2:      	ldr.w	r0, [sp, #1532]
    2ad6:      	bl	#14234
    2ada:      	bl	#13588
    2ade:      	str	r0, [sp, #152]
    2ae0:      	b	#-2 <_itcm_block_count+0x2ae1>
    2ae2:      	ldr	r0, [sp, #152]
    2ae4:      	bic	r1, r0, #768
    2ae8:      	ldr	r2, [sp, #840]
    2aea:      	subs	r3, r2, #1
    2aec:      	cmp	r2, #1
    2aee:      	str	r1, [sp, #148]
    2af0:      	str	r3, [sp, #144]
    2af2:      	blo.w	#1372 <_itcm_block_count+0x3051>
    2af6:      	b	#-2 <_itcm_block_count+0x2af7>
    2af8:      	ldr	r0, [sp, #144]
    2afa:      	lsls	r1, r0, #8
    2afc:      	str	r1, [sp, #140]
    2afe:      	b	#-2 <_itcm_block_count+0x2aff>
    2b00:      	ldr	r0, [sp, #140]
    2b02:      	and	r1, r0, #768
    2b06:      	ldr	r2, [sp, #148]
    2b08:      	orrs	r1, r2
    2b0a:      	ldr	r3, [sp, #160]
    2b0c:      	str.w	r3, [sp, #1536]
    2b10:      	str.w	r1, [sp, #1540]
    2b14:      	ldr.w	r0, [sp, #1536]
    2b18:      	bl	#14168
    2b1c:      	ldr.w	r1, [sp, #1540]
    2b20:      	bl	#13564
    2b24:      	b	#-2 <_itcm_block_count+0x2b25>
    2b26:      	ldr	r0, [sp, #516]
    2b28:      	str.w	r0, [sp, #1544]
    2b2c:      	ldr.w	r0, [sp, #1544]
    2b30:      	ldr	r0, [r0]
    2b32:      	str	r0, [sp, #136]
    2b34:      	b	#-2 <_itcm_block_count+0x2b35>
    2b36:      	ldr	r0, [sp, #136]
    2b38:      	add.w	r1, r0, #20
    2b3c:      	ldr	r2, [sp, #516]
    2b3e:      	str.w	r2, [sp, #1548]
    2b42:      	ldr.w	r2, [sp, #1548]
    2b46:      	ldr	r2, [r2]
    2b48:      	str	r1, [sp, #132]
    2b4a:      	str	r2, [sp, #128]
    2b4c:      	b	#-2 <_itcm_block_count+0x2b4d>
    2b4e:      	ldr	r0, [sp, #128]
    2b50:      	add.w	r1, r0, #20
    2b54:      	str.w	r1, [sp, #1552]
    2b58:      	ldr.w	r0, [sp, #1552]
    2b5c:      	bl	#14100
    2b60:      	bl	#13454
    2b64:      	str	r0, [sp, #124]
    2b66:      	b	#-2 <_itcm_block_count+0x2b67>
    2b68:      	ldr	r0, [sp, #124]
    2b6a:      	bic	r1, r0, #33554432
    2b6e:      	ldr	r2, [sp, #132]
    2b70:      	str.w	r2, [sp, #1556]
    2b74:      	str.w	r1, [sp, #1560]
    2b78:      	ldr.w	r0, [sp, #1556]
    2b7c:      	bl	#14068
    2b80:      	ldr.w	r1, [sp, #1560]
    2b84:      	bl	#13464
    2b88:      	b	#-2 <_itcm_block_count+0x2b89>
    2b8a:      	b	#-2 <_itcm_block_count+0x2b8b>
    2b8c:      	ldr	r0, [sp, #516]
    2b8e:      	str.w	r0, [sp, #1564]
    2b92:      	ldr.w	r0, [sp, #1564]
    2b96:      	ldr	r0, [r0]
    2b98:      	str	r0, [sp, #120]
    2b9a:      	b	#-2 <_itcm_block_count+0x2b9b>
    2b9c:      	ldr	r0, [sp, #120]
    2b9e:      	add.w	r1, r0, #72
    2ba2:      	str.w	r1, [sp, #1568]
    2ba6:      	ldr.w	r0, [sp, #1568]
    2baa:      	bl	#14022
    2bae:      	bl	#13376
    2bb2:      	str	r0, [sp, #844]
    2bb4:      	b	#-2 <_itcm_block_count+0x2bb5>
    2bb6:      	ldr	r0, [sp, #844]
    2bb8:      	ubfx	r0, r0, #5, #1
    2bbc:      	str	r0, [sp, #116]
    2bbe:      	b	#-2 <_itcm_block_count+0x2bbf>
    2bc0:      	ldr	r0, [sp, #116]
    2bc2:      	cmp	r0, #0
    2bc4:      	bne	#24 <_itcm_block_count+0x2bdf>
    2bc6:      	b	#-2 <_itcm_block_count+0x2bc7>
    2bc8:      	movs	r0, #4
    2bca:      	str	r0, [sp, #848]
    2bcc:      	movw	r0, #684
    2bd0:      	movt	r0, #8192
    2bd4:      	ldr	r1, [r0]
    2bd6:      	add	r0, sp, #848
    2bd8:      	bl	#6016
    2bdc:      	str	r0, [sp, #112]
    2bde:      	b	#68 <_itcm_block_count+0x2c25>
    2be0:      	bl	#1250
    2be4:      	b	#-2 <_itcm_block_count+0x2be5>
    2be6:      	b	#-94 <_itcm_block_count+0x2b8b>
    2be8:      	movs	r0, #1
    2bea:      	strb.w	r0, [sp, #855]
    2bee:      	b	#40 <_itcm_block_count+0x2c19>
    2bf0:      	movs	r0, #0
    2bf2:      	strb.w	r0, [sp, #855]
    2bf6:      	b	#32 <_itcm_block_count+0x2c19>
    2bf8:      	movs	r0, #0
    2bfa:      	strb.w	r0, [sp, #1575]
    2bfe:      	ldrb.w	r1, [sp, #1575]
    2c02:      	movw	r0, #2692
    2c06:      	movt	r0, #8192
    2c0a:      	bl	#1164
    2c0e:      	str.w	r0, [sp, #1576]
    2c12:      	ldr.w	r0, [sp, #1576]
    2c16:      	str	r0, [sp, #856]
    2c18:      	b	#20 <_itcm_block_count+0x2c2f>
    2c1a:      	ldrb.w	r0, [sp, #855]
    2c1e:      	lsls	r0, r0, #31
    2c20:      	cmp	r0, #0
    2c22:      	bne	#32 <_itcm_block_count+0x2c45>
    2c24:      	b	#186 <_itcm_block_count+0x2ce1>
    2c26:      	ldr	r0, [sp, #112]
    2c28:      	lsls	r1, r0, #31
    2c2a:      	cmp	r1, #0
    2c2c:      	bne	#-56 <_itcm_block_count+0x2bf7>
    2c2e:      	b	#-66 <_itcm_block_count+0x2bef>
    2c30:      	add	r0, sp, #848
    2c32:      	add	r1, sp, #856
    2c34:      	bl	#5924
    2c38:      	str	r0, [sp, #108]
    2c3a:      	b	#-2 <_itcm_block_count+0x2c3b>
    2c3c:      	ldr	r0, [sp, #108]
    2c3e:      	lsls	r1, r0, #31
    2c40:      	cmp	r1, #0
    2c42:      	bne	#-94 <_itcm_block_count+0x2be7>
    2c44:      	b	#-88 <_itcm_block_count+0x2bef>
    2c46:      	movw	r0, #1260
    2c4a:      	movt	r0, #8192
    2c4e:      	ldr	r1, [r0]
    2c50:      	ldr	r0, [sp, #512]
    2c52:      	ldr	r2, [sp, #840]
    2c54:      	cmp	r2, #0
    2c56:      	str	r1, [sp, #104]
    2c58:      	str	r0, [sp, #100]
    2c5a:      	str	r2, [sp, #96]
    2c5c:      	beq.w	#1034 <_itcm_block_count+0x3069>
    2c60:      	b	#-2 <_itcm_block_count+0x2c61>
    2c62:      	ldr	r0, [sp, #100]
    2c64:      	ldr	r1, [sp, #96]
    2c66:      	udiv	r2, r0, r1
    2c6a:      	str	r2, [sp, #908]
    2c6c:      	add	r2, sp, #512
    2c6e:      	str	r2, [sp, #900]
    2c70:      	add	r2, sp, #908
    2c72:      	str	r2, [sp, #904]
    2c74:      	ldr	r2, [sp, #900]
    2c76:      	str	r2, [sp, #912]
    2c78:      	ldr	r2, [sp, #904]
    2c7a:      	str	r2, [sp, #916]
    2c7c:      	ldr	r0, [sp, #912]
    2c7e:      	movw	r1, #27817
    2c82:      	movt	r1, #0
    2c86:      	bl	#2836
    2c8a:      	str	r0, [sp, #92]
    2c8c:      	str	r1, [sp, #88]
    2c8e:      	b	#-2 <_itcm_block_count+0x2c8f>
    2c90:      	ldr	r0, [sp, #916]
    2c92:      	movw	r1, #27817
    2c96:      	movt	r1, #0
    2c9a:      	bl	#2816
    2c9e:      	str	r0, [sp, #84]
    2ca0:      	str	r1, [sp, #80]
    2ca2:      	b	#-2 <_itcm_block_count+0x2ca3>
    2ca4:      	ldr	r0, [sp, #92]
    2ca6:      	str	r0, [sp, #884]
    2ca8:      	ldr	r1, [sp, #88]
    2caa:      	str	r1, [sp, #888]
    2cac:      	ldr	r2, [sp, #84]
    2cae:      	str	r2, [sp, #892]
    2cb0:      	ldr	r3, [sp, #80]
    2cb2:      	str	r3, [sp, #896]
    2cb4:      	mov	r12, sp
    2cb6:      	mov.w	lr, #2
    2cba:      	str.w	lr, [r12]
    2cbe:      	add	r0, sp, #860
    2cc0:      	add	r3, sp, #884
    2cc2:      	ldr	r1, [sp, #104]
    2cc4:      	mov	r2, lr
    2cc6:      	bl	#8618
    2cca:      	b	#-2 <_itcm_block_count+0x2ccb>
    2ccc:      	ldr	r1, [sp, #848]
    2cce:      	movw	r0, #1308
    2cd2:      	movt	r0, #8192
    2cd6:      	ldr	r2, [r0]
    2cd8:      	add	r0, sp, #860
    2cda:      	bl	#11472
    2cde:      	b	#-2 <_itcm_block_count+0x2cdf>
    2ce0:      	b	#-2 <_itcm_block_count+0x2ce1>
    2ce2:      	ldr	r0, [sp, #536]
    2ce4:      	str.w	r0, [sp, #1580]
    2ce8:      	ldr.w	r0, [sp, #1580]
    2cec:      	sub.w	r1, r0, #800
    2cf0:      	cmp.w	r0, #800
    2cf4:      	str	r1, [sp, #76]
    2cf6:      	bhs	#24 <_itcm_block_count+0x2d11>
    2cf8:      	b	#-2 <_itcm_block_count+0x2cf9>
    2cfa:      	movw	r0, #640
    2cfe:      	movt	r0, #8192
    2d02:      	movw	r2, #612
    2d06:      	movt	r2, #8192
    2d0a:      	movs	r1, #33
    2d0c:      	bl	#14254
    2d10:      	trap
    2d12:      	movw	r0, #34079
    2d16:      	movt	r0, #20971
    2d1a:      	ldr	r1, [sp, #76]
    2d1c:      	umull	r0, r2, r1, r0
    2d20:      	ubfx	r2, r2, #3, #8
    2d24:      	str	r2, [sp, #920]
    2d26:      	b	#-2 <_itcm_block_count+0x2d27>
    2d28:      	ldr	r0, [sp, #524]
    2d2a:      	str.w	r0, [sp, #1584]
    2d2e:      	ldr.w	r0, [sp, #1584]
    2d32:      	ldr	r0, [r0]
    2d34:      	str	r0, [sp, #72]
    2d36:      	b	#-2 <_itcm_block_count+0x2d37>
    2d38:      	ldr	r0, [sp, #72]
    2d3a:      	add.w	r1, r0, #12
    2d3e:      	str.w	r1, [sp, #1588]
    2d42:      	ldr.w	r0, [sp, #1588]
    2d46:      	bl	#13610
    2d4a:      	bl	#12964
    2d4e:      	str	r0, [sp, #924]
    2d50:      	b	#-2 <_itcm_block_count+0x2d51>
    2d52:      	ldr	r0, [sp, #924]
    2d54:      	and	r0, r0, #31
    2d58:      	str	r0, [sp, #68]
    2d5a:      	b	#-2 <_itcm_block_count+0x2d5b>
    2d5c:      	ldr	r0, [sp, #920]
    2d5e:      	ldr	r1, [sp, #68]
    2d60:      	cmp	r1, r0
    2d62:      	bls.w	#392 <_itcm_block_count+0x2eed>
    2d66:      	b	#-2 <_itcm_block_count+0x2d67>
    2d68:      	movs	r0, #4
    2d6a:      	str	r0, [sp, #928]
    2d6c:      	movw	r0, #684
    2d70:      	movt	r0, #8192
    2d74:      	ldr	r1, [r0]
    2d76:      	add	r0, sp, #928
    2d78:      	bl	#5600
    2d7c:      	str	r0, [sp, #64]
    2d7e:      	b	#60 <_itcm_block_count+0x2dbd>
    2d80:      	movs	r0, #1
    2d82:      	strb.w	r0, [sp, #935]
    2d86:      	b	#40 <_itcm_block_count+0x2db1>
    2d88:      	movs	r0, #0
    2d8a:      	strb.w	r0, [sp, #935]
    2d8e:      	b	#32 <_itcm_block_count+0x2db1>
    2d90:      	movs	r0, #0
    2d92:      	strb.w	r0, [sp, #1595]
    2d96:      	ldrb.w	r1, [sp, #1595]
    2d9a:      	movw	r0, #2692
    2d9e:      	movt	r0, #8192
    2da2:      	bl	#756
    2da6:      	str.w	r0, [sp, #1596]
    2daa:      	ldr.w	r0, [sp, #1596]
    2dae:      	str	r0, [sp, #936]
    2db0:      	b	#20 <_itcm_block_count+0x2dc7>
    2db2:      	ldrb.w	r0, [sp, #935]
    2db6:      	lsls	r0, r0, #31
    2db8:      	cmp	r0, #0
    2dba:      	bne	#32 <_itcm_block_count+0x2ddd>
    2dbc:      	b	#122 <_itcm_block_count+0x2e39>
    2dbe:      	ldr	r0, [sp, #64]
    2dc0:      	lsls	r1, r0, #31
    2dc2:      	cmp	r1, #0
    2dc4:      	bne	#-56 <_itcm_block_count+0x2d8f>
    2dc6:      	b	#-66 <_itcm_block_count+0x2d87>
    2dc8:      	add	r0, sp, #928
    2dca:      	add	r1, sp, #936
    2dcc:      	bl	#5516
    2dd0:      	str	r0, [sp, #60]
    2dd2:      	b	#-2 <_itcm_block_count+0x2dd3>
    2dd4:      	ldr	r0, [sp, #60]
    2dd6:      	lsls	r1, r0, #31
    2dd8:      	cmp	r1, #0
    2dda:      	bne	#-94 <_itcm_block_count+0x2d7f>
    2ddc:      	b	#-88 <_itcm_block_count+0x2d87>
    2dde:      	movw	r0, #1352
    2de2:      	movt	r0, #8192
    2de6:      	ldr	r1, [r0]
    2de8:      	add	r0, sp, #536
    2dea:      	str	r0, [sp, #972]
    2dec:      	ldr	r0, [sp, #972]
    2dee:      	str	r0, [sp, #976]
    2df0:      	ldr	r0, [sp, #976]
    2df2:      	movw	r2, #27817
    2df6:      	movt	r2, #0
    2dfa:      	str	r1, [sp, #56]
    2dfc:      	mov	r1, r2
    2dfe:      	bl	#2460
    2e02:      	str	r0, [sp, #52]
    2e04:      	str	r1, [sp, #48]
    2e06:      	b	#-2 <_itcm_block_count+0x2e07>
    2e08:      	ldr	r0, [sp, #52]
    2e0a:      	str	r0, [sp, #964]
    2e0c:      	ldr	r1, [sp, #48]
    2e0e:      	str	r1, [sp, #968]
    2e10:      	mov	r2, sp
    2e12:      	movs	r3, #1
    2e14:      	str	r3, [r2]
    2e16:      	add	r0, sp, #940
    2e18:      	movs	r2, #2
    2e1a:      	add	r3, sp, #964
    2e1c:      	ldr	r1, [sp, #56]
    2e1e:      	bl	#8274
    2e22:      	b	#-2 <_itcm_block_count+0x2e23>
    2e24:      	ldr	r1, [sp, #928]
    2e26:      	movw	r0, #1384
    2e2a:      	movt	r0, #8192
    2e2e:      	ldr	r2, [r0]
    2e30:      	add	r0, sp, #940
    2e32:      	bl	#11128
    2e36:      	b	#-2 <_itcm_block_count+0x2e37>
    2e38:      	b	#-2 <_itcm_block_count+0x2e39>
    2e3a:      	ldr	r0, [sp, #524]
    2e3c:      	str.w	r0, [sp, #1600]
    2e40:      	ldr.w	r0, [sp, #1600]
    2e44:      	ldr	r0, [r0]
    2e46:      	str	r0, [sp, #44]
    2e48:      	b	#-2 <_itcm_block_count+0x2e49>
    2e4a:      	ldr	r0, [sp, #44]
    2e4c:      	add.w	r1, r0, #12
    2e50:      	ldr	r2, [sp, #524]
    2e52:      	str.w	r2, [sp, #1604]
    2e56:      	ldr.w	r2, [sp, #1604]
    2e5a:      	ldr	r2, [r2]
    2e5c:      	str	r1, [sp, #40]
    2e5e:      	str	r2, [sp, #36]
    2e60:      	b	#-2 <_itcm_block_count+0x2e61>
    2e62:      	ldr	r0, [sp, #36]
    2e64:      	add.w	r1, r0, #12
    2e68:      	str.w	r1, [sp, #1608]
    2e6c:      	ldr.w	r0, [sp, #1608]
    2e70:      	bl	#13312
    2e74:      	bl	#12666
    2e78:      	str	r0, [sp, #32]
    2e7a:      	b	#-2 <_itcm_block_count+0x2e7b>
    2e7c:      	ldr	r0, [sp, #32]
    2e7e:      	bic	r1, r0, #31
    2e82:      	ldr	r2, [sp, #920]
    2e84:      	str	r1, [sp, #28]
    2e86:      	str	r2, [sp, #24]
    2e88:      	b	#-2 <_itcm_block_count+0x2e89>
    2e8a:      	ldr	r0, [sp, #24]
    2e8c:      	and	r1, r0, #31
    2e90:      	ldr	r2, [sp, #28]
    2e92:      	orrs	r1, r2
    2e94:      	ldr	r3, [sp, #40]
    2e96:      	str.w	r3, [sp, #1612]
    2e9a:      	str.w	r1, [sp, #1616]
    2e9e:      	ldr.w	r0, [sp, #1612]
    2ea2:      	bl	#13262
    2ea6:      	ldr.w	r1, [sp, #1616]
    2eaa:      	bl	#12658
    2eae:      	b	#-2 <_itcm_block_count+0x2eaf>
    2eb0:      	b	#-2 <_itcm_block_count+0x2eb1>
    2eb2:      	ldr	r0, [sp, #524]
    2eb4:      	str.w	r0, [sp, #1620]
    2eb8:      	ldr.w	r0, [sp, #1620]
    2ebc:      	ldr	r0, [r0]
    2ebe:      	str	r0, [sp, #20]
    2ec0:      	b	#-2 <_itcm_block_count+0x2ec1>
    2ec2:      	ldr	r0, [sp, #20]
    2ec4:      	str	r0, [sp, #988]
    2ec6:      	ldr	r0, [sp, #988]
    2ec8:      	bl	#13224
    2ecc:      	bl	#12578
    2ed0:      	str	r0, [sp, #980]
    2ed2:      	b	#-2 <_itcm_block_count+0x2ed3>
    2ed4:      	ldr	r0, [sp, #980]
    2ed6:      	lsrs	r0, r0, #31
    2ed8:      	str	r0, [sp, #16]
    2eda:      	b	#-2 <_itcm_block_count+0x2edb>
    2edc:      	ldr	r0, [sp, #16]
    2ede:      	cmp	r0, #0
    2ee0:      	beq	#2 <_itcm_block_count+0x2ee5>
    2ee2:      	b	#-2 <_itcm_block_count+0x2ee3>
    2ee4:      	b	#6 <_itcm_block_count+0x2eed>
    2ee6:      	bl	#476
    2eea:      	b	#-2 <_itcm_block_count+0x2eeb>
    2eec:      	b	#-62 <_itcm_block_count+0x2eb1>
    2eee:      	ldr	r0, [sp, #512]
    2ef0:      	mov	r1, r0
    2ef2:      	ldr	r2, [sp, #840]
    2ef4:      	cmp	r2, #0
    2ef6:      	str	r0, [sp, #12]
    2ef8:      	str	r1, [sp, #8]
    2efa:      	str	r2, [sp, #4]
    2efc:      	beq.w	#386 <_itcm_block_count+0x3081>
    2f00:      	b	#-2 <_itcm_block_count+0x2f01>
    2f02:      	ldr	r0, [sp, #12]
    2f04:      	ldr	r1, [sp, #4]
    2f06:      	udiv	r2, r0, r1
    2f0a:      	ldr	r3, [sp, #8]
    2f0c:      	str	r3, [sp, #528]
    2f0e:      	str	r2, [sp, #532]
    2f10:      	ldr	r0, [sp, #528]
    2f12:      	ldr	r1, [sp, #532]
    2f14:      	add.w	sp, sp, #1624
    2f18:      	pop	{r4, r5, r7, pc}
    2f1a:      	movw	r0, #816
    2f1e:      	movt	r0, #8192
    2f22:      	movw	r2, #792
    2f26:      	movt	r2, #8192
    2f2a:      	movs	r1, #33
    2f2c:      	bl	#13710
    2f30:      	trap
    2f32:      	movw	r0, #816
    2f36:      	movt	r0, #8192
    2f3a:      	movw	r2, #792
    2f3e:      	movt	r2, #8192
    2f42:      	movs	r1, #33
    2f44:      	bl	#13686
    2f48:      	trap
    2f4a:      	movw	r0, #880
    2f4e:      	movt	r0, #8192
    2f52:      	movw	r2, #852
    2f56:      	movt	r2, #8192
    2f5a:      	movs	r1, #28
    2f5c:      	bl	#13662
    2f60:      	trap
    2f62:      	movw	r0, #880
    2f66:      	movt	r0, #8192
    2f6a:      	movw	r2, #908
    2f6e:      	movt	r2, #8192
    2f72:      	movs	r1, #28
    2f74:      	bl	#13638
    2f78:      	trap
    2f7a:      	movw	r0, #816
    2f7e:      	movt	r0, #8192
    2f82:      	movw	r2, #924
    2f86:      	movt	r2, #8192
    2f8a:      	movs	r1, #33
    2f8c:      	bl	#13614
    2f90:      	trap
    2f92:      	movw	r0, #816
    2f96:      	movt	r0, #8192
    2f9a:      	movw	r2, #924
    2f9e:      	movt	r2, #8192
    2fa2:      	movs	r1, #33
    2fa4:      	bl	#13590
    2fa8:      	trap
    2faa:      	movw	r0, #880
    2fae:      	movt	r0, #8192
    2fb2:      	movw	r2, #940
    2fb6:      	movt	r2, #8192
    2fba:      	movs	r1, #28
    2fbc:      	bl	#13566
    2fc0:      	trap
    2fc2:      	movw	r0, #816
    2fc6:      	movt	r0, #8192
    2fca:      	movw	r2, #1040
    2fce:      	movt	r2, #8192
    2fd2:      	movs	r1, #33
    2fd4:      	bl	#13542
    2fd8:      	trap
    2fda:      	movw	r0, #1056
    2fde:      	movt	r0, #8192
    2fe2:      	movw	r2, #1040
    2fe6:      	movt	r2, #8192
    2fea:      	movs	r1, #25
    2fec:      	bl	#13518
    2ff0:      	trap
    2ff2:      	movw	r0, #1056
    2ff6:      	movt	r0, #8192
    2ffa:      	movw	r2, #1040
    2ffe:      	movt	r2, #8192
    3002:      	movs	r1, #25
    3004:      	bl	#13494
    3008:      	trap
    300a:      	movw	r0, #640
    300e:      	movt	r0, #8192
    3012:      	movw	r2, #1172
    3016:      	movt	r2, #8192
    301a:      	movs	r1, #33
    301c:      	bl	#13470
    3020:      	trap
    3022:      	movw	r0, #640
    3026:      	movt	r0, #8192
    302a:      	movw	r2, #1188
    302e:      	movt	r2, #8192
    3032:      	movs	r1, #33
    3034:      	bl	#13446
    3038:      	trap
    303a:      	movw	r0, #880
    303e:      	movt	r0, #8192
    3042:      	movw	r2, #1204
    3046:      	movt	r2, #8192
    304a:      	movs	r1, #28
    304c:      	bl	#13422
    3050:      	trap
    3052:      	movw	r0, #640
    3056:      	movt	r0, #8192
    305a:      	movw	r2, #1220
    305e:      	movt	r2, #8192
    3062:      	movs	r1, #33
    3064:      	bl	#13398
    3068:      	trap
    306a:      	movw	r0, #1056
    306e:      	movt	r0, #8192
    3072:      	movw	r2, #1264
    3076:      	movt	r2, #8192
    307a:      	movs	r1, #25
    307c:      	bl	#13374
    3080:      	trap
    3082:      	movw	r0, #1056
    3086:      	movt	r0, #8192
    308a:      	movw	r2, #1388
    308e:      	movt	r2, #8192
    3092:      	movs	r1, #25
    3094:      	bl	#13350
    3098:      	trap

0000309a core::sync::atomic::AtomicUsize::load::hfed0bd89cd5b2d78:
    309a:      	push	{r7, lr}
    309c:      	sub	sp, #24
    309e:      	mov	r2, r1
    30a0:      	str	r0, [sp, #16]
    30a2:      	strb.w	r1, [sp, #23]
    30a6:      	ldr	r0, [sp, #16]
    30a8:      	str	r2, [sp, #12]
    30aa:      	bl	#11002
    30ae:      	str	r0, [sp, #8]
    30b0:      	b	#-2 <_itcm_block_count+0x30b1>
    30b2:      	ldrb.w	r1, [sp, #23]
    30b6:      	ldr	r0, [sp, #8]
    30b8:      	bl	#11388
    30bc:      	str	r0, [sp, #4]
    30be:      	b	#-2 <_itcm_block_count+0x30bf>
    30c0:      	ldr	r0, [sp, #4]
    30c2:      	add	sp, #24
    30c4:      	pop	{r7, pc}

000030c6 core::sync::atomic::spin_loop_hint::h6a020449a602ae5f:
    30c6:      	push	{r7, lr}
    30c8:      	bl	#4928
    30cc:      	b	#-2 <_itcm_block_count+0x30cd>
    30ce:      	pop	{r7, pc}

000030d0 core::option::Option<T>::ok_or::h2ad1d0face90ae34:
    30d0:      	sub	sp, #28
    30d2:      	str	r0, [sp]
    30d4:      	str	r1, [sp, #4]
    30d6:      	movs	r0, #0
    30d8:      	strb.w	r0, [sp, #27]
    30dc:      	strb.w	r0, [sp, #26]
    30e0:      	movs	r0, #1
    30e2:      	strb.w	r0, [sp, #27]
    30e6:      	strb.w	r0, [sp, #26]
    30ea:      	ldr	r0, [sp]
    30ec:      	cmp	r0, #0
    30ee:      	beq	#2 <_itcm_block_count+0x30f3>
    30f0:      	b	#-2 <_itcm_block_count+0x30f1>
    30f2:      	b	#12 <_itcm_block_count+0x3101>
    30f4:      	movs	r0, #0
    30f6:      	strb.w	r0, [sp, #26]
    30fa:      	movs	r0, #1
    30fc:      	str	r0, [sp, #12]
    30fe:      	b	#18 <_itcm_block_count+0x3113>
    3100:      	trap
    3102:      	movs	r0, #0
    3104:      	strb.w	r0, [sp, #27]
    3108:      	ldr	r1, [sp, #4]
    310a:      	str	r1, [sp, #20]
    310c:      	ldr	r1, [sp, #20]
    310e:      	str	r1, [sp, #16]
    3110:      	str	r0, [sp, #12]
    3112:      	b	#-2 <_itcm_block_count+0x3113>
    3114:      	ldrb.w	r0, [sp, #26]
    3118:      	lsls	r0, r0, #31
    311a:      	cmp	r0, #0
    311c:      	bne	#8 <_itcm_block_count+0x3127>
    311e:      	b	#-2 <_itcm_block_count+0x311f>
    3120:      	ldr	r0, [sp]
    3122:      	cmp	r0, #1
    3124:      	beq	#16 <_itcm_block_count+0x3137>
    3126:      	b	#34 <_itcm_block_count+0x314b>
    3128:      	movs	r0, #0
    312a:      	strb.w	r0, [sp, #26]
    312e:      	b	#-18 <_itcm_block_count+0x311f>
    3130:      	ldr	r0, [sp, #12]
    3132:      	ldr	r1, [sp, #16]
    3134:      	add	sp, #28
    3136:      	bx	lr
    3138:      	ldrb.w	r0, [sp, #27]
    313c:      	lsls	r0, r0, #31
    313e:      	cmp	r0, #0
    3140:      	beq	#-20 <_itcm_block_count+0x312f>
    3142:      	b	#-2 <_itcm_block_count+0x3143>
    3144:      	movs	r0, #0
    3146:      	strb.w	r0, [sp, #27]
    314a:      	b	#-30 <_itcm_block_count+0x312f>
    314c:      	b	#-32 <_itcm_block_count+0x312f>

0000314e core::option::Option<T>::ok_or::h2ba56b2cbe313f07:
    314e:      	sub	sp, #28
    3150:      	str	r0, [sp]
    3152:      	str	r1, [sp, #4]
    3154:      	movs	r0, #0
    3156:      	strb.w	r0, [sp, #27]
    315a:      	strb.w	r0, [sp, #26]
    315e:      	movs	r0, #1
    3160:      	strb.w	r0, [sp, #27]
    3164:      	strb.w	r0, [sp, #26]
    3168:      	ldr	r0, [sp]
    316a:      	cmp	r0, #0
    316c:      	beq	#2 <_itcm_block_count+0x3171>
    316e:      	b	#-2 <_itcm_block_count+0x316f>
    3170:      	b	#12 <_itcm_block_count+0x317f>
    3172:      	movs	r0, #0
    3174:      	strb.w	r0, [sp, #26]
    3178:      	movs	r0, #1
    317a:      	str	r0, [sp, #12]
    317c:      	b	#18 <_itcm_block_count+0x3191>
    317e:      	trap
    3180:      	movs	r0, #0
    3182:      	strb.w	r0, [sp, #27]
    3186:      	ldr	r1, [sp, #4]
    3188:      	str	r1, [sp, #20]
    318a:      	ldr	r1, [sp, #20]
    318c:      	str	r1, [sp, #16]
    318e:      	str	r0, [sp, #12]
    3190:      	b	#-2 <_itcm_block_count+0x3191>
    3192:      	ldrb.w	r0, [sp, #26]
    3196:      	lsls	r0, r0, #31
    3198:      	cmp	r0, #0
    319a:      	bne	#8 <_itcm_block_count+0x31a5>
    319c:      	b	#-2 <_itcm_block_count+0x319d>
    319e:      	ldr	r0, [sp]
    31a0:      	cmp	r0, #1
    31a2:      	beq	#16 <_itcm_block_count+0x31b5>
    31a4:      	b	#34 <_itcm_block_count+0x31c9>
    31a6:      	movs	r0, #0
    31a8:      	strb.w	r0, [sp, #26]
    31ac:      	b	#-18 <_itcm_block_count+0x319d>
    31ae:      	ldr	r0, [sp, #12]
    31b0:      	ldr	r1, [sp, #16]
    31b2:      	add	sp, #28
    31b4:      	bx	lr
    31b6:      	ldrb.w	r0, [sp, #27]
    31ba:      	lsls	r0, r0, #31
    31bc:      	cmp	r0, #0
    31be:      	beq	#-20 <_itcm_block_count+0x31ad>
    31c0:      	b	#-2 <_itcm_block_count+0x31c1>
    31c2:      	movs	r0, #0
    31c4:      	strb.w	r0, [sp, #27]
    31c8:      	b	#-30 <_itcm_block_count+0x31ad>
    31ca:      	b	#-32 <_itcm_block_count+0x31ad>

000031cc core::option::Option<T>::ok_or::h41c5d9015612196f:
    31cc:      	sub	sp, #28
    31ce:      	str	r0, [sp]
    31d0:      	str	r1, [sp, #4]
    31d2:      	movs	r0, #0
    31d4:      	strb.w	r0, [sp, #27]
    31d8:      	strb.w	r0, [sp, #26]
    31dc:      	movs	r0, #1
    31de:      	strb.w	r0, [sp, #27]
    31e2:      	strb.w	r0, [sp, #26]
    31e6:      	ldr	r0, [sp]
    31e8:      	cmp	r0, #0
    31ea:      	beq	#2 <_itcm_block_count+0x31ef>
    31ec:      	b	#-2 <_itcm_block_count+0x31ed>
    31ee:      	b	#12 <_itcm_block_count+0x31fd>
    31f0:      	movs	r0, #0
    31f2:      	strb.w	r0, [sp, #26]
    31f6:      	movs	r0, #1
    31f8:      	str	r0, [sp, #12]
    31fa:      	b	#18 <_itcm_block_count+0x320f>
    31fc:      	trap
    31fe:      	movs	r0, #0
    3200:      	strb.w	r0, [sp, #27]
    3204:      	ldr	r1, [sp, #4]
    3206:      	str	r1, [sp, #20]
    3208:      	ldr	r1, [sp, #20]
    320a:      	str	r1, [sp, #16]
    320c:      	str	r0, [sp, #12]
    320e:      	b	#-2 <_itcm_block_count+0x320f>
    3210:      	ldrb.w	r0, [sp, #26]
    3214:      	lsls	r0, r0, #31
    3216:      	cmp	r0, #0
    3218:      	bne	#8 <_itcm_block_count+0x3223>
    321a:      	b	#-2 <_itcm_block_count+0x321b>
    321c:      	ldr	r0, [sp]
    321e:      	cmp	r0, #1
    3220:      	beq	#16 <_itcm_block_count+0x3233>
    3222:      	b	#34 <_itcm_block_count+0x3247>
    3224:      	movs	r0, #0
    3226:      	strb.w	r0, [sp, #26]
    322a:      	b	#-18 <_itcm_block_count+0x321b>
    322c:      	ldr	r0, [sp, #12]
    322e:      	ldr	r1, [sp, #16]
    3230:      	add	sp, #28
    3232:      	bx	lr
    3234:      	ldrb.w	r0, [sp, #27]
    3238:      	lsls	r0, r0, #31
    323a:      	cmp	r0, #0
    323c:      	beq	#-20 <_itcm_block_count+0x322b>
    323e:      	b	#-2 <_itcm_block_count+0x323f>
    3240:      	movs	r0, #0
    3242:      	strb.w	r0, [sp, #27]
    3246:      	b	#-30 <_itcm_block_count+0x322b>
    3248:      	b	#-32 <_itcm_block_count+0x322b>

0000324a core::option::Option<T>::ok_or::h41d5390f5273a410:
    324a:      	sub	sp, #28
    324c:      	str	r0, [sp]
    324e:      	str	r1, [sp, #4]
    3250:      	movs	r0, #0
    3252:      	strb.w	r0, [sp, #27]
    3256:      	strb.w	r0, [sp, #26]
    325a:      	movs	r0, #1
    325c:      	strb.w	r0, [sp, #27]
    3260:      	strb.w	r0, [sp, #26]
    3264:      	ldr	r0, [sp]
    3266:      	cmp	r0, #0
    3268:      	beq	#2 <_itcm_block_count+0x326d>
    326a:      	b	#-2 <_itcm_block_count+0x326b>
    326c:      	b	#12 <_itcm_block_count+0x327b>
    326e:      	movs	r0, #0
    3270:      	strb.w	r0, [sp, #26]
    3274:      	movs	r0, #1
    3276:      	str	r0, [sp, #12]
    3278:      	b	#18 <_itcm_block_count+0x328d>
    327a:      	trap
    327c:      	movs	r0, #0
    327e:      	strb.w	r0, [sp, #27]
    3282:      	ldr	r1, [sp, #4]
    3284:      	str	r1, [sp, #20]
    3286:      	ldr	r1, [sp, #20]
    3288:      	str	r1, [sp, #16]
    328a:      	str	r0, [sp, #12]
    328c:      	b	#-2 <_itcm_block_count+0x328d>
    328e:      	ldrb.w	r0, [sp, #26]
    3292:      	lsls	r0, r0, #31
    3294:      	cmp	r0, #0
    3296:      	bne	#8 <_itcm_block_count+0x32a1>
    3298:      	b	#-2 <_itcm_block_count+0x3299>
    329a:      	ldr	r0, [sp]
    329c:      	cmp	r0, #1
    329e:      	beq	#16 <_itcm_block_count+0x32b1>
    32a0:      	b	#34 <_itcm_block_count+0x32c5>
    32a2:      	movs	r0, #0
    32a4:      	strb.w	r0, [sp, #26]
    32a8:      	b	#-18 <_itcm_block_count+0x3299>
    32aa:      	ldr	r0, [sp, #12]
    32ac:      	ldr	r1, [sp, #16]
    32ae:      	add	sp, #28
    32b0:      	bx	lr
    32b2:      	ldrb.w	r0, [sp, #27]
    32b6:      	lsls	r0, r0, #31
    32b8:      	cmp	r0, #0
    32ba:      	beq	#-20 <_itcm_block_count+0x32a9>
    32bc:      	b	#-2 <_itcm_block_count+0x32bd>
    32be:      	movs	r0, #0
    32c0:      	strb.w	r0, [sp, #27]
    32c4:      	b	#-30 <_itcm_block_count+0x32a9>
    32c6:      	b	#-32 <_itcm_block_count+0x32a9>

000032c8 core::option::Option<T>::ok_or::h5e1ec12373c8b1ca:
    32c8:      	sub	sp, #28
    32ca:      	str	r0, [sp]
    32cc:      	str	r1, [sp, #4]
    32ce:      	movs	r0, #0
    32d0:      	strb.w	r0, [sp, #27]
    32d4:      	strb.w	r0, [sp, #26]
    32d8:      	movs	r0, #1
    32da:      	strb.w	r0, [sp, #27]
    32de:      	strb.w	r0, [sp, #26]
    32e2:      	ldr	r0, [sp]
    32e4:      	cmp	r0, #0
    32e6:      	beq	#2 <_itcm_block_count+0x32eb>
    32e8:      	b	#-2 <_itcm_block_count+0x32e9>
    32ea:      	b	#12 <_itcm_block_count+0x32f9>
    32ec:      	movs	r0, #0
    32ee:      	strb.w	r0, [sp, #26]
    32f2:      	movs	r0, #1
    32f4:      	str	r0, [sp, #12]
    32f6:      	b	#18 <_itcm_block_count+0x330b>
    32f8:      	trap
    32fa:      	movs	r0, #0
    32fc:      	strb.w	r0, [sp, #27]
    3300:      	ldr	r1, [sp, #4]
    3302:      	str	r1, [sp, #20]
    3304:      	ldr	r1, [sp, #20]
    3306:      	str	r1, [sp, #16]
    3308:      	str	r0, [sp, #12]
    330a:      	b	#-2 <_itcm_block_count+0x330b>
    330c:      	ldrb.w	r0, [sp, #26]
    3310:      	lsls	r0, r0, #31
    3312:      	cmp	r0, #0
    3314:      	bne	#8 <_itcm_block_count+0x331f>
    3316:      	b	#-2 <_itcm_block_count+0x3317>
    3318:      	ldr	r0, [sp]
    331a:      	cmp	r0, #1
    331c:      	beq	#16 <_itcm_block_count+0x332f>
    331e:      	b	#34 <_itcm_block_count+0x3343>
    3320:      	movs	r0, #0
    3322:      	strb.w	r0, [sp, #26]
    3326:      	b	#-18 <_itcm_block_count+0x3317>
    3328:      	ldr	r0, [sp, #12]
    332a:      	ldr	r1, [sp, #16]
    332c:      	add	sp, #28
    332e:      	bx	lr
    3330:      	ldrb.w	r0, [sp, #27]
    3334:      	lsls	r0, r0, #31
    3336:      	cmp	r0, #0
    3338:      	beq	#-20 <_itcm_block_count+0x3327>
    333a:      	b	#-2 <_itcm_block_count+0x333b>
    333c:      	movs	r0, #0
    333e:      	strb.w	r0, [sp, #27]
    3342:      	b	#-30 <_itcm_block_count+0x3327>
    3344:      	b	#-32 <_itcm_block_count+0x3327>

00003346 core::option::Option<T>::ok_or::haad2a22734e57a8e:
    3346:      	sub	sp, #28
    3348:      	str	r0, [sp]
    334a:      	str	r1, [sp, #4]
    334c:      	movs	r0, #0
    334e:      	strb.w	r0, [sp, #27]
    3352:      	strb.w	r0, [sp, #26]
    3356:      	movs	r0, #1
    3358:      	strb.w	r0, [sp, #27]
    335c:      	strb.w	r0, [sp, #26]
    3360:      	ldr	r0, [sp]
    3362:      	cmp	r0, #0
    3364:      	beq	#2 <_itcm_block_count+0x3369>
    3366:      	b	#-2 <_itcm_block_count+0x3367>
    3368:      	b	#12 <_itcm_block_count+0x3377>
    336a:      	movs	r0, #0
    336c:      	strb.w	r0, [sp, #26]
    3370:      	movs	r0, #1
    3372:      	str	r0, [sp, #12]
    3374:      	b	#18 <_itcm_block_count+0x3389>
    3376:      	trap
    3378:      	movs	r0, #0
    337a:      	strb.w	r0, [sp, #27]
    337e:      	ldr	r1, [sp, #4]
    3380:      	str	r1, [sp, #20]
    3382:      	ldr	r1, [sp, #20]
    3384:      	str	r1, [sp, #16]
    3386:      	str	r0, [sp, #12]
    3388:      	b	#-2 <_itcm_block_count+0x3389>
    338a:      	ldrb.w	r0, [sp, #26]
    338e:      	lsls	r0, r0, #31
    3390:      	cmp	r0, #0
    3392:      	bne	#8 <_itcm_block_count+0x339d>
    3394:      	b	#-2 <_itcm_block_count+0x3395>
    3396:      	ldr	r0, [sp]
    3398:      	cmp	r0, #1
    339a:      	beq	#16 <_itcm_block_count+0x33ad>
    339c:      	b	#34 <_itcm_block_count+0x33c1>
    339e:      	movs	r0, #0
    33a0:      	strb.w	r0, [sp, #26]
    33a4:      	b	#-18 <_itcm_block_count+0x3395>
    33a6:      	ldr	r0, [sp, #12]
    33a8:      	ldr	r1, [sp, #16]
    33aa:      	add	sp, #28
    33ac:      	bx	lr
    33ae:      	ldrb.w	r0, [sp, #27]
    33b2:      	lsls	r0, r0, #31
    33b4:      	cmp	r0, #0
    33b6:      	beq	#-20 <_itcm_block_count+0x33a5>
    33b8:      	b	#-2 <_itcm_block_count+0x33b9>
    33ba:      	movs	r0, #0
    33bc:      	strb.w	r0, [sp, #27]
    33c0:      	b	#-30 <_itcm_block_count+0x33a5>
    33c2:      	b	#-32 <_itcm_block_count+0x33a5>

000033c4 core::option::Option<T>::ok_or::hbdf18a943bef7a5b:
    33c4:      	sub	sp, #28
    33c6:      	str	r0, [sp]
    33c8:      	str	r1, [sp, #4]
    33ca:      	movs	r0, #0
    33cc:      	strb.w	r0, [sp, #27]
    33d0:      	strb.w	r0, [sp, #26]
    33d4:      	movs	r0, #1
    33d6:      	strb.w	r0, [sp, #27]
    33da:      	strb.w	r0, [sp, #26]
    33de:      	ldr	r0, [sp]
    33e0:      	cmp	r0, #0
    33e2:      	beq	#2 <_itcm_block_count+0x33e7>
    33e4:      	b	#-2 <_itcm_block_count+0x33e5>
    33e6:      	b	#12 <_itcm_block_count+0x33f5>
    33e8:      	movs	r0, #0
    33ea:      	strb.w	r0, [sp, #26]
    33ee:      	movs	r0, #1
    33f0:      	str	r0, [sp, #12]
    33f2:      	b	#18 <_itcm_block_count+0x3407>
    33f4:      	trap
    33f6:      	movs	r0, #0
    33f8:      	strb.w	r0, [sp, #27]
    33fc:      	ldr	r1, [sp, #4]
    33fe:      	str	r1, [sp, #20]
    3400:      	ldr	r1, [sp, #20]
    3402:      	str	r1, [sp, #16]
    3404:      	str	r0, [sp, #12]
    3406:      	b	#-2 <_itcm_block_count+0x3407>
    3408:      	ldrb.w	r0, [sp, #26]
    340c:      	lsls	r0, r0, #31
    340e:      	cmp	r0, #0
    3410:      	bne	#8 <_itcm_block_count+0x341b>
    3412:      	b	#-2 <_itcm_block_count+0x3413>
    3414:      	ldr	r0, [sp]
    3416:      	cmp	r0, #1
    3418:      	beq	#16 <_itcm_block_count+0x342b>
    341a:      	b	#34 <_itcm_block_count+0x343f>
    341c:      	movs	r0, #0
    341e:      	strb.w	r0, [sp, #26]
    3422:      	b	#-18 <_itcm_block_count+0x3413>
    3424:      	ldr	r0, [sp, #12]
    3426:      	ldr	r1, [sp, #16]
    3428:      	add	sp, #28
    342a:      	bx	lr
    342c:      	ldrb.w	r0, [sp, #27]
    3430:      	lsls	r0, r0, #31
    3432:      	cmp	r0, #0
    3434:      	beq	#-20 <_itcm_block_count+0x3423>
    3436:      	b	#-2 <_itcm_block_count+0x3437>
    3438:      	movs	r0, #0
    343a:      	strb.w	r0, [sp, #27]
    343e:      	b	#-30 <_itcm_block_count+0x3423>
    3440:      	b	#-32 <_itcm_block_count+0x3423>

00003442 core::option::Option<T>::ok_or::hc47e435384c89134:
    3442:      	sub	sp, #28
    3444:      	str	r0, [sp]
    3446:      	str	r1, [sp, #4]
    3448:      	movs	r0, #0
    344a:      	strb.w	r0, [sp, #27]
    344e:      	strb.w	r0, [sp, #26]
    3452:      	movs	r0, #1
    3454:      	strb.w	r0, [sp, #27]
    3458:      	strb.w	r0, [sp, #26]
    345c:      	ldr	r0, [sp]
    345e:      	cmp	r0, #0
    3460:      	beq	#2 <_itcm_block_count+0x3465>
    3462:      	b	#-2 <_itcm_block_count+0x3463>
    3464:      	b	#12 <_itcm_block_count+0x3473>
    3466:      	movs	r0, #0
    3468:      	strb.w	r0, [sp, #26]
    346c:      	movs	r0, #1
    346e:      	str	r0, [sp, #12]
    3470:      	b	#18 <_itcm_block_count+0x3485>
    3472:      	trap
    3474:      	movs	r0, #0
    3476:      	strb.w	r0, [sp, #27]
    347a:      	ldr	r1, [sp, #4]
    347c:      	str	r1, [sp, #20]
    347e:      	ldr	r1, [sp, #20]
    3480:      	str	r1, [sp, #16]
    3482:      	str	r0, [sp, #12]
    3484:      	b	#-2 <_itcm_block_count+0x3485>
    3486:      	ldrb.w	r0, [sp, #26]
    348a:      	lsls	r0, r0, #31
    348c:      	cmp	r0, #0
    348e:      	bne	#8 <_itcm_block_count+0x3499>
    3490:      	b	#-2 <_itcm_block_count+0x3491>
    3492:      	ldr	r0, [sp]
    3494:      	cmp	r0, #1
    3496:      	beq	#16 <_itcm_block_count+0x34a9>
    3498:      	b	#34 <_itcm_block_count+0x34bd>
    349a:      	movs	r0, #0
    349c:      	strb.w	r0, [sp, #26]
    34a0:      	b	#-18 <_itcm_block_count+0x3491>
    34a2:      	ldr	r0, [sp, #12]
    34a4:      	ldr	r1, [sp, #16]
    34a6:      	add	sp, #28
    34a8:      	bx	lr
    34aa:      	ldrb.w	r0, [sp, #27]
    34ae:      	lsls	r0, r0, #31
    34b0:      	cmp	r0, #0
    34b2:      	beq	#-20 <_itcm_block_count+0x34a1>
    34b4:      	b	#-2 <_itcm_block_count+0x34b5>
    34b6:      	movs	r0, #0
    34b8:      	strb.w	r0, [sp, #27]
    34bc:      	b	#-30 <_itcm_block_count+0x34a1>
    34be:      	b	#-32 <_itcm_block_count+0x34a1>

000034c0 core::option::Option<T>::ok_or::he48b9ef577c1e6e3:
    34c0:      	sub	sp, #28
    34c2:      	str	r0, [sp]
    34c4:      	str	r1, [sp, #4]
    34c6:      	movs	r0, #0
    34c8:      	strb.w	r0, [sp, #27]
    34cc:      	strb.w	r0, [sp, #26]
    34d0:      	movs	r0, #1
    34d2:      	strb.w	r0, [sp, #27]
    34d6:      	strb.w	r0, [sp, #26]
    34da:      	ldr	r0, [sp]
    34dc:      	cmp	r0, #0
    34de:      	beq	#2 <_itcm_block_count+0x34e3>
    34e0:      	b	#-2 <_itcm_block_count+0x34e1>
    34e2:      	b	#12 <_itcm_block_count+0x34f1>
    34e4:      	movs	r0, #0
    34e6:      	strb.w	r0, [sp, #26]
    34ea:      	movs	r0, #1
    34ec:      	str	r0, [sp, #12]
    34ee:      	b	#18 <_itcm_block_count+0x3503>
    34f0:      	trap
    34f2:      	movs	r0, #0
    34f4:      	strb.w	r0, [sp, #27]
    34f8:      	ldr	r1, [sp, #4]
    34fa:      	str	r1, [sp, #20]
    34fc:      	ldr	r1, [sp, #20]
    34fe:      	str	r1, [sp, #16]
    3500:      	str	r0, [sp, #12]
    3502:      	b	#-2 <_itcm_block_count+0x3503>
    3504:      	ldrb.w	r0, [sp, #26]
    3508:      	lsls	r0, r0, #31
    350a:      	cmp	r0, #0
    350c:      	bne	#8 <_itcm_block_count+0x3517>
    350e:      	b	#-2 <_itcm_block_count+0x350f>
    3510:      	ldr	r0, [sp]
    3512:      	cmp	r0, #1
    3514:      	beq	#16 <_itcm_block_count+0x3527>
    3516:      	b	#34 <_itcm_block_count+0x353b>
    3518:      	movs	r0, #0
    351a:      	strb.w	r0, [sp, #26]
    351e:      	b	#-18 <_itcm_block_count+0x350f>
    3520:      	ldr	r0, [sp, #12]
    3522:      	ldr	r1, [sp, #16]
    3524:      	add	sp, #28
    3526:      	bx	lr
    3528:      	ldrb.w	r0, [sp, #27]
    352c:      	lsls	r0, r0, #31
    352e:      	cmp	r0, #0
    3530:      	beq	#-20 <_itcm_block_count+0x351f>
    3532:      	b	#-2 <_itcm_block_count+0x3533>
    3534:      	movs	r0, #0
    3536:      	strb.w	r0, [sp, #27]
    353a:      	b	#-30 <_itcm_block_count+0x351f>
    353c:      	b	#-32 <_itcm_block_count+0x351f>

0000353e <T as core::convert::From<T>>::from::h853d68e757b4bf77:
    353e:      	sub	sp, #4
    3540:      	add	sp, #4
    3542:      	bx	lr

00003544 <core::option::Option<T> as core::ops::try::Try>::from_error::h35294f8e45110795:
    3544:      	sub	sp, #4
    3546:      	movs	r1, #0
    3548:      	str	r1, [r0]
    354a:      	add	sp, #4
    354c:      	bx	lr

0000354e <core::option::Option<T> as core::ops::try::Try>::into_result::h0012dc47d336eb58:
    354e:      	push	{r7, lr}
    3550:      	sub	sp, #16
    3552:      	str	r0, [sp, #8]
    3554:      	str	r1, [sp, #12]
    3556:      	ldr	r0, [sp, #8]
    3558:      	ldr	r1, [sp, #12]
    355a:      	bl	#-284
    355e:      	str	r0, [sp, #4]
    3560:      	str	r1, [sp]
    3562:      	b	#-2 <_itcm_block_count+0x3563>
    3564:      	ldr	r0, [sp, #4]
    3566:      	ldr	r1, [sp]
    3568:      	add	sp, #16
    356a:      	pop	{r7, pc}

0000356c <core::option::Option<T> as core::ops::try::Try>::into_result::h0a28b287ca643b84:
    356c:      	push	{r7, lr}
    356e:      	sub	sp, #16
    3570:      	str	r0, [sp, #8]
    3572:      	str	r1, [sp, #12]
    3574:      	ldr	r0, [sp, #8]
    3576:      	ldr	r1, [sp, #12]
    3578:      	bl	#-1196
    357c:      	str	r0, [sp, #4]
    357e:      	str	r1, [sp]
    3580:      	b	#-2 <_itcm_block_count+0x3581>
    3582:      	ldr	r0, [sp, #4]
    3584:      	ldr	r1, [sp]
    3586:      	add	sp, #16
    3588:      	pop	{r7, pc}

0000358a <core::option::Option<T> as core::ops::try::Try>::into_result::h293446398b31965e:
    358a:      	push	{r7, lr}
    358c:      	sub	sp, #16
    358e:      	str	r0, [sp, #8]
    3590:      	str	r1, [sp, #12]
    3592:      	ldr	r0, [sp, #8]
    3594:      	ldr	r1, [sp, #12]
    3596:      	bl	#-722
    359a:      	str	r0, [sp, #4]
    359c:      	str	r1, [sp]
    359e:      	b	#-2 <_itcm_block_count+0x359f>
    35a0:      	ldr	r0, [sp, #4]
    35a2:      	ldr	r1, [sp]
    35a4:      	add	sp, #16
    35a6:      	pop	{r7, pc}

000035a8 <core::option::Option<T> as core::ops::try::Try>::into_result::h3d9306226bbb0c35:
    35a8:      	push	{r7, lr}
    35aa:      	sub	sp, #16
    35ac:      	str	r0, [sp, #8]
    35ae:      	str	r1, [sp, #12]
    35b0:      	ldr	r0, [sp, #8]
    35b2:      	ldr	r1, [sp, #12]
    35b4:      	bl	#-1004
    35b8:      	str	r0, [sp, #4]
    35ba:      	str	r1, [sp]
    35bc:      	b	#-2 <_itcm_block_count+0x35bd>
    35be:      	ldr	r0, [sp, #4]
    35c0:      	ldr	r1, [sp]
    35c2:      	add	sp, #16
    35c4:      	pop	{r7, pc}

000035c6 <core::option::Option<T> as core::ops::try::Try>::into_result::h48006c16fc45c4cf:
    35c6:      	push	{r7, lr}
    35c8:      	sub	sp, #16
    35ca:      	str	r0, [sp, #8]
    35cc:      	str	r1, [sp, #12]
    35ce:      	ldr	r0, [sp, #8]
    35d0:      	ldr	r1, [sp, #12]
    35d2:      	bl	#-530
    35d6:      	str	r0, [sp, #4]
    35d8:      	str	r1, [sp]
    35da:      	b	#-2 <_itcm_block_count+0x35db>
    35dc:      	ldr	r0, [sp, #4]
    35de:      	ldr	r1, [sp]
    35e0:      	add	sp, #16
    35e2:      	pop	{r7, pc}

000035e4 <core::option::Option<T> as core::ops::try::Try>::into_result::h4a33c0a205a36620:
    35e4:      	push	{r7, lr}
    35e6:      	sub	sp, #16
    35e8:      	str	r0, [sp, #8]
    35ea:      	str	r1, [sp, #12]
    35ec:      	ldr	r0, [sp, #8]
    35ee:      	ldr	r1, [sp, #12]
    35f0:      	bl	#-938
    35f4:      	str	r0, [sp, #4]
    35f6:      	str	r1, [sp]
    35f8:      	b	#-2 <_itcm_block_count+0x35f9>
    35fa:      	ldr	r0, [sp, #4]
    35fc:      	ldr	r1, [sp]
    35fe:      	add	sp, #16
    3600:      	pop	{r7, pc}

00003602 <core::option::Option<T> as core::ops::try::Try>::into_result::h6aa1eece4c9e2fc4:
    3602:      	push	{r7, lr}
    3604:      	sub	sp, #16
    3606:      	str	r0, [sp, #8]
    3608:      	str	r1, [sp, #12]
    360a:      	ldr	r0, [sp, #8]
    360c:      	ldr	r1, [sp, #12]
    360e:      	bl	#-1220
    3612:      	str	r0, [sp, #4]
    3614:      	str	r1, [sp]
    3616:      	b	#-2 <_itcm_block_count+0x3617>
    3618:      	ldr	r0, [sp, #4]
    361a:      	ldr	r1, [sp]
    361c:      	add	sp, #16
    361e:      	pop	{r7, pc}

00003620 <core::option::Option<T> as core::ops::try::Try>::into_result::hcafd3b696f11468f:
    3620:      	push	{r7, lr}
    3622:      	sub	sp, #16
    3624:      	str	r0, [sp, #8]
    3626:      	str	r1, [sp, #12]
    3628:      	ldr	r0, [sp, #8]
    362a:      	ldr	r1, [sp, #12]
    362c:      	bl	#-746
    3630:      	str	r0, [sp, #4]
    3632:      	str	r1, [sp]
    3634:      	b	#-2 <_itcm_block_count+0x3635>
    3636:      	ldr	r0, [sp, #4]
    3638:      	ldr	r1, [sp]
    363a:      	add	sp, #16
    363c:      	pop	{r7, pc}

0000363e <core::option::Option<T> as core::ops::try::Try>::into_result::hde15fe75fcc7f8d7:
    363e:      	push	{r7, lr}
    3640:      	sub	sp, #16
    3642:      	str	r0, [sp, #8]
    3644:      	str	r1, [sp, #12]
    3646:      	ldr	r0, [sp, #8]
    3648:      	ldr	r1, [sp, #12]
    364a:      	bl	#-398
    364e:      	str	r0, [sp, #4]
    3650:      	str	r1, [sp]
    3652:      	b	#-2 <_itcm_block_count+0x3653>
    3654:      	ldr	r0, [sp, #4]
    3656:      	ldr	r1, [sp]
    3658:      	add	sp, #16
    365a:      	pop	{r7, pc}

0000365c imxrt_hal::ccm::perclk::CLKSEL::to_perclk_clk_sel::h3bbddc6a3e79761c:
    365c:      	sub	sp, #12
    365e:      	str	r0, [sp]
    3660:      	str	r1, [sp, #4]
    3662:      	ldr	r0, [sp]
    3664:      	cmp	r0, #0
    3666:      	beq	#8 <_itcm_block_count+0x3671>
    3668:      	b	#-2 <_itcm_block_count+0x3669>
    366a:      	movs	r0, #0
    366c:      	str	r0, [sp, #8]
    366e:      	b	#6 <_itcm_block_count+0x3677>
    3670:      	trap
    3672:      	movs	r0, #1
    3674:      	str	r0, [sp, #8]
    3676:      	b	#-2 <_itcm_block_count+0x3677>
    3678:      	ldr	r0, [sp, #8]
    367a:      	add	sp, #12
    367c:      	bx	lr

0000367e imxrt_hal::ccm::perclk::Multiplexer::new::h0f61ea3663529b68:
    367e:      	bx	lr

00003680 imxrt_hal::ccm::perclk::Multiplexer::configure::he14f4ff2f5a653fa:
    3680:      	push	{r7, lr}
    3682:      	sub	sp, #88
    3684:      	ldr.w	r12, [sp, #96]
    3688:      	str	r1, [sp, #52]
    368a:      	str	r2, [sp, #56]
    368c:      	str	r3, [sp, #60]
    368e:      	str.w	r12, [sp, #64]
    3692:      	ldr	r1, [sp, #52]
    3694:      	str	r1, [sp, #68]
    3696:      	ldr	r1, [sp, #68]
    3698:      	ldr	r1, [r1]
    369a:      	str	r0, [sp, #44]
    369c:      	str	r1, [sp, #40]
    369e:      	b	#-2 <_itcm_block_count+0x369f>
    36a0:      	ldr	r0, [sp, #40]
    36a2:      	add.w	r1, r0, #28
    36a6:      	ldr	r2, [sp, #52]
    36a8:      	str	r2, [sp, #80]
    36aa:      	ldr	r2, [sp, #80]
    36ac:      	ldr	r2, [r2]
    36ae:      	str	r1, [sp, #36]
    36b0:      	str	r2, [sp, #32]
    36b2:      	b	#-2 <_itcm_block_count+0x36b3>
    36b4:      	ldr	r0, [sp, #32]
    36b6:      	add.w	r1, r0, #28
    36ba:      	str	r1, [sp, #84]
    36bc:      	ldr	r0, [sp, #84]
    36be:      	bl	#11186
    36c2:      	bl	#10540
    36c6:      	str	r0, [sp, #28]
    36c8:      	b	#-2 <_itcm_block_count+0x36c9>
    36ca:      	ldr	r0, [sp, #28]
    36cc:      	bic	r1, r0, #64
    36d0:      	ldr	r0, [sp, #60]
    36d2:      	ldr	r2, [sp, #64]
    36d4:      	str	r1, [sp, #24]
    36d6:      	mov	r1, r2
    36d8:      	bl	#-128
    36dc:      	str	r0, [sp, #20]
    36de:      	b	#-2 <_itcm_block_count+0x36df>
    36e0:      	ldr	r0, [sp, #20]
    36e2:      	lsls	r1, r0, #6
    36e4:      	str	r1, [sp, #16]
    36e6:      	b	#-2 <_itcm_block_count+0x36e7>
    36e8:      	ldr	r0, [sp, #16]
    36ea:      	and	r1, r0, #64
    36ee:      	ldr	r2, [sp, #24]
    36f0:      	orrs	r1, r2
    36f2:      	ldr	r3, [sp, #36]
    36f4:      	str	r3, [sp, #72]
    36f6:      	str	r1, [sp, #76]
    36f8:      	ldr	r0, [sp, #72]
    36fa:      	bl	#11126
    36fe:      	ldr	r1, [sp, #76]
    3700:      	bl	#10524
    3704:      	b	#-2 <_itcm_block_count+0x3705>
    3706:      	ldr	r0, [sp, #52]
    3708:      	ldr	r1, [sp, #56]
    370a:      	str	r0, [sp, #12]
    370c:      	mov	r0, r1
    370e:      	bl	#-7506
    3712:      	str	r0, [sp, #8]
    3714:      	b	#-2 <_itcm_block_count+0x3715>
    3716:      	ldr	r0, [sp, #60]
    3718:      	ldr	r1, [sp, #64]
    371a:      	bl	#-7466
    371e:      	str	r0, [sp, #4]
    3720:      	b	#-2 <_itcm_block_count+0x3721>
    3722:      	ldr	r0, [sp, #12]
    3724:      	ldr	r1, [sp, #44]
    3726:      	str	r0, [r1]
    3728:      	ldr	r2, [sp, #8]
    372a:      	str	r2, [r1, #4]
    372c:      	ldr	r3, [sp, #4]
    372e:      	str	r3, [r1, #8]
    3730:      	add	sp, #88
    3732:      	pop	{r7, pc}

00003734 imxrt_hal::ccm::perclk::Configured::enable::hb87cd093ba0bb45d:
    3734:      	push	{r7, lr}
    3736:      	sub	sp, #48
    3738:      	ldr	r1, [r0]
    373a:      	str	r1, [sp, #28]
    373c:      	ldr	r1, [sp, #28]
    373e:      	ldr	r1, [r1]
    3740:      	str	r0, [sp, #16]
    3742:      	str	r1, [sp, #12]
    3744:      	b	#-2 <_itcm_block_count+0x3745>
    3746:      	ldr	r0, [sp, #12]
    3748:      	add.w	r1, r0, #108
    374c:      	ldr	r2, [sp, #16]
    374e:      	ldr	r3, [r2]
    3750:      	str	r3, [sp, #40]
    3752:      	ldr	r3, [sp, #40]
    3754:      	ldr	r3, [r3]
    3756:      	str	r1, [sp, #8]
    3758:      	str	r3, [sp, #4]
    375a:      	b	#-2 <_itcm_block_count+0x375b>
    375c:      	ldr	r0, [sp, #4]
    375e:      	add.w	r1, r0, #108
    3762:      	str	r1, [sp, #44]
    3764:      	ldr	r0, [sp, #44]
    3766:      	bl	#11018
    376a:      	bl	#10372
    376e:      	str	r0, [sp]
    3770:      	b	#-2 <_itcm_block_count+0x3771>
    3772:      	ldr	r0, [sp]
    3774:      	orr	r1, r0, #12288
    3778:      	ldr	r2, [sp, #8]
    377a:      	str	r2, [sp, #32]
    377c:      	str	r1, [sp, #36]
    377e:      	ldr	r0, [sp, #32]
    3780:      	bl	#10992
    3784:      	ldr	r1, [sp, #36]
    3786:      	bl	#10390
    378a:      	b	#-2 <_itcm_block_count+0x378b>
    378c:      	ldr	r0, [sp, #16]
    378e:      	ldr	r1, [r0, #4]
    3790:      	ldr	r2, [r0, #8]
    3792:      	str	r2, [sp, #20]
    3794:      	str	r1, [sp, #24]
    3796:      	ldr	r0, [sp, #20]
    3798:      	ldr	r1, [sp, #24]
    379a:      	add	sp, #48
    379c:      	pop	{r7, pc}

0000379e core::fmt::ArgumentV1::new::h844da579c1048593:
    379e:      	sub	sp, #32
    37a0:      	str	r0, [sp, #8]
    37a2:      	str	r1, [sp, #12]
    37a4:      	ldr	r0, [sp, #12]
    37a6:      	str	r0, [sp, #24]
    37a8:      	ldr	r0, [sp, #24]
    37aa:      	str	r0, [sp, #4]
    37ac:      	b	#-2 <_itcm_block_count+0x37ad>
    37ae:      	ldr	r0, [sp, #8]
    37b0:      	str	r0, [sp, #28]
    37b2:      	ldr	r0, [sp, #28]
    37b4:      	str	r0, [sp]
    37b6:      	b	#-2 <_itcm_block_count+0x37b7>
    37b8:      	ldr	r0, [sp]
    37ba:      	str	r0, [sp, #16]
    37bc:      	ldr	r1, [sp, #4]
    37be:      	str	r1, [sp, #20]
    37c0:      	ldr	r0, [sp, #16]
    37c2:      	ldr	r1, [sp, #20]
    37c4:      	add	sp, #32
    37c6:      	bx	lr

000037c8 imxrt_hal::Peripherals::take::h2df2808034aa5738:
    37c8:      	push.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    37cc:      	sub.w	sp, sp, #956
    37d0:      	str	r0, [sp, #292]
    37d2:      	bl	#1886
    37d6:      	str	r0, [sp, #288]
    37d8:      	str	r1, [sp, #284]
    37da:      	b	#-2 <_itcm_block_count+0x37db>
    37dc:      	ldr	r0, [sp, #288]
    37de:      	ldr	r1, [sp, #284]
    37e0:      	bl	#-422
    37e4:      	str	r1, [sp, #396]
    37e6:      	str	r0, [sp, #392]
    37e8:      	b	#-2 <_itcm_block_count+0x37e9>
    37ea:      	ldr	r0, [sp, #392]
    37ec:      	cmp	r0, #0
    37ee:      	beq	#30 <_itcm_block_count+0x380f>
    37f0:      	b	#-2 <_itcm_block_count+0x37f1>
    37f2:      	b	#0 <_itcm_block_count+0x37f5>
    37f4:      	trap
    37f6:      	bl	#-700
    37fa:      	b	#6 <_itcm_block_count+0x3803>
    37fc:      	add.w	sp, sp, #956
    3800:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}
    3804:      	ldr	r0, [sp, #292]
    3806:      	bl	#-710
    380a:      	b	#-2 <_itcm_block_count+0x380b>
    380c:      	b	#-2 <_itcm_block_count+0x380d>
    380e:      	b	#-22 <_itcm_block_count+0x37fb>
    3810:      	ldr	r0, [sp, #396]
    3812:      	str	r0, [sp, #404]
    3814:      	ldr	r0, [sp, #404]
    3816:      	bl	#1840
    381a:      	b	#-2 <_itcm_block_count+0x381b>
    381c:      	bl	#2618
    3820:      	str	r0, [sp, #280]
    3822:      	str	r1, [sp, #276]
    3824:      	b	#-2 <_itcm_block_count+0x3825>
    3826:      	ldr	r0, [sp, #280]
    3828:      	ldr	r1, [sp, #276]
    382a:      	bl	#-616
    382e:      	str	r1, [sp, #412]
    3830:      	str	r0, [sp, #408]
    3832:      	b	#-2 <_itcm_block_count+0x3833>
    3834:      	ldr	r0, [sp, #408]
    3836:      	cmp	r0, #0
    3838:      	beq	#20 <_itcm_block_count+0x384f>
    383a:      	b	#-2 <_itcm_block_count+0x383b>
    383c:      	b	#0 <_itcm_block_count+0x383f>
    383e:      	trap
    3840:      	bl	#-774
    3844:      	b	#-2 <_itcm_block_count+0x3845>
    3846:      	ldr	r0, [sp, #292]
    3848:      	bl	#-776
    384c:      	b	#-2 <_itcm_block_count+0x384d>
    384e:      	b	#-68 <_itcm_block_count+0x380d>
    3850:      	ldr	r0, [sp, #412]
    3852:      	str	r0, [sp, #420]
    3854:      	ldr	r0, [sp, #420]
    3856:      	str	r0, [sp, #272]
    3858:      	bl	#2844
    385c:      	str	r0, [sp, #268]
    385e:      	str	r1, [sp, #264]
    3860:      	b	#-2 <_itcm_block_count+0x3861>
    3862:      	ldr	r0, [sp, #268]
    3864:      	ldr	r1, [sp, #264]
    3866:      	bl	#-766
    386a:      	str	r1, [sp, #428]
    386c:      	str	r0, [sp, #424]
    386e:      	b	#-2 <_itcm_block_count+0x386f>
    3870:      	ldr	r0, [sp, #424]
    3872:      	cmp	r0, #0
    3874:      	beq	#20 <_itcm_block_count+0x388b>
    3876:      	b	#-2 <_itcm_block_count+0x3877>
    3878:      	b	#0 <_itcm_block_count+0x387b>
    387a:      	trap
    387c:      	bl	#-834
    3880:      	b	#-2 <_itcm_block_count+0x3881>
    3882:      	ldr	r0, [sp, #292]
    3884:      	bl	#-836
    3888:      	b	#-2 <_itcm_block_count+0x3889>
    388a:      	b	#-128 <_itcm_block_count+0x380d>
    388c:      	ldr	r0, [sp, #428]
    388e:      	str	r0, [sp, #436]
    3890:      	ldr	r1, [sp, #436]
    3892:      	ldr	r0, [sp, #272]
    3894:      	bl	#-7952
    3898:      	str	r0, [sp, #260]
    389a:      	str	r1, [sp, #256]
    389c:      	b	#-2 <_itcm_block_count+0x389d>
    389e:      	bl	#2510
    38a2:      	str	r0, [sp, #252]
    38a4:      	str	r1, [sp, #248]
    38a6:      	b	#-2 <_itcm_block_count+0x38a7>
    38a8:      	ldr	r0, [sp, #252]
    38aa:      	ldr	r1, [sp, #248]
    38ac:      	bl	#-656
    38b0:      	str	r1, [sp, #444]
    38b2:      	str	r0, [sp, #440]
    38b4:      	b	#-2 <_itcm_block_count+0x38b5>
    38b6:      	ldr	r0, [sp, #440]
    38b8:      	cmp	r0, #0
    38ba:      	beq	#20 <_itcm_block_count+0x38d1>
    38bc:      	b	#-2 <_itcm_block_count+0x38bd>
    38be:      	b	#0 <_itcm_block_count+0x38c1>
    38c0:      	trap
    38c2:      	bl	#-904
    38c6:      	b	#-2 <_itcm_block_count+0x38c7>
    38c8:      	ldr	r0, [sp, #292]
    38ca:      	bl	#-906
    38ce:      	b	#-2 <_itcm_block_count+0x38cf>
    38d0:      	b	#-198 <_itcm_block_count+0x380d>
    38d2:      	ldr	r0, [sp, #444]
    38d4:      	str	r0, [sp, #452]
    38d6:      	ldr	r0, [sp, #452]
    38d8:      	bl	#2474
    38dc:      	str	r0, [sp, #244]
    38de:      	b	#-2 <_itcm_block_count+0x38df>
    38e0:      	bl	#1572
    38e4:      	str	r0, [sp, #240]
    38e6:      	str	r1, [sp, #236]
    38e8:      	b	#-2 <_itcm_block_count+0x38e9>
    38ea:      	ldr	r0, [sp, #240]
    38ec:      	ldr	r1, [sp, #236]
    38ee:      	bl	#-932
    38f2:      	str	r1, [sp, #464]
    38f4:      	str	r0, [sp, #460]
    38f6:      	b	#-2 <_itcm_block_count+0x38f7>
    38f8:      	ldr	r0, [sp, #460]
    38fa:      	cmp	r0, #0
    38fc:      	beq	#20 <_itcm_block_count+0x3913>
    38fe:      	b	#-2 <_itcm_block_count+0x38ff>
    3900:      	b	#0 <_itcm_block_count+0x3903>
    3902:      	trap
    3904:      	bl	#-970
    3908:      	b	#-2 <_itcm_block_count+0x3909>
    390a:      	ldr	r0, [sp, #292]
    390c:      	bl	#-972
    3910:      	b	#-2 <_itcm_block_count+0x3911>
    3912:      	b	#-264 <_itcm_block_count+0x380d>
    3914:      	ldr	r0, [sp, #464]
    3916:      	str	r0, [sp, #472]
    3918:      	ldr	r0, [sp, #472]
    391a:      	str	r0, [sp, #456]
    391c:      	bl	#5574
    3920:      	str	r0, [sp, #232]
    3922:      	str	r1, [sp, #228]
    3924:      	b	#-2 <_itcm_block_count+0x3925>
    3926:      	ldr	r0, [sp, #232]
    3928:      	ldr	r1, [sp, #228]
    392a:      	bl	#-842
    392e:      	str	r1, [sp, #480]
    3930:      	str	r0, [sp, #476]
    3932:      	b	#-2 <_itcm_block_count+0x3933>
    3934:      	ldr	r0, [sp, #476]
    3936:      	cmp	r0, #0
    3938:      	beq	#20 <_itcm_block_count+0x394f>
    393a:      	b	#-2 <_itcm_block_count+0x393b>
    393c:      	b	#0 <_itcm_block_count+0x393f>
    393e:      	trap
    3940:      	bl	#-1030
    3944:      	b	#-2 <_itcm_block_count+0x3945>
    3946:      	ldr	r0, [sp, #292]
    3948:      	bl	#-1032
    394c:      	b	#-2 <_itcm_block_count+0x394d>
    394e:      	b	#-324 <_itcm_block_count+0x380d>
    3950:      	ldr	r0, [sp, #480]
    3952:      	str	r0, [sp, #488]
    3954:      	ldr	r0, [sp, #488]
    3956:      	bl	#5790
    395a:      	str	r0, [sp, #224]
    395c:      	b	#-2 <_itcm_block_count+0x395d>
    395e:      	bl	#6290
    3962:      	str	r0, [sp, #220]
    3964:      	str	r1, [sp, #216]
    3966:      	b	#-2 <_itcm_block_count+0x3967>
    3968:      	ldr	r0, [sp, #220]
    396a:      	ldr	r1, [sp, #216]
    396c:      	bl	#-908
    3970:      	str	r1, [sp, #496]
    3972:      	str	r0, [sp, #492]
    3974:      	b	#-2 <_itcm_block_count+0x3975>
    3976:      	ldr	r0, [sp, #492]
    3978:      	cmp	r0, #0
    397a:      	beq	#20 <_itcm_block_count+0x3991>
    397c:      	b	#-2 <_itcm_block_count+0x397d>
    397e:      	b	#0 <_itcm_block_count+0x3981>
    3980:      	trap
    3982:      	bl	#-1096
    3986:      	b	#-2 <_itcm_block_count+0x3987>
    3988:      	ldr	r0, [sp, #292]
    398a:      	bl	#-1098
    398e:      	b	#-2 <_itcm_block_count+0x398f>
    3990:      	b	#-390 <_itcm_block_count+0x380d>
    3992:      	ldr	r0, [sp, #496]
    3994:      	str	r0, [sp, #504]
    3996:      	ldr	r0, [sp, #504]
    3998:      	bl	#5738
    399c:      	str	r0, [sp, #212]
    399e:      	b	#-2 <_itcm_block_count+0x399f>
    39a0:      	bl	#1402
    39a4:      	str	r0, [sp, #208]
    39a6:      	str	r1, [sp, #204]
    39a8:      	b	#-2 <_itcm_block_count+0x39a9>
    39aa:      	ldr	r0, [sp, #208]
    39ac:      	ldr	r1, [sp, #204]
    39ae:      	bl	#-974
    39b2:      	str	r1, [sp, #512]
    39b4:      	str	r0, [sp, #508]
    39b6:      	b	#-2 <_itcm_block_count+0x39b7>
    39b8:      	ldr	r0, [sp, #508]
    39ba:      	cmp	r0, #0
    39bc:      	beq	#20 <_itcm_block_count+0x39d3>
    39be:      	b	#-2 <_itcm_block_count+0x39bf>
    39c0:      	b	#0 <_itcm_block_count+0x39c3>
    39c2:      	trap
    39c4:      	bl	#-1162
    39c8:      	b	#-2 <_itcm_block_count+0x39c9>
    39ca:      	ldr	r0, [sp, #292]
    39cc:      	bl	#-1164
    39d0:      	b	#-2 <_itcm_block_count+0x39d1>
    39d2:      	b	#-456 <_itcm_block_count+0x380d>
    39d4:      	ldr	r0, [sp, #512]
    39d6:      	str	r0, [sp, #520]
    39d8:      	ldr	r0, [sp, #520]
    39da:      	bl	#5644
    39de:      	str	r0, [sp, #200]
    39e0:      	b	#-2 <_itcm_block_count+0x39e1>
    39e2:      	bl	#5924
    39e6:      	str	r0, [sp, #196]
    39e8:      	str	r1, [sp, #192]
    39ea:      	b	#-2 <_itcm_block_count+0x39eb>
    39ec:      	ldr	r0, [sp, #196]
    39ee:      	ldr	r1, [sp, #192]
    39f0:      	bl	#-1040
    39f4:      	str	r1, [sp, #528]
    39f6:      	str	r0, [sp, #524]
    39f8:      	b	#-2 <_itcm_block_count+0x39f9>
    39fa:      	ldr	r0, [sp, #524]
    39fc:      	cmp	r0, #0
    39fe:      	beq	#20 <_itcm_block_count+0x3a15>
    3a00:      	b	#-2 <_itcm_block_count+0x3a01>
    3a02:      	b	#0 <_itcm_block_count+0x3a05>
    3a04:      	trap
    3a06:      	bl	#-1228
    3a0a:      	b	#-2 <_itcm_block_count+0x3a0b>
    3a0c:      	ldr	r0, [sp, #292]
    3a0e:      	bl	#-1230
    3a12:      	b	#-2 <_itcm_block_count+0x3a13>
    3a14:      	b	#-522 <_itcm_block_count+0x380d>
    3a16:      	ldr	r0, [sp, #528]
    3a18:      	str	r0, [sp, #536]
    3a1a:      	ldr	r0, [sp, #536]
    3a1c:      	bl	#5564
    3a20:      	str	r0, [sp, #188]
    3a22:      	b	#-2 <_itcm_block_count+0x3a23>
    3a24:      	bl	#5288
    3a28:      	str	r0, [sp, #184]
    3a2a:      	str	r1, [sp, #180]
    3a2c:      	b	#-2 <_itcm_block_count+0x3a2d>
    3a2e:      	ldr	r0, [sp, #184]
    3a30:      	ldr	r1, [sp, #180]
    3a32:      	bl	#-1166
    3a36:      	str	r1, [sp, #560]
    3a38:      	str	r0, [sp, #556]
    3a3a:      	b	#-2 <_itcm_block_count+0x3a3b>
    3a3c:      	ldr	r0, [sp, #556]
    3a3e:      	cmp	r0, #0
    3a40:      	beq	#20 <_itcm_block_count+0x3a57>
    3a42:      	b	#-2 <_itcm_block_count+0x3a43>
    3a44:      	b	#0 <_itcm_block_count+0x3a47>
    3a46:      	trap
    3a48:      	bl	#-1294
    3a4c:      	b	#-2 <_itcm_block_count+0x3a4d>
    3a4e:      	ldr	r0, [sp, #292]
    3a50:      	bl	#-1296
    3a54:      	b	#-2 <_itcm_block_count+0x3a55>
    3a56:      	b	#-588 <_itcm_block_count+0x380d>
    3a58:      	ldr	r0, [sp, #560]
    3a5a:      	str	r0, [sp, #568]
    3a5c:      	ldr	r0, [sp, #568]
    3a5e:      	str	r0, [sp, #176]
    3a60:      	bl	#2274
    3a64:      	str	r0, [sp, #172]
    3a66:      	str	r1, [sp, #168]
    3a68:      	b	#-2 <_itcm_block_count+0x3a69>
    3a6a:      	ldr	r0, [sp, #172]
    3a6c:      	ldr	r1, [sp, #168]
    3a6e:      	bl	#-1226
    3a72:      	str	r1, [sp, #576]
    3a74:      	str	r0, [sp, #572]
    3a76:      	b	#-2 <_itcm_block_count+0x3a77>
    3a78:      	ldr	r0, [sp, #572]
    3a7a:      	cmp	r0, #0
    3a7c:      	beq	#20 <_itcm_block_count+0x3a93>
    3a7e:      	b	#-2 <_itcm_block_count+0x3a7f>
    3a80:      	b	#0 <_itcm_block_count+0x3a83>
    3a82:      	trap
    3a84:      	bl	#-1354
    3a88:      	b	#-2 <_itcm_block_count+0x3a89>
    3a8a:      	ldr	r0, [sp, #292]
    3a8c:      	bl	#-1356
    3a90:      	b	#-2 <_itcm_block_count+0x3a91>
    3a92:      	b	#-648 <_itcm_block_count+0x380d>
    3a94:      	ldr	r0, [sp, #576]
    3a96:      	str	r0, [sp, #584]
    3a98:      	ldr	r0, [sp, #584]
    3a9a:      	str	r0, [sp, #164]
    3a9c:      	bl	#1054
    3aa0:      	str	r0, [sp, #160]
    3aa2:      	str	r1, [sp, #156]
    3aa4:      	b	#-2 <_itcm_block_count+0x3aa5>
    3aa6:      	ldr	r0, [sp, #160]
    3aa8:      	ldr	r1, [sp, #156]
    3aaa:      	bl	#-1286
    3aae:      	str	r1, [sp, #592]
    3ab0:      	str	r0, [sp, #588]
    3ab2:      	b	#-2 <_itcm_block_count+0x3ab3>
    3ab4:      	ldr	r0, [sp, #588]
    3ab6:      	cmp	r0, #0
    3ab8:      	beq	#20 <_itcm_block_count+0x3acf>
    3aba:      	b	#-2 <_itcm_block_count+0x3abb>
    3abc:      	b	#0 <_itcm_block_count+0x3abf>
    3abe:      	trap
    3ac0:      	bl	#-1414
    3ac4:      	b	#-2 <_itcm_block_count+0x3ac5>
    3ac6:      	ldr	r0, [sp, #292]
    3ac8:      	bl	#-1416
    3acc:      	b	#-2 <_itcm_block_count+0x3acd>
    3ace:      	b	#-708 <_itcm_block_count+0x380d>
    3ad0:      	ldr	r0, [sp, #592]
    3ad2:      	str	r0, [sp, #600]
    3ad4:      	ldr	r0, [sp, #600]
    3ad6:      	str	r0, [sp, #152]
    3ad8:      	bl	#2744
    3adc:      	str	r0, [sp, #148]
    3ade:      	str	r1, [sp, #144]
    3ae0:      	b	#-2 <_itcm_block_count+0x3ae1>
    3ae2:      	ldr	r0, [sp, #148]
    3ae4:      	ldr	r1, [sp, #144]
    3ae6:      	bl	#-1346
    3aea:      	str	r1, [sp, #608]
    3aec:      	str	r0, [sp, #604]
    3aee:      	b	#-2 <_itcm_block_count+0x3aef>
    3af0:      	ldr	r0, [sp, #604]
    3af2:      	cmp	r0, #0
    3af4:      	beq	#20 <_itcm_block_count+0x3b0b>
    3af6:      	b	#-2 <_itcm_block_count+0x3af7>
    3af8:      	b	#0 <_itcm_block_count+0x3afb>
    3afa:      	trap
    3afc:      	bl	#-1474
    3b00:      	b	#-2 <_itcm_block_count+0x3b01>
    3b02:      	ldr	r0, [sp, #292]
    3b04:      	bl	#-1476
    3b08:      	b	#-2 <_itcm_block_count+0x3b09>
    3b0a:      	b	#-768 <_itcm_block_count+0x380d>
    3b0c:      	ldr	r0, [sp, #608]
    3b0e:      	str	r0, [sp, #616]
    3b10:      	ldr	r0, [sp, #616]
    3b12:      	ldr	r1, [sp, #176]
    3b14:      	str	r1, [sp, #540]
    3b16:      	ldr	r2, [sp, #164]
    3b18:      	str	r2, [sp, #544]
    3b1a:      	ldr	r3, [sp, #152]
    3b1c:      	str	r3, [sp, #548]
    3b1e:      	str	r0, [sp, #552]
    3b20:      	bl	#2606
    3b24:      	str	r0, [sp, #140]
    3b26:      	str	r1, [sp, #136]
    3b28:      	b	#-2 <_itcm_block_count+0x3b29>
    3b2a:      	ldr	r0, [sp, #140]
    3b2c:      	ldr	r1, [sp, #136]
    3b2e:      	bl	#-1328
    3b32:      	str	r1, [sp, #656]
    3b34:      	str	r0, [sp, #652]
    3b36:      	b	#-2 <_itcm_block_count+0x3b37>
    3b38:      	ldr	r0, [sp, #652]
    3b3a:      	cmp	r0, #0
    3b3c:      	beq	#20 <_itcm_block_count+0x3b53>
    3b3e:      	b	#-2 <_itcm_block_count+0x3b3f>
    3b40:      	b	#0 <_itcm_block_count+0x3b43>
    3b42:      	trap
    3b44:      	bl	#-1546
    3b48:      	b	#-2 <_itcm_block_count+0x3b49>
    3b4a:      	ldr	r0, [sp, #292]
    3b4c:      	bl	#-1548
    3b50:      	b	#-2 <_itcm_block_count+0x3b51>
    3b52:      	b	#-840 <_itcm_block_count+0x380d>
    3b54:      	ldr	r0, [sp, #656]
    3b56:      	str	r0, [sp, #664]
    3b58:      	ldr	r0, [sp, #664]
    3b5a:      	str	r0, [sp, #132]
    3b5c:      	bl	#2568
    3b60:      	str	r0, [sp, #128]
    3b62:      	str	r1, [sp, #124]
    3b64:      	b	#-2 <_itcm_block_count+0x3b65>
    3b66:      	ldr	r0, [sp, #128]
    3b68:      	ldr	r1, [sp, #124]
    3b6a:      	bl	#-1388
    3b6e:      	str	r1, [sp, #672]
    3b70:      	str	r0, [sp, #668]
    3b72:      	b	#-2 <_itcm_block_count+0x3b73>
    3b74:      	ldr	r0, [sp, #668]
    3b76:      	cmp	r0, #0
    3b78:      	beq	#20 <_itcm_block_count+0x3b8f>
    3b7a:      	b	#-2 <_itcm_block_count+0x3b7b>
    3b7c:      	b	#0 <_itcm_block_count+0x3b7f>
    3b7e:      	trap
    3b80:      	bl	#-1606
    3b84:      	b	#-2 <_itcm_block_count+0x3b85>
    3b86:      	ldr	r0, [sp, #292]
    3b88:      	bl	#-1608
    3b8c:      	b	#-2 <_itcm_block_count+0x3b8d>
    3b8e:      	b	#-900 <_itcm_block_count+0x380d>
    3b90:      	ldr	r0, [sp, #672]
    3b92:      	str	r0, [sp, #680]
    3b94:      	ldr	r0, [sp, #680]
    3b96:      	str	r0, [sp, #120]
    3b98:      	bl	#5576
    3b9c:      	str	r0, [sp, #116]
    3b9e:      	str	r1, [sp, #112]
    3ba0:      	b	#-2 <_itcm_block_count+0x3ba1>
    3ba2:      	ldr	r0, [sp, #116]
    3ba4:      	ldr	r1, [sp, #112]
    3ba6:      	bl	#-1448
    3baa:      	str	r1, [sp, #688]
    3bac:      	str	r0, [sp, #684]
    3bae:      	b	#-2 <_itcm_block_count+0x3baf>
    3bb0:      	ldr	r0, [sp, #684]
    3bb2:      	cmp	r0, #0
    3bb4:      	beq	#20 <_itcm_block_count+0x3bcb>
    3bb6:      	b	#-2 <_itcm_block_count+0x3bb7>
    3bb8:      	b	#0 <_itcm_block_count+0x3bbb>
    3bba:      	trap
    3bbc:      	bl	#-1666
    3bc0:      	b	#-2 <_itcm_block_count+0x3bc1>
    3bc2:      	ldr	r0, [sp, #292]
    3bc4:      	bl	#-1668
    3bc8:      	b	#-2 <_itcm_block_count+0x3bc9>
    3bca:      	b	#-960 <_itcm_block_count+0x380d>
    3bcc:      	ldr	r0, [sp, #688]
    3bce:      	str	r0, [sp, #696]
    3bd0:      	ldr	r0, [sp, #696]
    3bd2:      	str	r0, [sp, #108]
    3bd4:      	bl	#4998
    3bd8:      	str	r0, [sp, #104]
    3bda:      	str	r1, [sp, #100]
    3bdc:      	b	#-2 <_itcm_block_count+0x3bdd>
    3bde:      	ldr	r0, [sp, #104]
    3be0:      	ldr	r1, [sp, #100]
    3be2:      	bl	#-1508
    3be6:      	str	r1, [sp, #704]
    3be8:      	str	r0, [sp, #700]
    3bea:      	b	#-2 <_itcm_block_count+0x3beb>
    3bec:      	ldr	r0, [sp, #700]
    3bee:      	cmp	r0, #0
    3bf0:      	beq	#20 <_itcm_block_count+0x3c07>
    3bf2:      	b	#-2 <_itcm_block_count+0x3bf3>
    3bf4:      	b	#0 <_itcm_block_count+0x3bf7>
    3bf6:      	trap
    3bf8:      	bl	#-1726
    3bfc:      	b	#-2 <_itcm_block_count+0x3bfd>
    3bfe:      	ldr	r0, [sp, #292]
    3c00:      	bl	#-1728
    3c04:      	b	#-2 <_itcm_block_count+0x3c05>
    3c06:      	b	#-1020 <_itcm_block_count+0x380d>
    3c08:      	ldr	r0, [sp, #704]
    3c0a:      	str	r0, [sp, #712]
    3c0c:      	ldr	r0, [sp, #712]
    3c0e:      	str	r0, [sp, #96]
    3c10:      	bl	#5682
    3c14:      	str	r0, [sp, #92]
    3c16:      	str	r1, [sp, #88]
    3c18:      	b	#-2 <_itcm_block_count+0x3c19>
    3c1a:      	ldr	r0, [sp, #92]
    3c1c:      	ldr	r1, [sp, #88]
    3c1e:      	bl	#-1568
    3c22:      	str	r1, [sp, #720]
    3c24:      	str	r0, [sp, #716]
    3c26:      	b	#-2 <_itcm_block_count+0x3c27>
    3c28:      	ldr	r0, [sp, #716]
    3c2a:      	cmp	r0, #0
    3c2c:      	beq	#20 <_itcm_block_count+0x3c43>
    3c2e:      	b	#-2 <_itcm_block_count+0x3c2f>
    3c30:      	b	#0 <_itcm_block_count+0x3c33>
    3c32:      	trap
    3c34:      	bl	#-1786
    3c38:      	b	#-2 <_itcm_block_count+0x3c39>
    3c3a:      	ldr	r0, [sp, #292]
    3c3c:      	bl	#-1788
    3c40:      	b	#-2 <_itcm_block_count+0x3c41>
    3c42:      	b	#-1080 <_itcm_block_count+0x380d>
    3c44:      	ldr	r0, [sp, #720]
    3c46:      	str	r0, [sp, #728]
    3c48:      	ldr	r0, [sp, #728]
    3c4a:      	str	r0, [sp, #84]
    3c4c:      	bl	#1094
    3c50:      	str	r0, [sp, #80]
    3c52:      	str	r1, [sp, #76]
    3c54:      	b	#-2 <_itcm_block_count+0x3c55>
    3c56:      	ldr	r0, [sp, #80]
    3c58:      	ldr	r1, [sp, #76]
    3c5a:      	bl	#-1628
    3c5e:      	str	r1, [sp, #736]
    3c60:      	str	r0, [sp, #732]
    3c62:      	b	#-2 <_itcm_block_count+0x3c63>
    3c64:      	ldr	r0, [sp, #732]
    3c66:      	cmp	r0, #0
    3c68:      	beq	#20 <_itcm_block_count+0x3c7f>
    3c6a:      	b	#-2 <_itcm_block_count+0x3c6b>
    3c6c:      	b	#0 <_itcm_block_count+0x3c6f>
    3c6e:      	trap
    3c70:      	bl	#-1846
    3c74:      	b	#-2 <_itcm_block_count+0x3c75>
    3c76:      	ldr	r0, [sp, #292]
    3c78:      	bl	#-1848
    3c7c:      	b	#-2 <_itcm_block_count+0x3c7d>
    3c7e:      	b	#-1140 <_itcm_block_count+0x380d>
    3c80:      	ldr	r0, [sp, #736]
    3c82:      	str	r0, [sp, #744]
    3c84:      	ldr	r0, [sp, #744]
    3c86:      	str	r0, [sp, #72]
    3c88:      	bl	#4540
    3c8c:      	str	r0, [sp, #68]
    3c8e:      	str	r1, [sp, #64]
    3c90:      	b	#-2 <_itcm_block_count+0x3c91>
    3c92:      	ldr	r0, [sp, #68]
    3c94:      	ldr	r1, [sp, #64]
    3c96:      	bl	#-1688
    3c9a:      	str	r1, [sp, #752]
    3c9c:      	str	r0, [sp, #748]
    3c9e:      	b	#-2 <_itcm_block_count+0x3c9f>
    3ca0:      	ldr	r0, [sp, #748]
    3ca2:      	cmp	r0, #0
    3ca4:      	beq	#20 <_itcm_block_count+0x3cbb>
    3ca6:      	b	#-2 <_itcm_block_count+0x3ca7>
    3ca8:      	b	#0 <_itcm_block_count+0x3cab>
    3caa:      	trap
    3cac:      	bl	#-1906
    3cb0:      	b	#-2 <_itcm_block_count+0x3cb1>
    3cb2:      	ldr	r0, [sp, #292]
    3cb4:      	bl	#-1908
    3cb8:      	b	#-2 <_itcm_block_count+0x3cb9>
    3cba:      	b	#-1200 <_itcm_block_count+0x380d>
    3cbc:      	ldr	r0, [sp, #752]
    3cbe:      	str	r0, [sp, #760]
    3cc0:      	ldr	r0, [sp, #760]
    3cc2:      	str	r0, [sp, #60]
    3cc4:      	bl	#5208
    3cc8:      	str	r0, [sp, #56]
    3cca:      	str	r1, [sp, #52]
    3ccc:      	b	#-2 <_itcm_block_count+0x3ccd>
    3cce:      	ldr	r0, [sp, #56]
    3cd0:      	ldr	r1, [sp, #52]
    3cd2:      	bl	#-1748
    3cd6:      	str	r1, [sp, #768]
    3cd8:      	str	r0, [sp, #764]
    3cda:      	b	#-2 <_itcm_block_count+0x3cdb>
    3cdc:      	ldr	r0, [sp, #764]
    3cde:      	cmp	r0, #0
    3ce0:      	beq	#20 <_itcm_block_count+0x3cf7>
    3ce2:      	b	#-2 <_itcm_block_count+0x3ce3>
    3ce4:      	b	#0 <_itcm_block_count+0x3ce7>
    3ce6:      	trap
    3ce8:      	bl	#-1966
    3cec:      	b	#-2 <_itcm_block_count+0x3ced>
    3cee:      	ldr	r0, [sp, #292]
    3cf0:      	bl	#-1968
    3cf4:      	b	#-2 <_itcm_block_count+0x3cf5>
    3cf6:      	b	#-1260 <_itcm_block_count+0x380d>
    3cf8:      	ldr	r0, [sp, #768]
    3cfa:      	str	r0, [sp, #776]
    3cfc:      	ldr	r0, [sp, #776]
    3cfe:      	ldr	r1, [sp, #132]
    3d00:      	str	r1, [sp, #620]
    3d02:      	ldr	r2, [sp, #120]
    3d04:      	str	r2, [sp, #624]
    3d06:      	ldr	r3, [sp, #108]
    3d08:      	str	r3, [sp, #628]
    3d0a:      	ldr.w	r12, [sp, #96]
    3d0e:      	str.w	r12, [sp, #632]
    3d12:      	ldr.w	lr, [sp, #84]
    3d16:      	str.w	lr, [sp, #636]
    3d1a:      	ldr	r4, [sp, #72]
    3d1c:      	str	r4, [sp, #640]
    3d1e:      	ldr	r5, [sp, #60]
    3d20:      	str	r5, [sp, #644]
    3d22:      	str	r0, [sp, #648]
    3d24:      	bl	#2134
    3d28:      	str	r0, [sp, #48]
    3d2a:      	str	r1, [sp, #44]
    3d2c:      	b	#-2 <_itcm_block_count+0x3d2d>
    3d2e:      	ldr	r0, [sp, #48]
    3d30:      	ldr	r1, [sp, #44]
    3d32:      	bl	#-1964
    3d36:      	str	r1, [sp, #800]
    3d38:      	str	r0, [sp, #796]
    3d3a:      	b	#-2 <_itcm_block_count+0x3d3b>
    3d3c:      	ldr	r0, [sp, #796]
    3d3e:      	cmp	r0, #0
    3d40:      	beq	#20 <_itcm_block_count+0x3d57>
    3d42:      	b	#-2 <_itcm_block_count+0x3d43>
    3d44:      	b	#0 <_itcm_block_count+0x3d47>
    3d46:      	trap
    3d48:      	bl	#-2062
    3d4c:      	b	#-2 <_itcm_block_count+0x3d4d>
    3d4e:      	ldr	r0, [sp, #292]
    3d50:      	bl	#-2064
    3d54:      	b	#-2 <_itcm_block_count+0x3d55>
    3d56:      	b	#-1356 <_itcm_block_count+0x380d>
    3d58:      	ldr	r0, [sp, #800]
    3d5a:      	str	r0, [sp, #808]
    3d5c:      	ldr	r0, [sp, #808]
    3d5e:      	str	r0, [sp, #40]
    3d60:      	bl	#5074
    3d64:      	str	r0, [sp, #36]
    3d66:      	str	r1, [sp, #32]
    3d68:      	b	#-2 <_itcm_block_count+0x3d69>
    3d6a:      	ldr	r0, [sp, #36]
    3d6c:      	ldr	r1, [sp, #32]
    3d6e:      	bl	#-2024
    3d72:      	str	r1, [sp, #816]
    3d74:      	str	r0, [sp, #812]
    3d76:      	b	#-2 <_itcm_block_count+0x3d77>
    3d78:      	ldr	r0, [sp, #812]
    3d7a:      	cmp	r0, #0
    3d7c:      	beq	#20 <_itcm_block_count+0x3d93>
    3d7e:      	b	#-2 <_itcm_block_count+0x3d7f>
    3d80:      	b	#0 <_itcm_block_count+0x3d83>
    3d82:      	trap
    3d84:      	bl	#-2122
    3d88:      	b	#-2 <_itcm_block_count+0x3d89>
    3d8a:      	ldr	r0, [sp, #292]
    3d8c:      	bl	#-2124
    3d90:      	b	#-2 <_itcm_block_count+0x3d91>
    3d92:      	b	#-1416 <_itcm_block_count+0x380d>
    3d94:      	ldr	r0, [sp, #816]
    3d96:      	str	r0, [sp, #824]
    3d98:      	ldr	r0, [sp, #824]
    3d9a:      	str	r0, [sp, #28]
    3d9c:      	bl	#4286
    3da0:      	str	r0, [sp, #24]
    3da2:      	str	r1, [sp, #20]
    3da4:      	b	#-2 <_itcm_block_count+0x3da5>
    3da6:      	ldr	r0, [sp, #24]
    3da8:      	ldr	r1, [sp, #20]
    3daa:      	bl	#-2084
    3dae:      	str	r1, [sp, #832]
    3db0:      	str	r0, [sp, #828]
    3db2:      	b	#-2 <_itcm_block_count+0x3db3>
    3db4:      	ldr	r0, [sp, #828]
    3db6:      	cmp	r0, #0
    3db8:      	beq	#20 <_itcm_block_count+0x3dcf>
    3dba:      	b	#-2 <_itcm_block_count+0x3dbb>
    3dbc:      	b	#0 <_itcm_block_count+0x3dbf>
    3dbe:      	trap
    3dc0:      	bl	#-2182
    3dc4:      	b	#-2 <_itcm_block_count+0x3dc5>
    3dc6:      	ldr	r0, [sp, #292]
    3dc8:      	bl	#-2184
    3dcc:      	b	#-2 <_itcm_block_count+0x3dcd>
    3dce:      	b	#-1476 <_itcm_block_count+0x380d>
    3dd0:      	ldr	r0, [sp, #832]
    3dd2:      	str	r0, [sp, #840]
    3dd4:      	ldr	r0, [sp, #840]
    3dd6:      	str	r0, [sp, #16]
    3dd8:      	bl	#720
    3ddc:      	str	r0, [sp, #12]
    3dde:      	str	r1, [sp, #8]
    3de0:      	b	#-2 <_itcm_block_count+0x3de1>
    3de2:      	ldr	r0, [sp, #12]
    3de4:      	ldr	r1, [sp, #8]
    3de6:      	bl	#-2144
    3dea:      	str	r1, [sp, #848]
    3dec:      	str	r0, [sp, #844]
    3dee:      	b	#-2 <_itcm_block_count+0x3def>
    3df0:      	ldr	r0, [sp, #844]
    3df2:      	cmp	r0, #0
    3df4:      	beq	#20 <_itcm_block_count+0x3e0b>
    3df6:      	b	#-2 <_itcm_block_count+0x3df7>
    3df8:      	b	#0 <_itcm_block_count+0x3dfb>
    3dfa:      	trap
    3dfc:      	bl	#-2242
    3e00:      	b	#-2 <_itcm_block_count+0x3e01>
    3e02:      	ldr	r0, [sp, #292]
    3e04:      	bl	#-2244
    3e08:      	b	#-2 <_itcm_block_count+0x3e09>
    3e0a:      	b	#-1536 <_itcm_block_count+0x380d>
    3e0c:      	ldr	r0, [sp, #848]
    3e0e:      	str	r0, [sp, #856]
    3e10:      	ldr	r0, [sp, #856]
    3e12:      	ldr	r1, [sp, #40]
    3e14:      	str	r1, [sp, #780]
    3e16:      	ldr	r2, [sp, #28]
    3e18:      	str	r2, [sp, #784]
    3e1a:      	ldr	r3, [sp, #16]
    3e1c:      	str	r3, [sp, #788]
    3e1e:      	str	r0, [sp, #792]
    3e20:      	ldr	r0, [sp, #260]
    3e22:      	str	r0, [sp, #296]
    3e24:      	ldr.w	r12, [sp, #256]
    3e28:      	str.w	r12, [sp, #300]
    3e2c:      	ldr.w	lr, [sp, #244]
    3e30:      	str.w	lr, [sp, #304]
    3e34:      	ldr	r4, [sp, #456]
    3e36:      	str	r4, [sp, #308]
    3e38:      	ldr	r4, [sp, #224]
    3e3a:      	str	r4, [sp, #312]
    3e3c:      	ldr	r5, [sp, #212]
    3e3e:      	str	r5, [sp, #316]
    3e40:      	ldr	r6, [sp, #200]
    3e42:      	str	r6, [sp, #320]
    3e44:      	ldr	r7, [sp, #188]
    3e46:      	str	r7, [sp, #324]
    3e48:      	ldr.w	r8, [sp, #540]
    3e4c:      	ldr.w	r9, [sp, #544]
    3e50:      	ldr.w	r10, [sp, #548]
    3e54:      	ldr.w	r11, [sp, #552]
    3e58:      	str.w	r11, [sp, #340]
    3e5c:      	str.w	r10, [sp, #336]
    3e60:      	str.w	r9, [sp, #332]
    3e64:      	str.w	r8, [sp, #328]
    3e68:      	add.w	r8, sp, #296
    3e6c:      	add.w	r9, r8, #48
    3e70:      	add.w	r10, sp, #620
    3e74:      	ldm.w	r10!, {r0, r1, r2, r11}
    3e78:      	stm.w	r9!, {r0, r1, r2, r11}
    3e7c:      	ldm.w	r10, {r0, r1, r2, r11}
    3e80:      	stm.w	r9, {r0, r1, r2, r11}
    3e84:      	ldr	r0, [sp, #780]
    3e86:      	ldr	r1, [sp, #784]
    3e88:      	ldr	r2, [sp, #788]
    3e8a:      	ldr.w	r9, [sp, #792]
    3e8e:      	str.w	r9, [sp, #388]
    3e92:      	str	r2, [sp, #384]
    3e94:      	str	r1, [sp, #380]
    3e96:      	str	r0, [sp, #376]
    3e98:      	add	r0, sp, #860
    3e9a:      	movs	r1, #96
    3e9c:      	str	r0, [sp, #4]
    3e9e:      	str	r1, [sp]
    3ea0:      	mov	r1, r8
    3ea2:      	ldr	r2, [sp]
    3ea4:      	bl	#12022
    3ea8:      	ldr	r0, [sp, #292]
    3eaa:      	adds	r0, #4
    3eac:      	ldr	r1, [sp, #4]
    3eae:      	ldr	r2, [sp]
    3eb0:      	bl	#12010
    3eb4:      	movs	r0, #1
    3eb6:      	ldr	r1, [sp, #292]
    3eb8:      	str	r0, [r1]
    3eba:      	b.w	#-1730 <_itcm_block_count+0x37fb>

00003ebe imxrt_ral::imxrt106::instances::lpi2c::LPI2C3::take::h099f0c461ac996a8:
    3ebe:      	push	{r7, lr}
    3ec0:      	sub	sp, #8
    3ec2:      	bl	#3020
    3ec6:      	str	r0, [sp, #4]
    3ec8:      	str	r1, [sp]
    3eca:      	b	#-2 <_itcm_block_count+0x3ecb>
    3ecc:      	ldr	r0, [sp, #4]
    3ece:      	ldr	r1, [sp]
    3ed0:      	add	sp, #8
    3ed2:      	pop	{r7, pc}

00003ed4 <imxrt_hal::gpio::GPIO6 as imxrt_hal::gpio::IntoRegister>::into_reg::h67aea6d8b55b4618:
    3ed4:      	mov.w	r0, #1107296256
    3ed8:      	bx	lr

00003eda imxrt_hal::gpio::GPIO1IO09<imxrt_hal::gpio::GPIO1,imxrt_hal::gpio::Input>::gpio9::h948ebd5ec01401de:
    3eda:      	sub	sp, #4
    3edc:      	mov.w	r0, #512
    3ee0:      	add	sp, #4
    3ee2:      	bx	lr

00003ee4 imxrt_hal::gpio::GPIO1IO09<imxrt_hal::gpio::GPIO1,imxrt_hal::gpio::Input>::fast::h6b5da2b835da19d1:
    3ee4:      	push	{r7, lr}
    3ee6:      	sub	sp, #24
    3ee8:      	str	r0, [sp, #4]
    3eea:      	str	r1, [sp, #8]
    3eec:      	add	r0, sp, #8
    3eee:      	str	r0, [sp, #16]
    3ef0:      	add	r0, sp, #4
    3ef2:      	str	r0, [sp, #20]
    3ef4:      	ldr	r0, [sp, #16]
    3ef6:      	ldr	r1, [sp, #20]
    3ef8:      	bl	#2568
    3efc:      	b	#-2 <_itcm_block_count+0x3efd>
    3efe:      	ldr	r0, [sp, #4]
    3f00:      	str	r0, [sp, #12]
    3f02:      	ldr	r0, [sp, #12]
    3f04:      	add	sp, #24
    3f06:      	pop	{r7, pc}

00003f08 imxrt_ral::imxrt106::instances::dcdc::DCDC::take::he71bc83e5c6cf9d8:
    3f08:      	push	{r7, lr}
    3f0a:      	sub	sp, #8
    3f0c:      	bl	#3648
    3f10:      	str	r0, [sp, #4]
    3f12:      	str	r1, [sp]
    3f14:      	b	#-2 <_itcm_block_count+0x3f15>
    3f16:      	ldr	r0, [sp, #4]
    3f18:      	ldr	r1, [sp]
    3f1a:      	add	sp, #8
    3f1c:      	pop	{r7, pc}

00003f1e imxrt_ral::imxrt106::instances::pwm::PWM3::take::hdc66d99b44a93791:
    3f1e:      	push	{r7, lr}
    3f20:      	sub	sp, #8
    3f22:      	bl	#2846
    3f26:      	str	r0, [sp, #4]
    3f28:      	str	r1, [sp]
    3f2a:      	b	#-2 <_itcm_block_count+0x3f2b>
    3f2c:      	ldr	r0, [sp, #4]
    3f2e:      	ldr	r1, [sp]
    3f30:      	add	sp, #8
    3f32:      	pop	{r7, pc}

00003f34 imxrt_ral::imxrt106::instances::iomuxc::IOMUXC::take::h4582e21c064272cc:
    3f34:      	push	{r7, lr}
    3f36:      	sub	sp, #8
    3f38:      	bl	#1802
    3f3c:      	str	r0, [sp, #4]
    3f3e:      	str	r1, [sp]
    3f40:      	b	#-2 <_itcm_block_count+0x3f41>
    3f42:      	ldr	r0, [sp, #4]
    3f44:      	ldr	r1, [sp]
    3f46:      	add	sp, #8
    3f48:      	pop	{r7, pc}

00003f4a imxrt_hal::iomuxc::IOMUXC::new::h7e8832fc4382f35b:
    3f4a:      	push	{r7, lr}
    3f4c:      	sub	sp, #8
    3f4e:      	str	r0, [sp]
    3f50:      	bl	#3928
    3f54:      	b	#-2 <_itcm_block_count+0x3f55>
    3f56:      	bl	#3928
    3f5a:      	b	#-2 <_itcm_block_count+0x3f5b>
    3f5c:      	bl	#3928
    3f60:      	b	#-2 <_itcm_block_count+0x3f61>
    3f62:      	bl	#3928
    3f66:      	b	#-2 <_itcm_block_count+0x3f67>
    3f68:      	bl	#3928
    3f6c:      	b	#-2 <_itcm_block_count+0x3f6d>
    3f6e:      	bl	#3928
    3f72:      	b	#-2 <_itcm_block_count+0x3f73>
    3f74:      	bl	#3780
    3f78:      	b	#-2 <_itcm_block_count+0x3f79>
    3f7a:      	bl	#3780
    3f7e:      	b	#-2 <_itcm_block_count+0x3f7f>
    3f80:      	bl	#3610
    3f84:      	b	#-2 <_itcm_block_count+0x3f85>
    3f86:      	bl	#3610
    3f8a:      	b	#-2 <_itcm_block_count+0x3f8b>
    3f8c:      	bl	#3610
    3f90:      	b	#-2 <_itcm_block_count+0x3f91>
    3f92:      	bl	#3610
    3f96:      	b	#-2 <_itcm_block_count+0x3f97>
    3f98:      	bl	#3610
    3f9c:      	b	#-2 <_itcm_block_count+0x3f9d>
    3f9e:      	bl	#3610
    3fa2:      	b	#-2 <_itcm_block_count+0x3fa3>
    3fa4:      	bl	#3610
    3fa8:      	b	#-2 <_itcm_block_count+0x3fa9>
    3faa:      	bl	#3610
    3fae:      	b	#-2 <_itcm_block_count+0x3faf>
    3fb0:      	bl	#3610
    3fb4:      	b	#-2 <_itcm_block_count+0x3fb5>
    3fb6:      	bl	#3610
    3fba:      	b	#-2 <_itcm_block_count+0x3fbb>
    3fbc:      	bl	#3610
    3fc0:      	b	#-2 <_itcm_block_count+0x3fc1>
    3fc2:      	bl	#3610
    3fc6:      	b	#-2 <_itcm_block_count+0x3fc7>
    3fc8:      	bl	#3610
    3fcc:      	b	#-2 <_itcm_block_count+0x3fcd>
    3fce:      	bl	#3610
    3fd2:      	b	#-2 <_itcm_block_count+0x3fd3>
    3fd4:      	bl	#3610
    3fd8:      	b	#-2 <_itcm_block_count+0x3fd9>
    3fda:      	bl	#3610
    3fde:      	b	#-2 <_itcm_block_count+0x3fdf>
    3fe0:      	bl	#968
    3fe4:      	b	#-2 <_itcm_block_count+0x3fe5>
    3fe6:      	bl	#968
    3fea:      	b	#-2 <_itcm_block_count+0x3feb>
    3fec:      	bl	#968
    3ff0:      	b	#-2 <_itcm_block_count+0x3ff1>
    3ff2:      	bl	#968
    3ff6:      	b	#-2 <_itcm_block_count+0x3ff7>
    3ff8:      	bl	#968
    3ffc:      	b	#-2 <_itcm_block_count+0x3ffd>
    3ffe:      	bl	#968
    4002:      	b	#-2 <_itcm_block_count+0x4003>
    4004:      	bl	#968
    4008:      	b	#-2 <_itcm_block_count+0x4009>
    400a:      	bl	#968
    400e:      	b	#-2 <_itcm_block_count+0x400f>
    4010:      	bl	#968
    4014:      	b	#-2 <_itcm_block_count+0x4015>
    4016:      	bl	#968
    401a:      	b	#-2 <_itcm_block_count+0x401b>
    401c:      	bl	#968
    4020:      	b	#-2 <_itcm_block_count+0x4021>
    4022:      	bl	#968
    4026:      	b	#-2 <_itcm_block_count+0x4027>
    4028:      	bl	#968
    402c:      	b	#-2 <_itcm_block_count+0x402d>
    402e:      	bl	#968
    4032:      	b	#-2 <_itcm_block_count+0x4033>
    4034:      	bl	#968
    4038:      	b	#-2 <_itcm_block_count+0x4039>
    403a:      	bl	#968
    403e:      	b	#-2 <_itcm_block_count+0x403f>
    4040:      	bl	#4360
    4044:      	b	#-2 <_itcm_block_count+0x4045>
    4046:      	bl	#4360
    404a:      	b	#-2 <_itcm_block_count+0x404b>
    404c:      	bl	#4360
    4050:      	b	#-2 <_itcm_block_count+0x4051>
    4052:      	bl	#4360
    4056:      	b	#-2 <_itcm_block_count+0x4057>
    4058:      	bl	#3864
    405c:      	b	#-2 <_itcm_block_count+0x405d>
    405e:      	bl	#3864
    4062:      	b	#-2 <_itcm_block_count+0x4063>
    4064:      	bl	#3864
    4068:      	b	#-2 <_itcm_block_count+0x4069>
    406a:      	bl	#3864
    406e:      	b	#-2 <_itcm_block_count+0x406f>
    4070:      	bl	#3864
    4074:      	b	#-2 <_itcm_block_count+0x4075>
    4076:      	bl	#3864
    407a:      	b	#-2 <_itcm_block_count+0x407b>
    407c:      	bl	#3864
    4080:      	b	#-2 <_itcm_block_count+0x4081>
    4082:      	add	sp, #8
    4084:      	pop	{r7, pc}

00004086 imxrt_hal::iomuxc::GPR::gpr26::h7335ac05d0dca9d0:
    4086:      	sub	sp, #4
    4088:      	str	r0, [sp]
    408a:      	movw	r0, #49256
    408e:      	movt	r0, #16394
    4092:      	add	sp, #4
    4094:      	bx	lr

00004096 imxrt_ral::imxrt106::instances::lpuart::LPUART6::take::hf850300d6aa3ff82:
    4096:      	push	{r7, lr}
    4098:      	sub	sp, #8
    409a:      	bl	#3172
    409e:      	str	r0, [sp, #4]
    40a0:      	str	r1, [sp]
    40a2:      	b	#-2 <_itcm_block_count+0x40a3>
    40a4:      	ldr	r0, [sp, #4]
    40a6:      	ldr	r1, [sp]
    40a8:      	add	sp, #8
    40aa:      	pop	{r7, pc}

000040ac imxrt_ral::imxrt106::instances::lpspi::LPSPI4::take::hed00d13c943f9cc5:
    40ac:      	push	{r7, lr}
    40ae:      	sub	sp, #8
    40b0:      	bl	#2838
    40b4:      	str	r0, [sp, #4]
    40b6:      	str	r1, [sp]
    40b8:      	b	#-2 <_itcm_block_count+0x40b9>
    40ba:      	ldr	r0, [sp, #4]
    40bc:      	ldr	r1, [sp]
    40be:      	add	sp, #8
    40c0:      	pop	{r7, pc}

000040c2 imxrt_hal::ccm::pll2::pfd_gate_frac::h904c6b14ac4ec17f:
    40c2:      	push	{r7, lr}
    40c4:      	sub	sp, #24
    40c6:      	str	r0, [sp, #8]
    40c8:      	ldr	r0, [sp, #8]
    40ca:      	ldrb	r0, [r0]
    40cc:      	lsls	r1, r0, #31
    40ce:      	cmp	r1, #0
    40d0:      	beq	#2 <_itcm_block_count+0x40d5>
    40d2:      	b	#-2 <_itcm_block_count+0x40d3>
    40d4:      	b	#8 <_itcm_block_count+0x40df>
    40d6:      	movs	r0, #0
    40d8:      	str	r0, [sp, #12]
    40da:      	str	r0, [sp, #16]
    40dc:      	b	#28 <_itcm_block_count+0x40fb>
    40de:      	trap
    40e0:      	ldr	r0, [sp, #8]
    40e2:      	adds	r0, #1
    40e4:      	str	r0, [sp, #20]
    40e6:      	ldr	r0, [sp, #20]
    40e8:      	ldrb	r0, [r0]
    40ea:      	bl	#672
    40ee:      	str	r0, [sp, #4]
    40f0:      	b	#-2 <_itcm_block_count+0x40f1>
    40f2:      	movs	r0, #1
    40f4:      	str	r0, [sp, #12]
    40f6:      	ldr	r0, [sp, #4]
    40f8:      	str	r0, [sp, #16]
    40fa:      	b	#-2 <_itcm_block_count+0x40fb>
    40fc:      	ldr	r0, [sp, #12]
    40fe:      	ldr	r1, [sp, #16]
    4100:      	add	sp, #24
    4102:      	pop	{r7, pc}

00004104 imxrt_hal::ccm::pll2::PFD::new::h18f0599d92296c93:
    4104:      	bx	lr

00004106 imxrt_hal::ccm::pll2::PFD::set::h2f15fc19dbea4d0c:
    4106:      	push	{r7, lr}
    4108:      	sub	sp, #176
    410a:      	str	r0, [sp, #112]
    410c:      	str	r1, [sp, #116]
    410e:      	mov	r0, r2
    4110:      	str	r2, [sp, #108]
    4112:      	bl	#-84
    4116:      	str	r0, [sp, #104]
    4118:      	str	r1, [sp, #100]
    411a:      	b	#-2 <_itcm_block_count+0x411b>
    411c:      	ldr	r0, [sp, #104]
    411e:      	str	r0, [sp, #120]
    4120:      	ldr	r1, [sp, #100]
    4122:      	str	r1, [sp, #124]
    4124:      	ldr	r2, [sp, #108]
    4126:      	adds	r0, r2, #2
    4128:      	bl	#-106
    412c:      	str	r0, [sp, #96]
    412e:      	str	r1, [sp, #92]
    4130:      	b	#-2 <_itcm_block_count+0x4131>
    4132:      	ldr	r0, [sp, #96]
    4134:      	str	r0, [sp, #128]
    4136:      	ldr	r1, [sp, #92]
    4138:      	str	r1, [sp, #132]
    413a:      	ldr	r2, [sp, #108]
    413c:      	adds	r0, r2, #4
    413e:      	bl	#-128
    4142:      	str	r0, [sp, #88]
    4144:      	str	r1, [sp, #84]
    4146:      	b	#-2 <_itcm_block_count+0x4147>
    4148:      	ldr	r0, [sp, #88]
    414a:      	str	r0, [sp, #136]
    414c:      	ldr	r1, [sp, #84]
    414e:      	str	r1, [sp, #140]
    4150:      	ldr	r2, [sp, #108]
    4152:      	adds	r0, r2, #6
    4154:      	bl	#-150
    4158:      	str	r0, [sp, #80]
    415a:      	str	r1, [sp, #76]
    415c:      	b	#-2 <_itcm_block_count+0x415d>
    415e:      	ldr	r0, [sp, #80]
    4160:      	str	r0, [sp, #144]
    4162:      	ldr	r1, [sp, #76]
    4164:      	str	r1, [sp, #148]
    4166:      	ldr	r2, [sp, #116]
    4168:      	adds	r2, #4
    416a:      	str	r2, [sp, #152]
    416c:      	ldr	r2, [sp, #152]
    416e:      	ldr	r2, [r2]
    4170:      	str	r2, [sp, #72]
    4172:      	b	#-2 <_itcm_block_count+0x4173>
    4174:      	ldr	r0, [sp, #72]
    4176:      	add.w	r1, r0, #260
    417a:      	ldr	r2, [sp, #120]
    417c:      	lsls	r2, r2, #7
    417e:      	str	r1, [sp, #68]
    4180:      	str	r2, [sp, #64]
    4182:      	b	#-2 <_itcm_block_count+0x4183>
    4184:      	ldr	r0, [sp, #64]
    4186:      	and	r1, r0, #128
    418a:      	ldr	r2, [sp, #128]
    418c:      	lsls	r2, r2, #15
    418e:      	str	r1, [sp, #60]
    4190:      	str	r2, [sp, #56]
    4192:      	b	#-2 <_itcm_block_count+0x4193>
    4194:      	ldr	r0, [sp, #56]
    4196:      	and	r1, r0, #32768
    419a:      	ldr	r2, [sp, #60]
    419c:      	orrs	r1, r2
    419e:      	ldr	r3, [sp, #136]
    41a0:      	lsls	r3, r3, #23
    41a2:      	str	r1, [sp, #52]
    41a4:      	str	r3, [sp, #48]
    41a6:      	b	#-2 <_itcm_block_count+0x41a7>
    41a8:      	ldr	r0, [sp, #48]
    41aa:      	and	r1, r0, #8388608
    41ae:      	ldr	r2, [sp, #52]
    41b0:      	orrs	r1, r2
    41b2:      	ldr	r3, [sp, #144]
    41b4:      	lsls	r3, r3, #31
    41b6:      	str	r1, [sp, #44]
    41b8:      	str	r3, [sp, #40]
    41ba:      	b	#-2 <_itcm_block_count+0x41bb>
    41bc:      	ldr	r0, [sp, #40]
    41be:      	and	r1, r0, #2147483648
    41c2:      	ldr	r2, [sp, #44]
    41c4:      	orrs	r1, r2
    41c6:      	ldr	r3, [sp, #68]
    41c8:      	str	r3, [sp, #164]
    41ca:      	str	r1, [sp, #168]
    41cc:      	ldr	r0, [sp, #164]
    41ce:      	bl	#8354
    41d2:      	ldr	r1, [sp, #168]
    41d4:      	bl	#7752
    41d8:      	b	#-2 <_itcm_block_count+0x41d9>
    41da:      	ldr	r0, [sp, #116]
    41dc:      	adds	r0, #4
    41de:      	str	r0, [sp, #172]
    41e0:      	ldr	r0, [sp, #172]
    41e2:      	ldr	r0, [r0]
    41e4:      	str	r0, [sp, #36]
    41e6:      	b	#-2 <_itcm_block_count+0x41e7>
    41e8:      	ldr	r0, [sp, #36]
    41ea:      	add.w	r1, r0, #256
    41ee:      	ldr	r2, [sp, #124]
    41f0:      	str	r1, [sp, #32]
    41f2:      	str	r2, [sp, #28]
    41f4:      	b	#-2 <_itcm_block_count+0x41f5>
    41f6:      	ldr	r0, [sp, #28]
    41f8:      	and	r1, r0, #63
    41fc:      	ldr	r2, [sp, #132]
    41fe:      	lsls	r2, r2, #8
    4200:      	str	r1, [sp, #24]
    4202:      	str	r2, [sp, #20]
    4204:      	b	#-2 <_itcm_block_count+0x4205>
    4206:      	ldr	r0, [sp, #20]
    4208:      	and	r1, r0, #16128
    420c:      	ldr	r2, [sp, #24]
    420e:      	orrs	r1, r2
    4210:      	ldr	r3, [sp, #140]
    4212:      	lsls	r3, r3, #16
    4214:      	str	r1, [sp, #16]
    4216:      	str	r3, [sp, #12]
    4218:      	b	#-2 <_itcm_block_count+0x4219>
    421a:      	ldr	r0, [sp, #12]
    421c:      	and	r1, r0, #4128768
    4220:      	ldr	r2, [sp, #16]
    4222:      	orrs	r1, r2
    4224:      	ldr	r3, [sp, #148]
    4226:      	lsls	r3, r3, #24
    4228:      	str	r1, [sp, #8]
    422a:      	str	r3, [sp, #4]
    422c:      	b	#-2 <_itcm_block_count+0x422d>
    422e:      	ldr	r0, [sp, #4]
    4230:      	and	r1, r0, #1056964608
    4234:      	ldr	r2, [sp, #8]
    4236:      	orrs	r1, r2
    4238:      	ldr	r3, [sp, #32]
    423a:      	str	r3, [sp, #156]
    423c:      	str	r1, [sp, #160]
    423e:      	ldr	r0, [sp, #156]
    4240:      	bl	#8240
    4244:      	ldr	r1, [sp, #160]
    4246:      	bl	#7638
    424a:      	b	#-2 <_itcm_block_count+0x424b>
    424c:      	add	sp, #176
    424e:      	pop	{r7, pc}

00004250 imxrt_hal::dcdc::DCDC::raw::hd05d106a123b76fe:
    4250:      	sub	sp, #4
    4252:      	str	r0, [sp]
    4254:      	ldr	r0, [sp]
    4256:      	add	sp, #4
    4258:      	bx	lr

0000425a imxrt_ral::imxrt106::instances::ccm::CCM::take::hec0cd67878d28630:
    425a:      	push	{r7, lr}
    425c:      	sub	sp, #8
    425e:      	bl	#2486
    4262:      	str	r0, [sp, #4]
    4264:      	str	r1, [sp]
    4266:      	b	#-2 <_itcm_block_count+0x4267>
    4268:      	ldr	r0, [sp, #4]
    426a:      	ldr	r1, [sp]
    426c:      	add	sp, #8
    426e:      	pop	{r7, pc}

00004270 imxrt_ral::imxrt106::instances::pit::PIT::take::hca1a80dd0a9c45c2:
    4270:      	push	{r7, lr}
    4272:      	sub	sp, #8
    4274:      	bl	#1762
    4278:      	str	r0, [sp, #4]
    427a:      	str	r1, [sp]
    427c:      	b	#-2 <_itcm_block_count+0x427d>
    427e:      	ldr	r0, [sp, #4]
    4280:      	ldr	r1, [sp]
    4282:      	add	sp, #8
    4284:      	pop	{r7, pc}

00004286 imxrt_hal::pit::UnclockedPIT::new::h9f6d2687474a042d:
    4286:      	sub	sp, #8
    4288:      	str	r0, [sp]
    428a:      	ldr	r0, [sp]
    428c:      	str	r0, [sp, #4]
    428e:      	ldr	r0, [sp, #4]
    4290:      	add	sp, #8
    4292:      	bx	lr

00004294 imxrt_hal::pit::UnclockedPIT::clock::h8a2bf171dcca670b:
    4294:      	push	{r4, r5, r6, lr}
    4296:      	sub	sp, #88
    4298:      	str	r1, [sp, #52]
    429a:      	ldr	r1, [r2]
    429c:      	ldr	r3, [r2, #4]
    429e:      	ldr	r2, [r2, #8]
    42a0:      	str	r2, [sp, #72]
    42a2:      	str	r3, [sp, #68]
    42a4:      	str	r1, [sp, #64]
    42a6:      	add	r1, sp, #64
    42a8:      	str	r0, [sp, #48]
    42aa:      	mov	r0, r1
    42ac:      	bl	#-2940
    42b0:      	str	r0, [sp, #44]
    42b2:      	str	r1, [sp, #40]
    42b4:      	b	#-2 <_itcm_block_count+0x42b5>
    42b6:      	ldr	r0, [sp, #44]
    42b8:      	str	r0, [sp, #56]
    42ba:      	ldr	r1, [sp, #40]
    42bc:      	str	r1, [sp, #60]
    42be:      	add	r2, sp, #52
    42c0:      	str	r2, [sp, #76]
    42c2:      	ldr	r2, [sp, #76]
    42c4:      	ldr	r2, [r2]
    42c6:      	str	r2, [sp, #36]
    42c8:      	b	#-2 <_itcm_block_count+0x42c9>
    42ca:      	ldr	r0, [sp, #36]
    42cc:      	str	r0, [sp, #80]
    42ce:      	movs	r1, #0
    42d0:      	str	r1, [sp, #84]
    42d2:      	ldr	r0, [sp, #80]
    42d4:      	bl	#8092
    42d8:      	ldr	r1, [sp, #84]
    42da:      	bl	#7490
    42de:      	b	#-2 <_itcm_block_count+0x42df>
    42e0:      	ldr	r0, [sp, #56]
    42e2:      	ldr	r1, [sp, #60]
    42e4:      	bl	#4486
    42e8:      	str	r0, [sp, #32]
    42ea:      	str	r1, [sp, #28]
    42ec:      	b	#-2 <_itcm_block_count+0x42ed>
    42ee:      	ldr	r0, [sp, #56]
    42f0:      	ldr	r1, [sp, #60]
    42f2:      	bl	#4428
    42f6:      	str	r0, [sp, #24]
    42f8:      	str	r1, [sp, #20]
    42fa:      	b	#-2 <_itcm_block_count+0x42fb>
    42fc:      	ldr	r0, [sp, #56]
    42fe:      	ldr	r1, [sp, #60]
    4300:      	bl	#4436
    4304:      	str	r0, [sp, #16]
    4306:      	str	r1, [sp, #12]
    4308:      	b	#-2 <_itcm_block_count+0x4309>
    430a:      	ldr	r0, [sp, #56]
    430c:      	ldr	r1, [sp, #60]
    430e:      	bl	#4378
    4312:      	str	r0, [sp, #8]
    4314:      	str	r1, [sp, #4]
    4316:      	b	#-2 <_itcm_block_count+0x4317>
    4318:      	ldr	r0, [sp, #32]
    431a:      	ldr	r1, [sp, #48]
    431c:      	str	r0, [r1]
    431e:      	ldr	r2, [sp, #28]
    4320:      	str	r2, [r1, #4]
    4322:      	ldr	r3, [sp, #24]
    4324:      	str	r3, [r1, #8]
    4326:      	ldr.w	r12, [sp, #20]
    432a:      	str.w	r12, [r1, #12]
    432e:      	ldr.w	lr, [sp, #16]
    4332:      	str.w	lr, [r1, #16]
    4336:      	ldr	r4, [sp, #12]
    4338:      	str	r4, [r1, #20]
    433a:      	ldr	r5, [sp, #8]
    433c:      	str	r5, [r1, #24]
    433e:      	ldr	r6, [sp, #4]
    4340:      	str	r6, [r1, #28]
    4342:      	add	sp, #88
    4344:      	pop	{r4, r5, r6, pc}

00004346 imxrt_ral::imxrt106::instances::lpi2c::LPI2C2::take::h71a996ef3621578b:
    4346:      	push	{r7, lr}
    4348:      	sub	sp, #8
    434a:      	bl	#1384
    434e:      	str	r0, [sp, #4]
    4350:      	str	r1, [sp]
    4352:      	b	#-2 <_itcm_block_count+0x4353>
    4354:      	ldr	r0, [sp, #4]
    4356:      	ldr	r1, [sp]
    4358:      	add	sp, #8
    435a:      	pop	{r7, pc}

0000435c <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le::he19bab0d69fb1644:
    435c:      	sub	sp, #8
    435e:      	str	r0, [sp]
    4360:      	str	r1, [sp, #4]
    4362:      	ldr	r0, [sp]
    4364:      	ldr	r0, [r0]
    4366:      	ldr	r1, [sp, #4]
    4368:      	ldr	r1, [r1]
    436a:      	movs	r2, #0
    436c:      	cmp	r0, r1
    436e:      	it	ls
    4370:      	movls	r2, #1
    4372:      	mov	r0, r2
    4374:      	add	sp, #8
    4376:      	bx	lr

00004378 imxrt_ral::imxrt106::instances::ccm_analog::CCM_ANALOG::take::hbefc04a4030bd923:
    4378:      	push	{r7, lr}
    437a:      	sub	sp, #8
    437c:      	bl	#554
    4380:      	str	r0, [sp, #4]
    4382:      	str	r1, [sp]
    4384:      	b	#-2 <_itcm_block_count+0x4385>
    4386:      	ldr	r0, [sp, #4]
    4388:      	ldr	r1, [sp]
    438a:      	add	sp, #8
    438c:      	pop	{r7, pc}

0000438e <T as core::convert::Into<U>>::into::h17356c4f047c9e29:
    438e:      	push	{r7, lr}
    4390:      	sub	sp, #16
    4392:      	mov	r1, r0
    4394:      	strb.w	r0, [sp, #15]
    4398:      	ldrb.w	r0, [sp, #15]
    439c:      	str	r1, [sp, #8]
    439e:      	bl	#2906
    43a2:      	str	r0, [sp, #4]
    43a4:      	b	#-2 <_itcm_block_count+0x43a5>
    43a6:      	ldr	r0, [sp, #4]
    43a8:      	add	sp, #16
    43aa:      	pop	{r7, pc}

000043ac imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_00<Alt>::new::h391f42bd35d3dcb8:
    43ac:      	sub	sp, #8
    43ae:      	add	sp, #8
    43b0:      	bx	lr

000043b2 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_01<Alt>::new::h7eb328b3273f002c:
    43b2:      	sub	sp, #8
    43b4:      	add	sp, #8
    43b6:      	bx	lr

000043b8 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_02<Alt>::new::h9d4eeac75550a052:
    43b8:      	sub	sp, #8
    43ba:      	add	sp, #8
    43bc:      	bx	lr

000043be imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_03<Alt>::new::h6f2cbee76348334e:
    43be:      	sub	sp, #8
    43c0:      	add	sp, #8
    43c2:      	bx	lr

000043c4 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_04<Alt>::new::hc3e280e6318aff46:
    43c4:      	sub	sp, #8
    43c6:      	add	sp, #8
    43c8:      	bx	lr

000043ca imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_05<Alt>::new::h8d8bae908bce177c:
    43ca:      	sub	sp, #8
    43cc:      	add	sp, #8
    43ce:      	bx	lr

000043d0 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_06<Alt>::new::hd37dd5ec19e7f5de:
    43d0:      	sub	sp, #8
    43d2:      	add	sp, #8
    43d4:      	bx	lr

000043d6 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_07<Alt>::new::h8721708c2a8354e0:
    43d6:      	sub	sp, #8
    43d8:      	add	sp, #8
    43da:      	bx	lr

000043dc imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_08<Alt>::new::h48e333c6a1b55db9:
    43dc:      	sub	sp, #8
    43de:      	add	sp, #8
    43e0:      	bx	lr

000043e2 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_09<Alt>::new::ha00a9ba3c9e0a124:
    43e2:      	sub	sp, #8
    43e4:      	add	sp, #8
    43e6:      	bx	lr

000043e8 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_10<Alt>::new::h1fe70e1591e4c902:
    43e8:      	sub	sp, #8
    43ea:      	add	sp, #8
    43ec:      	bx	lr

000043ee imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_11<Alt>::new::h64591f9fbc379c70:
    43ee:      	sub	sp, #8
    43f0:      	add	sp, #8
    43f2:      	bx	lr

000043f4 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_12<Alt>::new::h5c321d6c846530c2:
    43f4:      	sub	sp, #8
    43f6:      	add	sp, #8
    43f8:      	bx	lr

000043fa imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_13<Alt>::new::hb635bc333e862f71:
    43fa:      	sub	sp, #8
    43fc:      	add	sp, #8
    43fe:      	bx	lr

00004400 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_14<Alt>::new::h048660dc1da2720c:
    4400:      	sub	sp, #8
    4402:      	add	sp, #8
    4404:      	bx	lr

00004406 imxrt_hal::iomuxc::gpio::ad_b1::GPIO_AD_B1_15<Alt>::new::he03164a313fe2f75:
    4406:      	sub	sp, #8
    4408:      	add	sp, #8
    440a:      	bx	lr

0000440c core::hint::spin_loop::ha223bb1dd6b4a351:
    440c:      	yield
    440e:      	b	#-2 <_itcm_block_count+0x440f>
    4410:      	bx	lr

00004412 core::cmp::Ord::max::hf9d2409bb8e2b0c1:
    4412:      	push	{r7, lr}
    4414:      	sub	sp, #16
    4416:      	str	r0, [sp, #8]
    4418:      	str	r1, [sp, #12]
    441a:      	ldr	r0, [sp, #8]
    441c:      	ldr	r1, [sp, #12]
    441e:      	bl	#36
    4422:      	str	r0, [sp, #4]
    4424:      	b	#-2 <_itcm_block_count+0x4425>
    4426:      	ldr	r0, [sp, #4]
    4428:      	add	sp, #16
    442a:      	pop	{r7, pc}

0000442c core::cmp::Ord::min::hcc899fb36392bfb9:
    442c:      	push	{r7, lr}
    442e:      	sub	sp, #16
    4430:      	str	r0, [sp, #8]
    4432:      	str	r1, [sp, #12]
    4434:      	ldr	r0, [sp, #8]
    4436:      	ldr	r1, [sp, #12]
    4438:      	bl	#144
    443c:      	str	r0, [sp, #4]
    443e:      	b	#-2 <_itcm_block_count+0x443f>
    4440:      	ldr	r0, [sp, #4]
    4442:      	add	sp, #16
    4444:      	pop	{r7, pc}

00004446 core::cmp::max_by::hd2db943939613ac7:
    4446:      	push	{r7, lr}
    4448:      	sub	sp, #32
    444a:      	str	r0, [sp]
    444c:      	str	r1, [sp, #4]
    444e:      	movs	r0, #0
    4450:      	strb.w	r0, [sp, #31]
    4454:      	strb.w	r0, [sp, #30]
    4458:      	movs	r0, #1
    445a:      	strb.w	r0, [sp, #31]
    445e:      	strb.w	r0, [sp, #30]
    4462:      	mov	r0, sp
    4464:      	str	r0, [sp, #20]
    4466:      	add	r0, sp, #4
    4468:      	str	r0, [sp, #24]
    446a:      	ldr	r0, [sp, #20]
    446c:      	ldr	r1, [sp, #24]
    446e:      	bl	#-10832
    4472:      	strb.w	r0, [sp, #19]
    4476:      	b	#-2 <_itcm_block_count+0x4477>
    4478:      	ldrsb.w	r0, [sp, #19]
    447c:      	adds	r1, r0, #1
    447e:      	cmp	r1, #2
    4480:      	blo	#14 <_itcm_block_count+0x4491>
    4482:      	b	#-2 <_itcm_block_count+0x4483>
    4484:      	movs	r0, #0
    4486:      	strb.w	r0, [sp, #31]
    448a:      	ldr	r0, [sp]
    448c:      	str	r0, [sp, #12]
    448e:      	b	#12 <_itcm_block_count+0x449d>
    4490:      	trap
    4492:      	movs	r0, #0
    4494:      	strb.w	r0, [sp, #30]
    4498:      	ldr	r0, [sp, #4]
    449a:      	str	r0, [sp, #12]
    449c:      	b	#-2 <_itcm_block_count+0x449d>
    449e:      	ldrb.w	r0, [sp, #30]
    44a2:      	lsls	r0, r0, #31
    44a4:      	cmp	r0, #0
    44a6:      	bne	#18 <_itcm_block_count+0x44bb>
    44a8:      	b	#-2 <_itcm_block_count+0x44a9>
    44aa:      	ldrb.w	r0, [sp, #31]
    44ae:      	lsls	r0, r0, #31
    44b0:      	cmp	r0, #0
    44b2:      	bne	#14 <_itcm_block_count+0x44c3>
    44b4:      	b	#-2 <_itcm_block_count+0x44b5>
    44b6:      	ldr	r0, [sp, #12]
    44b8:      	add	sp, #32
    44ba:      	pop	{r7, pc}
    44bc:      	movs	r0, #0
    44be:      	strb.w	r0, [sp, #30]
    44c2:      	b	#-28 <_itcm_block_count+0x44a9>
    44c4:      	movs	r0, #0
    44c6:      	strb.w	r0, [sp, #31]
    44ca:      	b	#-24 <_itcm_block_count+0x44b5>

000044cc core::cmp::min_by::h5092350bb2c59288:
    44cc:      	push	{r7, lr}
    44ce:      	sub	sp, #32
    44d0:      	str	r0, [sp]
    44d2:      	str	r1, [sp, #4]
    44d4:      	movs	r0, #0
    44d6:      	strb.w	r0, [sp, #31]
    44da:      	strb.w	r0, [sp, #30]
    44de:      	movs	r0, #1
    44e0:      	strb.w	r0, [sp, #31]
    44e4:      	strb.w	r0, [sp, #30]
    44e8:      	mov	r0, sp
    44ea:      	str	r0, [sp, #20]
    44ec:      	add	r0, sp, #4
    44ee:      	str	r0, [sp, #24]
    44f0:      	ldr	r0, [sp, #20]
    44f2:      	ldr	r1, [sp, #24]
    44f4:      	bl	#-10966
    44f8:      	strb.w	r0, [sp, #19]
    44fc:      	b	#-2 <_itcm_block_count+0x44fd>
    44fe:      	ldrsb.w	r0, [sp, #19]
    4502:      	adds	r1, r0, #1
    4504:      	cmp	r1, #2
    4506:      	blo	#14 <_itcm_block_count+0x4517>
    4508:      	b	#-2 <_itcm_block_count+0x4509>
    450a:      	movs	r0, #0
    450c:      	strb.w	r0, [sp, #30]
    4510:      	ldr	r0, [sp, #4]
    4512:      	str	r0, [sp, #12]
    4514:      	b	#12 <_itcm_block_count+0x4523>
    4516:      	trap
    4518:      	movs	r0, #0
    451a:      	strb.w	r0, [sp, #31]
    451e:      	ldr	r0, [sp]
    4520:      	str	r0, [sp, #12]
    4522:      	b	#-2 <_itcm_block_count+0x4523>
    4524:      	ldrb.w	r0, [sp, #30]
    4528:      	lsls	r0, r0, #31
    452a:      	cmp	r0, #0
    452c:      	bne	#18 <_itcm_block_count+0x4541>
    452e:      	b	#-2 <_itcm_block_count+0x452f>
    4530:      	ldrb.w	r0, [sp, #31]
    4534:      	lsls	r0, r0, #31
    4536:      	cmp	r0, #0
    4538:      	bne	#14 <_itcm_block_count+0x4549>
    453a:      	b	#-2 <_itcm_block_count+0x453b>
    453c:      	ldr	r0, [sp, #12]
    453e:      	add	sp, #32
    4540:      	pop	{r7, pc}
    4542:      	movs	r0, #0
    4544:      	strb.w	r0, [sp, #30]
    4548:      	b	#-28 <_itcm_block_count+0x452f>
    454a:      	movs	r0, #0
    454c:      	strb.w	r0, [sp, #31]
    4550:      	b	#-24 <_itcm_block_count+0x453b>

00004552 imxrt_ral::imxrt106::instances::lpuart::LPUART1::take::h42067de162313344:
    4552:      	push	{r7, lr}
    4554:      	sub	sp, #8
    4556:      	bl	#314
    455a:      	str	r0, [sp, #4]
    455c:      	str	r1, [sp]
    455e:      	b	#-2 <_itcm_block_count+0x455f>
    4560:      	ldr	r0, [sp, #4]
    4562:      	ldr	r1, [sp]
    4564:      	add	sp, #8
    4566:      	pop	{r7, pc}

00004568 imxrt_ral::imxrt106::instances::lpuart::LPUART2::take::h303eea84d7e6f73e:
    4568:      	push	{r7, lr}
    456a:      	sub	sp, #8
    456c:      	bl	#1080
    4570:      	str	r0, [sp, #4]
    4572:      	str	r1, [sp]
    4574:      	b	#-2 <_itcm_block_count+0x4575>
    4576:      	ldr	r0, [sp, #4]
    4578:      	ldr	r1, [sp]
    457a:      	add	sp, #8
    457c:      	pop	{r7, pc}

0000457e imxrt_ral::imxrt106::instances::lpspi::LPSPI1::take::ha93ad37cf5d7b2cc:
    457e:      	push	{r7, lr}
    4580:      	sub	sp, #8
    4582:      	bl	#426
    4586:      	str	r0, [sp, #4]
    4588:      	str	r1, [sp]
    458a:      	b	#-2 <_itcm_block_count+0x458b>
    458c:      	ldr	r0, [sp, #4]
    458e:      	ldr	r1, [sp]
    4590:      	add	sp, #8
    4592:      	pop	{r7, pc}

00004594 imxrt_ral::imxrt106::instances::lpi2c::LPI2C4::take::h6d65904905018107:
    4594:      	push	{r7, lr}
    4596:      	sub	sp, #8
    4598:      	bl	#716
    459c:      	str	r0, [sp, #4]
    459e:      	str	r1, [sp]
    45a0:      	b	#-2 <_itcm_block_count+0x45a1>
    45a2:      	ldr	r0, [sp, #4]
    45a4:      	ldr	r1, [sp]
    45a6:      	add	sp, #8
    45a8:      	pop	{r7, pc}

000045aa cortex_m::interrupt::free::h0b37da5a674032a7:
    45aa:      	push	{r7, lr}
    45ac:      	sub	sp, #24
    45ae:      	bl	#3422
    45b2:      	strb.w	r0, [sp, #7]
    45b6:      	b	#-2 <_itcm_block_count+0x45b7>
    45b8:      	bl	#2456
    45bc:      	b	#-2 <_itcm_block_count+0x45bd>
    45be:      	bl	#7832
    45c2:      	b	#-2 <_itcm_block_count+0x45c3>
    45c4:      	add	r0, sp, #20
    45c6:      	str	r0, [sp, #16]
    45c8:      	ldr	r0, [sp, #16]
    45ca:      	bl	#3888
    45ce:      	str	r1, [sp, #12]
    45d0:      	str	r0, [sp, #8]
    45d2:      	b	#-2 <_itcm_block_count+0x45d3>
    45d4:      	ldrb.w	r0, [sp, #7]
    45d8:      	bl	#3428
    45dc:      	str	r0, [sp]
    45de:      	b	#-2 <_itcm_block_count+0x45df>
    45e0:      	ldr	r0, [sp]
    45e2:      	lsls	r1, r0, #31
    45e4:      	cmp	r1, #0
    45e6:      	beq	#6 <_itcm_block_count+0x45ef>
    45e8:      	b	#-2 <_itcm_block_count+0x45e9>
    45ea:      	bl	#2396
    45ee:      	b	#-2 <_itcm_block_count+0x45ef>
    45f0:      	ldr	r0, [sp, #8]
    45f2:      	ldr	r1, [sp, #12]
    45f4:      	add	sp, #24
    45f6:      	pop	{r7, pc}

000045f8 cortex_m::interrupt::free::h14f46dd8ba419ef7:
    45f8:      	push	{r7, lr}
    45fa:      	sub	sp, #24
    45fc:      	bl	#3344
    4600:      	strb.w	r0, [sp, #7]
    4604:      	b	#-2 <_itcm_block_count+0x4605>
    4606:      	bl	#2378
    460a:      	b	#-2 <_itcm_block_count+0x460b>
    460c:      	bl	#7754
    4610:      	b	#-2 <_itcm_block_count+0x4611>
    4612:      	add	r0, sp, #20
    4614:      	str	r0, [sp, #16]
    4616:      	ldr	r0, [sp, #16]
    4618:      	bl	#2736
    461c:      	str	r1, [sp, #12]
    461e:      	str	r0, [sp, #8]
    4620:      	b	#-2 <_itcm_block_count+0x4621>
    4622:      	ldrb.w	r0, [sp, #7]
    4626:      	bl	#3350
    462a:      	str	r0, [sp]
    462c:      	b	#-2 <_itcm_block_count+0x462d>
    462e:      	ldr	r0, [sp]
    4630:      	lsls	r1, r0, #31
    4632:      	cmp	r1, #0
    4634:      	beq	#6 <_itcm_block_count+0x463d>
    4636:      	b	#-2 <_itcm_block_count+0x4637>
    4638:      	bl	#2318
    463c:      	b	#-2 <_itcm_block_count+0x463d>
    463e:      	ldr	r0, [sp, #8]
    4640:      	ldr	r1, [sp, #12]
    4642:      	add	sp, #24
    4644:      	pop	{r7, pc}

00004646 cortex_m::interrupt::free::h1511fb34a93b5fd8:
    4646:      	push	{r7, lr}
    4648:      	sub	sp, #24
    464a:      	bl	#3266
    464e:      	strb.w	r0, [sp, #7]
    4652:      	b	#-2 <_itcm_block_count+0x4653>
    4654:      	bl	#2300
    4658:      	b	#-2 <_itcm_block_count+0x4659>
    465a:      	bl	#7676
    465e:      	b	#-2 <_itcm_block_count+0x465f>
    4660:      	add	r0, sp, #20
    4662:      	str	r0, [sp, #16]
    4664:      	ldr	r0, [sp, #16]
    4666:      	bl	#2832
    466a:      	str	r1, [sp, #12]
    466c:      	str	r0, [sp, #8]
    466e:      	b	#-2 <_itcm_block_count+0x466f>
    4670:      	ldrb.w	r0, [sp, #7]
    4674:      	bl	#3272
    4678:      	str	r0, [sp]
    467a:      	b	#-2 <_itcm_block_count+0x467b>
    467c:      	ldr	r0, [sp]
    467e:      	lsls	r1, r0, #31
    4680:      	cmp	r1, #0
    4682:      	beq	#6 <_itcm_block_count+0x468b>
    4684:      	b	#-2 <_itcm_block_count+0x4685>
    4686:      	bl	#2240
    468a:      	b	#-2 <_itcm_block_count+0x468b>
    468c:      	ldr	r0, [sp, #8]
    468e:      	ldr	r1, [sp, #12]
    4690:      	add	sp, #24
    4692:      	pop	{r7, pc}

00004694 cortex_m::interrupt::free::h1c6dfbcaeea3c711:
    4694:      	push	{r7, lr}
    4696:      	sub	sp, #24
    4698:      	bl	#3188
    469c:      	strb.w	r0, [sp, #7]
    46a0:      	b	#-2 <_itcm_block_count+0x46a1>
    46a2:      	bl	#2222
    46a6:      	b	#-2 <_itcm_block_count+0x46a7>
    46a8:      	bl	#7598
    46ac:      	b	#-2 <_itcm_block_count+0x46ad>
    46ae:      	add	r0, sp, #20
    46b0:      	str	r0, [sp, #16]
    46b2:      	ldr	r0, [sp, #16]
    46b4:      	bl	#3260
    46b8:      	str	r1, [sp, #12]
    46ba:      	str	r0, [sp, #8]
    46bc:      	b	#-2 <_itcm_block_count+0x46bd>
    46be:      	ldrb.w	r0, [sp, #7]
    46c2:      	bl	#3194
    46c6:      	str	r0, [sp]
    46c8:      	b	#-2 <_itcm_block_count+0x46c9>
    46ca:      	ldr	r0, [sp]
    46cc:      	lsls	r1, r0, #31
    46ce:      	cmp	r1, #0
    46d0:      	beq	#6 <_itcm_block_count+0x46d9>
    46d2:      	b	#-2 <_itcm_block_count+0x46d3>
    46d4:      	bl	#2162
    46d8:      	b	#-2 <_itcm_block_count+0x46d9>
    46da:      	ldr	r0, [sp, #8]
    46dc:      	ldr	r1, [sp, #12]
    46de:      	add	sp, #24
    46e0:      	pop	{r7, pc}

000046e2 cortex_m::interrupt::free::h25538afea8ed0ac8:
    46e2:      	push	{r7, lr}
    46e4:      	sub	sp, #24
    46e6:      	bl	#3110
    46ea:      	strb.w	r0, [sp, #7]
    46ee:      	b	#-2 <_itcm_block_count+0x46ef>
    46f0:      	bl	#2144
    46f4:      	b	#-2 <_itcm_block_count+0x46f5>
    46f6:      	bl	#7520
    46fa:      	b	#-2 <_itcm_block_count+0x46fb>
    46fc:      	add	r0, sp, #20
    46fe:      	str	r0, [sp, #16]
    4700:      	ldr	r0, [sp, #16]
    4702:      	bl	#2738
    4706:      	str	r1, [sp, #12]
    4708:      	str	r0, [sp, #8]
    470a:      	b	#-2 <_itcm_block_count+0x470b>
    470c:      	ldrb.w	r0, [sp, #7]
    4710:      	bl	#3116
    4714:      	str	r0, [sp]
    4716:      	b	#-2 <_itcm_block_count+0x4717>
    4718:      	ldr	r0, [sp]
    471a:      	lsls	r1, r0, #31
    471c:      	cmp	r1, #0
    471e:      	beq	#6 <_itcm_block_count+0x4727>
    4720:      	b	#-2 <_itcm_block_count+0x4721>
    4722:      	bl	#2084
    4726:      	b	#-2 <_itcm_block_count+0x4727>
    4728:      	ldr	r0, [sp, #8]
    472a:      	ldr	r1, [sp, #12]
    472c:      	add	sp, #24
    472e:      	pop	{r7, pc}

00004730 cortex_m::interrupt::free::h3634fdeb28f0e77f:
    4730:      	push	{r7, lr}
    4732:      	sub	sp, #24
    4734:      	bl	#3032
    4738:      	strb.w	r0, [sp, #7]
    473c:      	b	#-2 <_itcm_block_count+0x473d>
    473e:      	bl	#2066
    4742:      	b	#-2 <_itcm_block_count+0x4743>
    4744:      	bl	#7442
    4748:      	b	#-2 <_itcm_block_count+0x4749>
    474a:      	add	r0, sp, #20
    474c:      	str	r0, [sp, #16]
    474e:      	ldr	r0, [sp, #16]
    4750:      	bl	#3226
    4754:      	str	r1, [sp, #12]
    4756:      	str	r0, [sp, #8]
    4758:      	b	#-2 <_itcm_block_count+0x4759>
    475a:      	ldrb.w	r0, [sp, #7]
    475e:      	bl	#3038
    4762:      	str	r0, [sp]
    4764:      	b	#-2 <_itcm_block_count+0x4765>
    4766:      	ldr	r0, [sp]
    4768:      	lsls	r1, r0, #31
    476a:      	cmp	r1, #0
    476c:      	beq	#6 <_itcm_block_count+0x4775>
    476e:      	b	#-2 <_itcm_block_count+0x476f>
    4770:      	bl	#2006
    4774:      	b	#-2 <_itcm_block_count+0x4775>
    4776:      	ldr	r0, [sp, #8]
    4778:      	ldr	r1, [sp, #12]
    477a:      	add	sp, #24
    477c:      	pop	{r7, pc}

0000477e cortex_m::interrupt::free::h381e71bb27e0c43a:
    477e:      	push	{r7, lr}
    4780:      	sub	sp, #24
    4782:      	bl	#2954
    4786:      	strb.w	r0, [sp, #7]
    478a:      	b	#-2 <_itcm_block_count+0x478b>
    478c:      	bl	#1988
    4790:      	b	#-2 <_itcm_block_count+0x4791>
    4792:      	bl	#7364
    4796:      	b	#-2 <_itcm_block_count+0x4797>
    4798:      	add	r0, sp, #20
    479a:      	str	r0, [sp, #16]
    479c:      	ldr	r0, [sp, #16]
    479e:      	bl	#3544
    47a2:      	str	r1, [sp, #12]
    47a4:      	str	r0, [sp, #8]
    47a6:      	b	#-2 <_itcm_block_count+0x47a7>
    47a8:      	ldrb.w	r0, [sp, #7]
    47ac:      	bl	#2960
    47b0:      	str	r0, [sp]
    47b2:      	b	#-2 <_itcm_block_count+0x47b3>
    47b4:      	ldr	r0, [sp]
    47b6:      	lsls	r1, r0, #31
    47b8:      	cmp	r1, #0
    47ba:      	beq	#6 <_itcm_block_count+0x47c3>
    47bc:      	b	#-2 <_itcm_block_count+0x47bd>
    47be:      	bl	#1928
    47c2:      	b	#-2 <_itcm_block_count+0x47c3>
    47c4:      	ldr	r0, [sp, #8]
    47c6:      	ldr	r1, [sp, #12]
    47c8:      	add	sp, #24
    47ca:      	pop	{r7, pc}

000047cc cortex_m::interrupt::free::h3f1b40f51d910255:
    47cc:      	push	{r7, lr}
    47ce:      	sub	sp, #24
    47d0:      	bl	#2876
    47d4:      	strb.w	r0, [sp, #7]
    47d8:      	b	#-2 <_itcm_block_count+0x47d9>
    47da:      	bl	#1910
    47de:      	b	#-2 <_itcm_block_count+0x47df>
    47e0:      	bl	#7286
    47e4:      	b	#-2 <_itcm_block_count+0x47e5>
    47e6:      	add	r0, sp, #20
    47e8:      	str	r0, [sp, #16]
    47ea:      	ldr	r0, [sp, #16]
    47ec:      	bl	#2208
    47f0:      	str	r1, [sp, #12]
    47f2:      	str	r0, [sp, #8]
    47f4:      	b	#-2 <_itcm_block_count+0x47f5>
    47f6:      	ldrb.w	r0, [sp, #7]
    47fa:      	bl	#2882
    47fe:      	str	r0, [sp]
    4800:      	b	#-2 <_itcm_block_count+0x4801>
    4802:      	ldr	r0, [sp]
    4804:      	lsls	r1, r0, #31
    4806:      	cmp	r1, #0
    4808:      	beq	#6 <_itcm_block_count+0x4811>
    480a:      	b	#-2 <_itcm_block_count+0x480b>
    480c:      	bl	#1850
    4810:      	b	#-2 <_itcm_block_count+0x4811>
    4812:      	ldr	r0, [sp, #8]
    4814:      	ldr	r1, [sp, #12]
    4816:      	add	sp, #24
    4818:      	pop	{r7, pc}

0000481a cortex_m::interrupt::free::h4370d61b3e1d993d:
    481a:      	push	{r7, lr}
    481c:      	sub	sp, #24
    481e:      	bl	#2798
    4822:      	strb.w	r0, [sp, #7]
    4826:      	b	#-2 <_itcm_block_count+0x4827>
    4828:      	bl	#1832
    482c:      	b	#-2 <_itcm_block_count+0x482d>
    482e:      	bl	#7208
    4832:      	b	#-2 <_itcm_block_count+0x4833>
    4834:      	add	r0, sp, #20
    4836:      	str	r0, [sp, #16]
    4838:      	ldr	r0, [sp, #16]
    483a:      	bl	#2590
    483e:      	str	r1, [sp, #12]
    4840:      	str	r0, [sp, #8]
    4842:      	b	#-2 <_itcm_block_count+0x4843>
    4844:      	ldrb.w	r0, [sp, #7]
    4848:      	bl	#2804
    484c:      	str	r0, [sp]
    484e:      	b	#-2 <_itcm_block_count+0x484f>
    4850:      	ldr	r0, [sp]
    4852:      	lsls	r1, r0, #31
    4854:      	cmp	r1, #0
    4856:      	beq	#6 <_itcm_block_count+0x485f>
    4858:      	b	#-2 <_itcm_block_count+0x4859>
    485a:      	bl	#1772
    485e:      	b	#-2 <_itcm_block_count+0x485f>
    4860:      	ldr	r0, [sp, #8]
    4862:      	ldr	r1, [sp, #12]
    4864:      	add	sp, #24
    4866:      	pop	{r7, pc}

00004868 cortex_m::interrupt::free::h4e12fbbc00b57ee7:
    4868:      	push	{r7, lr}
    486a:      	sub	sp, #24
    486c:      	bl	#2720
    4870:      	strb.w	r0, [sp, #7]
    4874:      	b	#-2 <_itcm_block_count+0x4875>
    4876:      	bl	#1754
    487a:      	b	#-2 <_itcm_block_count+0x487b>
    487c:      	bl	#7130
    4880:      	b	#-2 <_itcm_block_count+0x4881>
    4882:      	add	r0, sp, #20
    4884:      	str	r0, [sp, #16]
    4886:      	ldr	r0, [sp, #16]
    4888:      	bl	#3558
    488c:      	str	r1, [sp, #12]
    488e:      	str	r0, [sp, #8]
    4890:      	b	#-2 <_itcm_block_count+0x4891>
    4892:      	ldrb.w	r0, [sp, #7]
    4896:      	bl	#2726
    489a:      	str	r0, [sp]
    489c:      	b	#-2 <_itcm_block_count+0x489d>
    489e:      	ldr	r0, [sp]
    48a0:      	lsls	r1, r0, #31
    48a2:      	cmp	r1, #0
    48a4:      	beq	#6 <_itcm_block_count+0x48ad>
    48a6:      	b	#-2 <_itcm_block_count+0x48a7>
    48a8:      	bl	#1694
    48ac:      	b	#-2 <_itcm_block_count+0x48ad>
    48ae:      	ldr	r0, [sp, #8]
    48b0:      	ldr	r1, [sp, #12]
    48b2:      	add	sp, #24
    48b4:      	pop	{r7, pc}

000048b6 cortex_m::interrupt::free::h54b8dea2ca61d6e0:
    48b6:      	push	{r7, lr}
    48b8:      	sub	sp, #24
    48ba:      	bl	#2642
    48be:      	strb.w	r0, [sp, #7]
    48c2:      	b	#-2 <_itcm_block_count+0x48c3>
    48c4:      	bl	#1676
    48c8:      	b	#-2 <_itcm_block_count+0x48c9>
    48ca:      	bl	#7052
    48ce:      	b	#-2 <_itcm_block_count+0x48cf>
    48d0:      	add	r0, sp, #20
    48d2:      	str	r0, [sp, #16]
    48d4:      	ldr	r0, [sp, #16]
    48d6:      	bl	#1912
    48da:      	str	r1, [sp, #12]
    48dc:      	str	r0, [sp, #8]
    48de:      	b	#-2 <_itcm_block_count+0x48df>
    48e0:      	ldrb.w	r0, [sp, #7]
    48e4:      	bl	#2648
    48e8:      	str	r0, [sp]
    48ea:      	b	#-2 <_itcm_block_count+0x48eb>
    48ec:      	ldr	r0, [sp]
    48ee:      	lsls	r1, r0, #31
    48f0:      	cmp	r1, #0
    48f2:      	beq	#6 <_itcm_block_count+0x48fb>
    48f4:      	b	#-2 <_itcm_block_count+0x48f5>
    48f6:      	bl	#1616
    48fa:      	b	#-2 <_itcm_block_count+0x48fb>
    48fc:      	ldr	r0, [sp, #8]
    48fe:      	ldr	r1, [sp, #12]
    4900:      	add	sp, #24
    4902:      	pop	{r7, pc}

00004904 cortex_m::interrupt::free::h5ec14a5b58724dcd:
    4904:      	push	{r7, lr}
    4906:      	sub	sp, #40
    4908:      	str	r0, [sp, #16]
    490a:      	str	r1, [sp, #20]
    490c:      	bl	#2560
    4910:      	strb.w	r0, [sp, #27]
    4914:      	b	#-2 <_itcm_block_count+0x4915>
    4916:      	bl	#1594
    491a:      	b	#-2 <_itcm_block_count+0x491b>
    491c:      	ldr	r0, [sp, #16]
    491e:      	ldr	r1, [sp, #20]
    4920:      	str	r0, [sp, #12]
    4922:      	str	r1, [sp, #8]
    4924:      	bl	#6962
    4928:      	b	#-2 <_itcm_block_count+0x4929>
    492a:      	add	r0, sp, #36
    492c:      	str	r0, [sp, #32]
    492e:      	ldr	r2, [sp, #32]
    4930:      	ldr	r0, [sp, #12]
    4932:      	ldr	r1, [sp, #8]
    4934:      	bl	#3510
    4938:      	b	#-2 <_itcm_block_count+0x4939>
    493a:      	ldrb.w	r0, [sp, #27]
    493e:      	bl	#2558
    4942:      	str	r0, [sp, #4]
    4944:      	b	#-2 <_itcm_block_count+0x4945>
    4946:      	ldr	r0, [sp, #4]
    4948:      	lsls	r1, r0, #31
    494a:      	cmp	r1, #0
    494c:      	beq	#6 <_itcm_block_count+0x4955>
    494e:      	b	#-2 <_itcm_block_count+0x494f>
    4950:      	bl	#1526
    4954:      	b	#-2 <_itcm_block_count+0x4955>
    4956:      	add	sp, #40
    4958:      	pop	{r7, pc}

0000495a cortex_m::interrupt::free::h60cc2df98f64d342:
    495a:      	push	{r7, lr}
    495c:      	sub	sp, #24
    495e:      	bl	#2478
    4962:      	strb.w	r0, [sp, #7]
    4966:      	b	#-2 <_itcm_block_count+0x4967>
    4968:      	bl	#1512
    496c:      	b	#-2 <_itcm_block_count+0x496d>
    496e:      	bl	#6888
    4972:      	b	#-2 <_itcm_block_count+0x4973>
    4974:      	add	r0, sp, #20
    4976:      	str	r0, [sp, #16]
    4978:      	ldr	r0, [sp, #16]
    497a:      	bl	#1152
    497e:      	str	r1, [sp, #12]
    4980:      	str	r0, [sp, #8]
    4982:      	b	#-2 <_itcm_block_count+0x4983>
    4984:      	ldrb.w	r0, [sp, #7]
    4988:      	bl	#2484
    498c:      	str	r0, [sp]
    498e:      	b	#-2 <_itcm_block_count+0x498f>
    4990:      	ldr	r0, [sp]
    4992:      	lsls	r1, r0, #31
    4994:      	cmp	r1, #0
    4996:      	beq	#6 <_itcm_block_count+0x499f>
    4998:      	b	#-2 <_itcm_block_count+0x4999>
    499a:      	bl	#1452
    499e:      	b	#-2 <_itcm_block_count+0x499f>
    49a0:      	ldr	r0, [sp, #8]
    49a2:      	ldr	r1, [sp, #12]
    49a4:      	add	sp, #24
    49a6:      	pop	{r7, pc}

000049a8 cortex_m::interrupt::free::h62a7d7fdab4005b4:
    49a8:      	push	{r7, lr}
    49aa:      	sub	sp, #24
    49ac:      	bl	#2400
    49b0:      	strb.w	r0, [sp, #7]
    49b4:      	b	#-2 <_itcm_block_count+0x49b5>
    49b6:      	bl	#1434
    49ba:      	b	#-2 <_itcm_block_count+0x49bb>
    49bc:      	bl	#6810
    49c0:      	b	#-2 <_itcm_block_count+0x49c1>
    49c2:      	add	r0, sp, #20
    49c4:      	str	r0, [sp, #16]
    49c6:      	ldr	r0, [sp, #16]
    49c8:      	bl	#2804
    49cc:      	str	r1, [sp, #12]
    49ce:      	str	r0, [sp, #8]
    49d0:      	b	#-2 <_itcm_block_count+0x49d1>
    49d2:      	ldrb.w	r0, [sp, #7]
    49d6:      	bl	#2406
    49da:      	str	r0, [sp]
    49dc:      	b	#-2 <_itcm_block_count+0x49dd>
    49de:      	ldr	r0, [sp]
    49e0:      	lsls	r1, r0, #31
    49e2:      	cmp	r1, #0
    49e4:      	beq	#6 <_itcm_block_count+0x49ed>
    49e6:      	b	#-2 <_itcm_block_count+0x49e7>
    49e8:      	bl	#1374
    49ec:      	b	#-2 <_itcm_block_count+0x49ed>
    49ee:      	ldr	r0, [sp, #8]
    49f0:      	ldr	r1, [sp, #12]
    49f2:      	add	sp, #24
    49f4:      	pop	{r7, pc}

000049f6 cortex_m::interrupt::free::h63961d8e20408fb7:
    49f6:      	push	{r7, lr}
    49f8:      	sub	sp, #24
    49fa:      	bl	#2322
    49fe:      	strb.w	r0, [sp, #7]
    4a02:      	b	#-2 <_itcm_block_count+0x4a03>
    4a04:      	bl	#1356
    4a08:      	b	#-2 <_itcm_block_count+0x4a09>
    4a0a:      	bl	#6732
    4a0e:      	b	#-2 <_itcm_block_count+0x4a0f>
    4a10:      	add	r0, sp, #20
    4a12:      	str	r0, [sp, #16]
    4a14:      	ldr	r0, [sp, #16]
    4a16:      	bl	#3222
    4a1a:      	str	r1, [sp, #12]
    4a1c:      	str	r0, [sp, #8]
    4a1e:      	b	#-2 <_itcm_block_count+0x4a1f>
    4a20:      	ldrb.w	r0, [sp, #7]
    4a24:      	bl	#2328
    4a28:      	str	r0, [sp]
    4a2a:      	b	#-2 <_itcm_block_count+0x4a2b>
    4a2c:      	ldr	r0, [sp]
    4a2e:      	lsls	r1, r0, #31
    4a30:      	cmp	r1, #0
    4a32:      	beq	#6 <_itcm_block_count+0x4a3b>
    4a34:      	b	#-2 <_itcm_block_count+0x4a35>
    4a36:      	bl	#1296
    4a3a:      	b	#-2 <_itcm_block_count+0x4a3b>
    4a3c:      	ldr	r0, [sp, #8]
    4a3e:      	ldr	r1, [sp, #12]
    4a40:      	add	sp, #24
    4a42:      	pop	{r7, pc}

00004a44 cortex_m::interrupt::free::h75e2711137c1183d:
    4a44:      	push	{r7, lr}
    4a46:      	sub	sp, #24
    4a48:      	bl	#2244
    4a4c:      	strb.w	r0, [sp, #7]
    4a50:      	b	#-2 <_itcm_block_count+0x4a51>
    4a52:      	bl	#1278
    4a56:      	b	#-2 <_itcm_block_count+0x4a57>
    4a58:      	bl	#6654
    4a5c:      	b	#-2 <_itcm_block_count+0x4a5d>
    4a5e:      	add	r0, sp, #20
    4a60:      	str	r0, [sp, #16]
    4a62:      	ldr	r0, [sp, #16]
    4a64:      	bl	#1452
    4a68:      	str	r1, [sp, #12]
    4a6a:      	str	r0, [sp, #8]
    4a6c:      	b	#-2 <_itcm_block_count+0x4a6d>
    4a6e:      	ldrb.w	r0, [sp, #7]
    4a72:      	bl	#2250
    4a76:      	str	r0, [sp]
    4a78:      	b	#-2 <_itcm_block_count+0x4a79>
    4a7a:      	ldr	r0, [sp]
    4a7c:      	lsls	r1, r0, #31
    4a7e:      	cmp	r1, #0
    4a80:      	beq	#6 <_itcm_block_count+0x4a89>
    4a82:      	b	#-2 <_itcm_block_count+0x4a83>
    4a84:      	bl	#1218
    4a88:      	b	#-2 <_itcm_block_count+0x4a89>
    4a8a:      	ldr	r0, [sp, #8]
    4a8c:      	ldr	r1, [sp, #12]
    4a8e:      	add	sp, #24
    4a90:      	pop	{r7, pc}

00004a92 cortex_m::interrupt::free::haaa3550a7b5f7815:
    4a92:      	push	{r7, lr}
    4a94:      	sub	sp, #24
    4a96:      	bl	#2166
    4a9a:      	strb.w	r0, [sp, #7]
    4a9e:      	b	#-2 <_itcm_block_count+0x4a9f>
    4aa0:      	bl	#1200
    4aa4:      	b	#-2 <_itcm_block_count+0x4aa5>
    4aa6:      	bl	#6576
    4aaa:      	b	#-2 <_itcm_block_count+0x4aab>
    4aac:      	add	r0, sp, #20
    4aae:      	str	r0, [sp, #16]
    4ab0:      	ldr	r0, [sp, #16]
    4ab2:      	bl	#2694
    4ab6:      	str	r1, [sp, #12]
    4ab8:      	str	r0, [sp, #8]
    4aba:      	b	#-2 <_itcm_block_count+0x4abb>
    4abc:      	ldrb.w	r0, [sp, #7]
    4ac0:      	bl	#2172
    4ac4:      	str	r0, [sp]
    4ac6:      	b	#-2 <_itcm_block_count+0x4ac7>
    4ac8:      	ldr	r0, [sp]
    4aca:      	lsls	r1, r0, #31
    4acc:      	cmp	r1, #0
    4ace:      	beq	#6 <_itcm_block_count+0x4ad7>
    4ad0:      	b	#-2 <_itcm_block_count+0x4ad1>
    4ad2:      	bl	#1140
    4ad6:      	b	#-2 <_itcm_block_count+0x4ad7>
    4ad8:      	ldr	r0, [sp, #8]
    4ada:      	ldr	r1, [sp, #12]
    4adc:      	add	sp, #24
    4ade:      	pop	{r7, pc}

00004ae0 cortex_m::interrupt::free::hb3df8e7e5f521bbf:
    4ae0:      	push	{r7, lr}
    4ae2:      	sub	sp, #24
    4ae4:      	bl	#2088
    4ae8:      	strb.w	r0, [sp, #7]
    4aec:      	b	#-2 <_itcm_block_count+0x4aed>
    4aee:      	bl	#1122
    4af2:      	b	#-2 <_itcm_block_count+0x4af3>
    4af4:      	bl	#6498
    4af8:      	b	#-2 <_itcm_block_count+0x4af9>
    4afa:      	add	r0, sp, #20
    4afc:      	str	r0, [sp, #16]
    4afe:      	ldr	r0, [sp, #16]
    4b00:      	bl	#1032
    4b04:      	str	r1, [sp, #12]
    4b06:      	str	r0, [sp, #8]
    4b08:      	b	#-2 <_itcm_block_count+0x4b09>
    4b0a:      	ldrb.w	r0, [sp, #7]
    4b0e:      	bl	#2094
    4b12:      	str	r0, [sp]
    4b14:      	b	#-2 <_itcm_block_count+0x4b15>
    4b16:      	ldr	r0, [sp]
    4b18:      	lsls	r1, r0, #31
    4b1a:      	cmp	r1, #0
    4b1c:      	beq	#6 <_itcm_block_count+0x4b25>
    4b1e:      	b	#-2 <_itcm_block_count+0x4b1f>
    4b20:      	bl	#1062
    4b24:      	b	#-2 <_itcm_block_count+0x4b25>
    4b26:      	ldr	r0, [sp, #8]
    4b28:      	ldr	r1, [sp, #12]
    4b2a:      	add	sp, #24
    4b2c:      	pop	{r7, pc}

00004b2e cortex_m::interrupt::free::hbb1391ef85ef6656:
    4b2e:      	push	{r7, lr}
    4b30:      	sub	sp, #24
    4b32:      	bl	#2010
    4b36:      	strb.w	r0, [sp, #7]
    4b3a:      	b	#-2 <_itcm_block_count+0x4b3b>
    4b3c:      	bl	#1044
    4b40:      	b	#-2 <_itcm_block_count+0x4b41>
    4b42:      	bl	#6420
    4b46:      	b	#-2 <_itcm_block_count+0x4b47>
    4b48:      	add	r0, sp, #20
    4b4a:      	str	r0, [sp, #16]
    4b4c:      	ldr	r0, [sp, #16]
    4b4e:      	bl	#1100
    4b52:      	str	r1, [sp, #12]
    4b54:      	str	r0, [sp, #8]
    4b56:      	b	#-2 <_itcm_block_count+0x4b57>
    4b58:      	ldrb.w	r0, [sp, #7]
    4b5c:      	bl	#2016
    4b60:      	str	r0, [sp]
    4b62:      	b	#-2 <_itcm_block_count+0x4b63>
    4b64:      	ldr	r0, [sp]
    4b66:      	lsls	r1, r0, #31
    4b68:      	cmp	r1, #0
    4b6a:      	beq	#6 <_itcm_block_count+0x4b73>
    4b6c:      	b	#-2 <_itcm_block_count+0x4b6d>
    4b6e:      	bl	#984
    4b72:      	b	#-2 <_itcm_block_count+0x4b73>
    4b74:      	ldr	r0, [sp, #8]
    4b76:      	ldr	r1, [sp, #12]
    4b78:      	add	sp, #24
    4b7a:      	pop	{r7, pc}

00004b7c cortex_m::interrupt::free::hbbef8fe4f1aa4916:
    4b7c:      	push	{r7, lr}
    4b7e:      	sub	sp, #24
    4b80:      	bl	#1932
    4b84:      	strb.w	r0, [sp, #7]
    4b88:      	b	#-2 <_itcm_block_count+0x4b89>
    4b8a:      	bl	#966
    4b8e:      	b	#-2 <_itcm_block_count+0x4b8f>
    4b90:      	bl	#6342
    4b94:      	b	#-2 <_itcm_block_count+0x4b95>
    4b96:      	add	r0, sp, #20
    4b98:      	str	r0, [sp, #16]
    4b9a:      	ldr	r0, [sp, #16]
    4b9c:      	bl	#2276
    4ba0:      	str	r1, [sp, #12]
    4ba2:      	str	r0, [sp, #8]
    4ba4:      	b	#-2 <_itcm_block_count+0x4ba5>
    4ba6:      	ldrb.w	r0, [sp, #7]
    4baa:      	bl	#1938
    4bae:      	str	r0, [sp]
    4bb0:      	b	#-2 <_itcm_block_count+0x4bb1>
    4bb2:      	ldr	r0, [sp]
    4bb4:      	lsls	r1, r0, #31
    4bb6:      	cmp	r1, #0
    4bb8:      	beq	#6 <_itcm_block_count+0x4bc1>
    4bba:      	b	#-2 <_itcm_block_count+0x4bbb>
    4bbc:      	bl	#906
    4bc0:      	b	#-2 <_itcm_block_count+0x4bc1>
    4bc2:      	ldr	r0, [sp, #8]
    4bc4:      	ldr	r1, [sp, #12]
    4bc6:      	add	sp, #24
    4bc8:      	pop	{r7, pc}

00004bca cortex_m::interrupt::free::hbe0a1d92b6c9a37c:
    4bca:      	push	{r7, lr}
    4bcc:      	sub	sp, #24
    4bce:      	bl	#1854
    4bd2:      	strb.w	r0, [sp, #7]
    4bd6:      	b	#-2 <_itcm_block_count+0x4bd7>
    4bd8:      	bl	#888
    4bdc:      	b	#-2 <_itcm_block_count+0x4bdd>
    4bde:      	bl	#6264
    4be2:      	b	#-2 <_itcm_block_count+0x4be3>
    4be4:      	add	r0, sp, #20
    4be6:      	str	r0, [sp, #16]
    4be8:      	ldr	r0, [sp, #16]
    4bea:      	bl	#1988
    4bee:      	str	r1, [sp, #12]
    4bf0:      	str	r0, [sp, #8]
    4bf2:      	b	#-2 <_itcm_block_count+0x4bf3>
    4bf4:      	ldrb.w	r0, [sp, #7]
    4bf8:      	bl	#1860
    4bfc:      	str	r0, [sp]
    4bfe:      	b	#-2 <_itcm_block_count+0x4bff>
    4c00:      	ldr	r0, [sp]
    4c02:      	lsls	r1, r0, #31
    4c04:      	cmp	r1, #0
    4c06:      	beq	#6 <_itcm_block_count+0x4c0f>
    4c08:      	b	#-2 <_itcm_block_count+0x4c09>
    4c0a:      	bl	#828
    4c0e:      	b	#-2 <_itcm_block_count+0x4c0f>
    4c10:      	ldr	r0, [sp, #8]
    4c12:      	ldr	r1, [sp, #12]
    4c14:      	add	sp, #24
    4c16:      	pop	{r7, pc}

00004c18 cortex_m::interrupt::free::hd52d4e9671bd0aae:
    4c18:      	push	{r7, lr}
    4c1a:      	sub	sp, #24
    4c1c:      	bl	#1776
    4c20:      	strb.w	r0, [sp, #7]
    4c24:      	b	#-2 <_itcm_block_count+0x4c25>
    4c26:      	bl	#810
    4c2a:      	b	#-2 <_itcm_block_count+0x4c2b>
    4c2c:      	bl	#6186
    4c30:      	b	#-2 <_itcm_block_count+0x4c31>
    4c32:      	add	r0, sp, #20
    4c34:      	str	r0, [sp, #16]
    4c36:      	ldr	r0, [sp, #16]
    4c38:      	bl	#2490
    4c3c:      	str	r1, [sp, #12]
    4c3e:      	str	r0, [sp, #8]
    4c40:      	b	#-2 <_itcm_block_count+0x4c41>
    4c42:      	ldrb.w	r0, [sp, #7]
    4c46:      	bl	#1782
    4c4a:      	str	r0, [sp]
    4c4c:      	b	#-2 <_itcm_block_count+0x4c4d>
    4c4e:      	ldr	r0, [sp]
    4c50:      	lsls	r1, r0, #31
    4c52:      	cmp	r1, #0
    4c54:      	beq	#6 <_itcm_block_count+0x4c5d>
    4c56:      	b	#-2 <_itcm_block_count+0x4c57>
    4c58:      	bl	#750
    4c5c:      	b	#-2 <_itcm_block_count+0x4c5d>
    4c5e:      	ldr	r0, [sp, #8]
    4c60:      	ldr	r1, [sp, #12]
    4c62:      	add	sp, #24
    4c64:      	pop	{r7, pc}

00004c66 cortex_m::interrupt::free::hd82720f06a5dfb81:
    4c66:      	push	{r7, lr}
    4c68:      	sub	sp, #24
    4c6a:      	bl	#1698
    4c6e:      	strb.w	r0, [sp, #7]
    4c72:      	b	#-2 <_itcm_block_count+0x4c73>
    4c74:      	bl	#732
    4c78:      	b	#-2 <_itcm_block_count+0x4c79>
    4c7a:      	bl	#6108
    4c7e:      	b	#-2 <_itcm_block_count+0x4c7f>
    4c80:      	add	r0, sp, #20
    4c82:      	str	r0, [sp, #16]
    4c84:      	ldr	r0, [sp, #16]
    4c86:      	bl	#2736
    4c8a:      	str	r1, [sp, #12]
    4c8c:      	str	r0, [sp, #8]
    4c8e:      	b	#-2 <_itcm_block_count+0x4c8f>
    4c90:      	ldrb.w	r0, [sp, #7]
    4c94:      	bl	#1704
    4c98:      	str	r0, [sp]
    4c9a:      	b	#-2 <_itcm_block_count+0x4c9b>
    4c9c:      	ldr	r0, [sp]
    4c9e:      	lsls	r1, r0, #31
    4ca0:      	cmp	r1, #0
    4ca2:      	beq	#6 <_itcm_block_count+0x4cab>
    4ca4:      	b	#-2 <_itcm_block_count+0x4ca5>
    4ca6:      	bl	#672
    4caa:      	b	#-2 <_itcm_block_count+0x4cab>
    4cac:      	ldr	r0, [sp, #8]
    4cae:      	ldr	r1, [sp, #12]
    4cb0:      	add	sp, #24
    4cb2:      	pop	{r7, pc}

00004cb4 cortex_m::interrupt::free::he405d3ceae62a211:
    4cb4:      	push	{r7, lr}
    4cb6:      	sub	sp, #24
    4cb8:      	bl	#1620
    4cbc:      	strb.w	r0, [sp, #7]
    4cc0:      	b	#-2 <_itcm_block_count+0x4cc1>
    4cc2:      	bl	#654
    4cc6:      	b	#-2 <_itcm_block_count+0x4cc7>
    4cc8:      	bl	#6030
    4ccc:      	b	#-2 <_itcm_block_count+0x4ccd>
    4cce:      	add	r0, sp, #20
    4cd0:      	str	r0, [sp, #16]
    4cd2:      	ldr	r0, [sp, #16]
    4cd4:      	bl	#2396
    4cd8:      	str	r1, [sp, #12]
    4cda:      	str	r0, [sp, #8]
    4cdc:      	b	#-2 <_itcm_block_count+0x4cdd>
    4cde:      	ldrb.w	r0, [sp, #7]
    4ce2:      	bl	#1626
    4ce6:      	str	r0, [sp]
    4ce8:      	b	#-2 <_itcm_block_count+0x4ce9>
    4cea:      	ldr	r0, [sp]
    4cec:      	lsls	r1, r0, #31
    4cee:      	cmp	r1, #0
    4cf0:      	beq	#6 <_itcm_block_count+0x4cf9>
    4cf2:      	b	#-2 <_itcm_block_count+0x4cf3>
    4cf4:      	bl	#594
    4cf8:      	b	#-2 <_itcm_block_count+0x4cf9>
    4cfa:      	ldr	r0, [sp, #8]
    4cfc:      	ldr	r1, [sp, #12]
    4cfe:      	add	sp, #24
    4d00:      	pop	{r7, pc}

00004d02 cortex_m::interrupt::free::he5cfc5f7945a3599:
    4d02:      	push	{r7, lr}
    4d04:      	sub	sp, #24
    4d06:      	bl	#1542
    4d0a:      	strb.w	r0, [sp, #7]
    4d0e:      	b	#-2 <_itcm_block_count+0x4d0f>
    4d10:      	bl	#576
    4d14:      	b	#-2 <_itcm_block_count+0x4d15>
    4d16:      	bl	#5952
    4d1a:      	b	#-2 <_itcm_block_count+0x4d1b>
    4d1c:      	add	r0, sp, #20
    4d1e:      	str	r0, [sp, #16]
    4d20:      	ldr	r0, [sp, #16]
    4d22:      	bl	#2194
    4d26:      	str	r1, [sp, #12]
    4d28:      	str	r0, [sp, #8]
    4d2a:      	b	#-2 <_itcm_block_count+0x4d2b>
    4d2c:      	ldrb.w	r0, [sp, #7]
    4d30:      	bl	#1548
    4d34:      	str	r0, [sp]
    4d36:      	b	#-2 <_itcm_block_count+0x4d37>
    4d38:      	ldr	r0, [sp]
    4d3a:      	lsls	r1, r0, #31
    4d3c:      	cmp	r1, #0
    4d3e:      	beq	#6 <_itcm_block_count+0x4d47>
    4d40:      	b	#-2 <_itcm_block_count+0x4d41>
    4d42:      	bl	#516
    4d46:      	b	#-2 <_itcm_block_count+0x4d47>
    4d48:      	ldr	r0, [sp, #8]
    4d4a:      	ldr	r1, [sp, #12]
    4d4c:      	add	sp, #24
    4d4e:      	pop	{r7, pc}

00004d50 cortex_m::interrupt::free::heb1ea81737adabbb:
    4d50:      	push	{r7, lr}
    4d52:      	sub	sp, #24
    4d54:      	bl	#1464
    4d58:      	strb.w	r0, [sp, #7]
    4d5c:      	b	#-2 <_itcm_block_count+0x4d5d>
    4d5e:      	bl	#498
    4d62:      	b	#-2 <_itcm_block_count+0x4d63>
    4d64:      	bl	#5874
    4d68:      	b	#-2 <_itcm_block_count+0x4d69>
    4d6a:      	add	r0, sp, #20
    4d6c:      	str	r0, [sp, #16]
    4d6e:      	ldr	r0, [sp, #16]
    4d70:      	bl	#1174
    4d74:      	str	r1, [sp, #12]
    4d76:      	str	r0, [sp, #8]
    4d78:      	b	#-2 <_itcm_block_count+0x4d79>
    4d7a:      	ldrb.w	r0, [sp, #7]
    4d7e:      	bl	#1470
    4d82:      	str	r0, [sp]
    4d84:      	b	#-2 <_itcm_block_count+0x4d85>
    4d86:      	ldr	r0, [sp]
    4d88:      	lsls	r1, r0, #31
    4d8a:      	cmp	r1, #0
    4d8c:      	beq	#6 <_itcm_block_count+0x4d95>
    4d8e:      	b	#-2 <_itcm_block_count+0x4d8f>
    4d90:      	bl	#438
    4d94:      	b	#-2 <_itcm_block_count+0x4d95>
    4d96:      	ldr	r0, [sp, #8]
    4d98:      	ldr	r1, [sp, #12]
    4d9a:      	add	sp, #24
    4d9c:      	pop	{r7, pc}

00004d9e imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_00<Alt>::new::h5b77f2ed0071115e:
    4d9e:      	sub	sp, #8
    4da0:      	add	sp, #8
    4da2:      	bx	lr

00004da4 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_01<Alt>::new::h566fe2905f155408:
    4da4:      	sub	sp, #8
    4da6:      	add	sp, #8
    4da8:      	bx	lr

00004daa imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_02<Alt>::new::h761950b50e769f96:
    4daa:      	sub	sp, #8
    4dac:      	add	sp, #8
    4dae:      	bx	lr

00004db0 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_03<Alt>::new::hc172c8d13284fe60:
    4db0:      	sub	sp, #8
    4db2:      	add	sp, #8
    4db4:      	bx	lr

00004db6 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_04<Alt>::new::hc599b11698d7226f:
    4db6:      	sub	sp, #8
    4db8:      	add	sp, #8
    4dba:      	bx	lr

00004dbc imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_05<Alt>::new::h0887616aee62c6dd:
    4dbc:      	sub	sp, #8
    4dbe:      	add	sp, #8
    4dc0:      	bx	lr

00004dc2 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_06<Alt>::new::h586e1f5cff1e7af6:
    4dc2:      	sub	sp, #8
    4dc4:      	add	sp, #8
    4dc6:      	bx	lr

00004dc8 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_07<Alt>::new::haa24c93e9b630b2c:
    4dc8:      	sub	sp, #8
    4dca:      	add	sp, #8
    4dcc:      	bx	lr

00004dce imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_08<Alt>::new::h8857cb1cfb9f78b9:
    4dce:      	sub	sp, #8
    4dd0:      	add	sp, #8
    4dd2:      	bx	lr

00004dd4 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_09<Alt>::new::hb618f507262bb879:
    4dd4:      	sub	sp, #8
    4dd6:      	add	sp, #8
    4dd8:      	bx	lr

00004dda imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_10<Alt>::new::heac16751ce3b4feb:
    4dda:      	sub	sp, #8
    4ddc:      	add	sp, #8
    4dde:      	bx	lr

00004de0 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_11<Alt>::new::h9a600204d6e5a4ce:
    4de0:      	sub	sp, #8
    4de2:      	add	sp, #8
    4de4:      	bx	lr

00004de6 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_12<Alt>::new::h8153333fcf056fdf:
    4de6:      	sub	sp, #8
    4de8:      	add	sp, #8
    4dea:      	bx	lr

00004dec imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_13<Alt>::new::hcc9f95a1a3796d41:
    4dec:      	sub	sp, #8
    4dee:      	add	sp, #8
    4df0:      	bx	lr

00004df2 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_14<Alt>::new::h1d3680f88366fd6f:
    4df2:      	sub	sp, #8
    4df4:      	add	sp, #8
    4df6:      	bx	lr

00004df8 imxrt_hal::iomuxc::gpio::ad_b0::GPIO_AD_B0_15<Alt>::new::hd3d1c112d34324a5:
    4df8:      	sub	sp, #8
    4dfa:      	add	sp, #8
    4dfc:      	bx	lr

00004dfe imxrt_ral::imxrt106::instances::pit::PIT::take::{{closure}}::h8428d98a92393498:
    4dfe:      	sub	sp, #16
    4e00:      	str	r0, [sp, #4]
    4e02:      	movw	r0, #2717
    4e06:      	movt	r0, #8192
    4e0a:      	ldrb	r0, [r0]
    4e0c:      	lsls	r0, r0, #31
    4e0e:      	cmp	r0, #0
    4e10:      	bne	#26 <_itcm_block_count+0x4e2d>
    4e12:      	b	#-2 <_itcm_block_count+0x4e13>
    4e14:      	movw	r0, #2717
    4e18:      	movt	r0, #8192
    4e1c:      	movs	r1, #1
    4e1e:      	strb	r1, [r0]
    4e20:      	movw	r0, #16384
    4e24:      	movt	r0, #16392
    4e28:      	str	r0, [sp, #12]
    4e2a:      	str	r1, [sp, #8]
    4e2c:      	b	#4 <_itcm_block_count+0x4e33>
    4e2e:      	movs	r0, #0
    4e30:      	str	r0, [sp, #8]
    4e32:      	b	#-2 <_itcm_block_count+0x4e33>
    4e34:      	ldr	r0, [sp, #8]
    4e36:      	ldr	r1, [sp, #12]
    4e38:      	add	sp, #16
    4e3a:      	bx	lr

00004e3c imxrt_hal::iomuxc::gpio::b1::GPIO_B1_00<Alt>::new::h0ff1bc66f3090ea1:
    4e3c:      	sub	sp, #8
    4e3e:      	add	sp, #8
    4e40:      	bx	lr

00004e42 imxrt_hal::iomuxc::gpio::b1::GPIO_B1_01<Alt>::new::he4f3a50ee99bd4eb:
    4e42:      	sub	sp, #8
    4e44:      	add	sp, #8
    4e46:      	bx	lr

00004e48 imxrt_ral::imxrt106::instances::lpuart::LPUART7::take::hf4c841f19edba0a0:
    4e48:      	push	{r7, lr}
    4e4a:      	sub	sp, #8
    4e4c:      	bl	#-1746
    4e50:      	str	r0, [sp, #4]
    4e52:      	str	r1, [sp]
    4e54:      	b	#-2 <_itcm_block_count+0x4e55>
    4e56:      	ldr	r0, [sp, #4]
    4e58:      	ldr	r1, [sp]
    4e5a:      	add	sp, #8
    4e5c:      	pop	{r7, pc}

00004e5e imxrt_ral::imxrt106::instances::lpspi::LPSPI3::take::hfe8d321bb29d439f:
    4e5e:      	push	{r7, lr}
    4e60:      	sub	sp, #8
    4e62:      	bl	#-1136
    4e66:      	str	r0, [sp, #4]
    4e68:      	str	r1, [sp]
    4e6a:      	b	#-2 <_itcm_block_count+0x4e6b>
    4e6c:      	ldr	r0, [sp, #4]
    4e6e:      	ldr	r1, [sp]
    4e70:      	add	sp, #8
    4e72:      	pop	{r7, pc}

00004e74 core::fmt::Arguments::new_v1::h962f54fd89a29d16:
    4e74:      	sub	sp, #24
    4e76:      	ldr.w	r12, [sp, #24]
    4e7a:      	str	r1, [sp]
    4e7c:      	str	r2, [sp, #4]
    4e7e:      	str	r3, [sp, #8]
    4e80:      	str.w	r12, [sp, #12]
    4e84:      	ldr	r1, [sp]
    4e86:      	ldr	r2, [sp, #4]
    4e88:      	movs	r3, #0
    4e8a:      	str	r3, [sp, #20]
    4e8c:      	str	r3, [sp, #16]
    4e8e:      	str	r3, [sp, #16]
    4e90:      	ldr	r3, [sp, #8]
    4e92:      	ldr.w	r12, [sp, #12]
    4e96:      	str	r1, [r0]
    4e98:      	str	r2, [r0, #4]
    4e9a:      	ldr	r1, [sp, #16]
    4e9c:      	ldr	r2, [sp, #20]
    4e9e:      	str	r1, [r0, #8]
    4ea0:      	str	r2, [r0, #12]
    4ea2:      	str	r3, [r0, #16]
    4ea4:      	str.w	r12, [r0, #20]
    4ea8:      	add	sp, #24
    4eaa:      	bx	lr

00004eac imxrt_hal::iomuxc::gpio::b0::GPIO_B0_00<Alt>::new::h145b78d96e19c8dc:
    4eac:      	sub	sp, #8
    4eae:      	add	sp, #8
    4eb0:      	bx	lr

00004eb2 imxrt_hal::iomuxc::gpio::b0::GPIO_B0_01<Alt>::new::h34a68f07cd3ddd37:
    4eb2:      	sub	sp, #8
    4eb4:      	add	sp, #8
    4eb6:      	bx	lr

00004eb8 imxrt_hal::iomuxc::gpio::b0::GPIO_B0_02<Alt>::new::hef745c368ab05807:
    4eb8:      	sub	sp, #8
    4eba:      	add	sp, #8
    4ebc:      	bx	lr

00004ebe imxrt_hal::iomuxc::gpio::b0::GPIO_B0_03<Alt>::new::hf72f566b88e379f2:
    4ebe:      	sub	sp, #8
    4ec0:      	add	sp, #8
    4ec2:      	bx	lr

00004ec4 imxrt_hal::iomuxc::gpio::b0::GPIO_B0_10<Alt>::new::h981577cc2ac06b11:
    4ec4:      	sub	sp, #8
    4ec6:      	add	sp, #8
    4ec8:      	bx	lr

00004eca imxrt_hal::iomuxc::gpio::b0::GPIO_B0_11<Alt>::new::h9fe096519d7df981:
    4eca:      	sub	sp, #8
    4ecc:      	add	sp, #8
    4ece:      	bx	lr

00004ed0 imxrt_ral::imxrt106::instances::lpi2c::LPI2C1::take::h89b7f150ab613174:
    4ed0:      	push	{r7, lr}
    4ed2:      	sub	sp, #8
    4ed4:      	bl	#-2038
    4ed8:      	str	r0, [sp, #4]
    4eda:      	str	r1, [sp]
    4edc:      	b	#-2 <_itcm_block_count+0x4edd>
    4ede:      	ldr	r0, [sp, #4]
    4ee0:      	ldr	r1, [sp]
    4ee2:      	add	sp, #8
    4ee4:      	pop	{r7, pc}

00004ee6 imxrt_ral::imxrt106::instances::pwm::PWM1::take::hfae6d073c44b9ad1:
    4ee6:      	push	{r7, lr}
    4ee8:      	sub	sp, #8
    4eea:      	bl	#-570
    4eee:      	str	r0, [sp, #4]
    4ef0:      	str	r1, [sp]
    4ef2:      	b	#-2 <_itcm_block_count+0x4ef3>
    4ef4:      	ldr	r0, [sp, #4]
    4ef6:      	ldr	r1, [sp]
    4ef8:      	add	sp, #8
    4efa:      	pop	{r7, pc}

00004efc core::convert::num::<impl core::convert::From<u8> for u32>::from::h73be3923f0867ce5:
    4efc:      	sub	sp, #4
    4efe:      	mov	r1, r0
    4f00:      	strb.w	r0, [sp, #3]
    4f04:      	ldrb.w	r0, [sp, #3]
    4f08:      	add	sp, #4
    4f0a:      	bx	lr

00004f0c imxrt_ral::imxrt106::instances::pwm::PWM4::take::{{closure}}::h29340c9e34a5057d:
    4f0c:      	sub	sp, #16
    4f0e:      	str	r0, [sp, #4]
    4f10:      	movw	r0, #2706
    4f14:      	movt	r0, #8192
    4f18:      	ldrb	r0, [r0]
    4f1a:      	lsls	r0, r0, #31
    4f1c:      	cmp	r0, #0
    4f1e:      	bne	#26 <_itcm_block_count+0x4f3b>
    4f20:      	b	#-2 <_itcm_block_count+0x4f21>
    4f22:      	movw	r0, #2706
    4f26:      	movt	r0, #8192
    4f2a:      	movs	r1, #1
    4f2c:      	strb	r1, [r0]
    4f2e:      	movw	r0, #32768
    4f32:      	movt	r0, #16446
    4f36:      	str	r0, [sp, #12]
    4f38:      	str	r1, [sp, #8]
    4f3a:      	b	#4 <_itcm_block_count+0x4f41>
    4f3c:      	movs	r0, #0
    4f3e:      	str	r0, [sp, #8]
    4f40:      	b	#-2 <_itcm_block_count+0x4f41>
    4f42:      	ldr	r0, [sp, #8]
    4f44:      	ldr	r1, [sp, #12]
    4f46:      	add	sp, #16
    4f48:      	bx	lr

00004f4a cortex_m::interrupt::enable::h36137e93e9ae3eee:
    4f4a:      	push	{r7, lr}
    4f4c:      	bl	#5360
    4f50:      	b	#-2 <_itcm_block_count+0x4f51>
    4f52:      	pop	{r7, pc}

00004f54 cortex_m::interrupt::disable::h8f4a77dfda2b5353:
    4f54:      	push	{r7, lr}
    4f56:      	bl	#5346
    4f5a:      	b	#-2 <_itcm_block_count+0x4f5b>
    4f5c:      	pop	{r7, pc}

00004f5e imxrt_ral::imxrt106::instances::lpuart::LPUART4::take::hd1a42f1990b89749:
    4f5e:      	push	{r7, lr}
    4f60:      	sub	sp, #8
    4f62:      	bl	#-1946
    4f66:      	str	r0, [sp, #4]
    4f68:      	str	r1, [sp]
    4f6a:      	b	#-2 <_itcm_block_count+0x4f6b>
    4f6c:      	ldr	r0, [sp, #4]
    4f6e:      	ldr	r1, [sp]
    4f70:      	add	sp, #8
    4f72:      	pop	{r7, pc}

00004f74 imxrt_hal::iomuxc::gpio::emc::GPIO_EMC_04<Alt>::new::h612d595f9b4d22dc:
    4f74:      	sub	sp, #8
    4f76:      	add	sp, #8
    4f78:      	bx	lr

00004f7a imxrt_hal::iomuxc::gpio::emc::GPIO_EMC_05<Alt>::new::he79d9ec0a919e7ff:
    4f7a:      	sub	sp, #8
    4f7c:      	add	sp, #8
    4f7e:      	bx	lr

00004f80 imxrt_hal::iomuxc::gpio::emc::GPIO_EMC_06<Alt>::new::hfa7571d4ab50602c:
    4f80:      	sub	sp, #8
    4f82:      	add	sp, #8
    4f84:      	bx	lr

00004f86 imxrt_hal::iomuxc::gpio::emc::GPIO_EMC_07<Alt>::new::h56dd0402fd958381:
    4f86:      	sub	sp, #8
    4f88:      	add	sp, #8
    4f8a:      	bx	lr

00004f8c imxrt_hal::iomuxc::gpio::emc::GPIO_EMC_08<Alt>::new::ha6f8fe2e18ac4739:
    4f8c:      	sub	sp, #8
    4f8e:      	add	sp, #8
    4f90:      	bx	lr

00004f92 imxrt_hal::iomuxc::gpio::emc::GPIO_EMC_31<Alt>::new::h7c347f71ccf02de2:
    4f92:      	sub	sp, #8
    4f94:      	add	sp, #8
    4f96:      	bx	lr

00004f98 imxrt_hal::iomuxc::gpio::emc::GPIO_EMC_32<Alt>::new::h5f6653c4ae168325:
    4f98:      	sub	sp, #8
    4f9a:      	add	sp, #8
    4f9c:      	bx	lr

00004f9e imxrt_ral::imxrt106::instances::lpspi::LPSPI2::take::{{closure}}::h537afbab520e0ed8:
    4f9e:      	sub	sp, #16
    4fa0:      	str	r0, [sp, #4]
    4fa2:      	movw	r0, #2701
    4fa6:      	movt	r0, #8192
    4faa:      	ldrb	r0, [r0]
    4fac:      	lsls	r0, r0, #31
    4fae:      	cmp	r0, #0
    4fb0:      	bne	#26 <_itcm_block_count+0x4fcd>
    4fb2:      	b	#-2 <_itcm_block_count+0x4fb3>
    4fb4:      	movw	r0, #2701
    4fb8:      	movt	r0, #8192
    4fbc:      	movs	r1, #1
    4fbe:      	strb	r1, [r0]
    4fc0:      	movw	r0, #32768
    4fc4:      	movt	r0, #16441
    4fc8:      	str	r0, [sp, #12]
    4fca:      	str	r1, [sp, #8]
    4fcc:      	b	#4 <_itcm_block_count+0x4fd3>
    4fce:      	movs	r0, #0
    4fd0:      	str	r0, [sp, #8]
    4fd2:      	b	#-2 <_itcm_block_count+0x4fd3>
    4fd4:      	ldr	r0, [sp, #8]
    4fd6:      	ldr	r1, [sp, #12]
    4fd8:      	add	sp, #16
    4fda:      	bx	lr

00004fdc imxrt_hal::pwm::Unclocked<M>::new::h28539bd07a549c15:
    4fdc:      	sub	sp, #12
    4fde:      	str	r0, [sp]
    4fe0:      	ldr	r0, [sp]
    4fe2:      	str	r0, [sp, #4]
    4fe4:      	ldr	r0, [sp, #4]
    4fe6:      	add	sp, #12
    4fe8:      	bx	lr

00004fea imxrt_hal::pwm::Unclocked<M>::new::h60de2720e651d1e9:
    4fea:      	sub	sp, #12
    4fec:      	str	r0, [sp]
    4fee:      	ldr	r0, [sp]
    4ff0:      	str	r0, [sp, #4]
    4ff2:      	ldr	r0, [sp, #4]
    4ff4:      	add	sp, #12
    4ff6:      	bx	lr

00004ff8 imxrt_hal::pwm::Unclocked<M>::new::h6dc44f580209eb22:
    4ff8:      	sub	sp, #12
    4ffa:      	str	r0, [sp]
    4ffc:      	ldr	r0, [sp]
    4ffe:      	str	r0, [sp, #4]
    5000:      	ldr	r0, [sp, #4]
    5002:      	add	sp, #12
    5004:      	bx	lr

00005006 imxrt_hal::pwm::Unclocked<M>::new::hce20e141b44b9336:
    5006:      	sub	sp, #12
    5008:      	str	r0, [sp]
    500a:      	ldr	r0, [sp]
    500c:      	str	r0, [sp, #4]
    500e:      	ldr	r0, [sp, #4]
    5010:      	add	sp, #12
    5012:      	bx	lr

00005014 imxrt_ral::imxrt106::instances::pwm::PWM3::take::{{closure}}::h49326083f3c43560:
    5014:      	sub	sp, #16
    5016:      	str	r0, [sp, #4]
    5018:      	movw	r0, #2715
    501c:      	movt	r0, #8192
    5020:      	ldrb	r0, [r0]
    5022:      	lsls	r0, r0, #31
    5024:      	cmp	r0, #0
    5026:      	bne	#26 <_itcm_block_count+0x5043>
    5028:      	b	#-2 <_itcm_block_count+0x5029>
    502a:      	movw	r0, #2715
    502e:      	movt	r0, #8192
    5032:      	movs	r1, #1
    5034:      	strb	r1, [r0]
    5036:      	movw	r0, #16384
    503a:      	movt	r0, #16446
    503e:      	str	r0, [sp, #12]
    5040:      	str	r1, [sp, #8]
    5042:      	b	#4 <_itcm_block_count+0x5049>
    5044:      	movs	r0, #0
    5046:      	str	r0, [sp, #8]
    5048:      	b	#-2 <_itcm_block_count+0x5049>
    504a:      	ldr	r0, [sp, #8]
    504c:      	ldr	r1, [sp, #12]
    504e:      	add	sp, #16
    5050:      	bx	lr

00005052 imxrt_ral::imxrt106::instances::lpi2c::LPI2C2::take::{{closure}}::he49fbde3e6ada3c4:
    5052:      	sub	sp, #16
    5054:      	str	r0, [sp, #4]
    5056:      	movw	r0, #2714
    505a:      	movt	r0, #8192
    505e:      	ldrb	r0, [r0]
    5060:      	lsls	r0, r0, #31
    5062:      	cmp	r0, #0
    5064:      	bne	#26 <_itcm_block_count+0x5081>
    5066:      	b	#-2 <_itcm_block_count+0x5067>
    5068:      	movw	r0, #2714
    506c:      	movt	r0, #8192
    5070:      	movs	r1, #1
    5072:      	strb	r1, [r0]
    5074:      	movw	r0, #16384
    5078:      	movt	r0, #16447
    507c:      	str	r0, [sp, #12]
    507e:      	str	r1, [sp, #8]
    5080:      	b	#4 <_itcm_block_count+0x5087>
    5082:      	movs	r0, #0
    5084:      	str	r0, [sp, #8]
    5086:      	b	#-2 <_itcm_block_count+0x5087>
    5088:      	ldr	r0, [sp, #8]
    508a:      	ldr	r1, [sp, #12]
    508c:      	add	sp, #16
    508e:      	bx	lr

00005090 imxrt_ral::imxrt106::instances::lpuart::LPUART4::take::{{closure}}::hfef5b277a49fe7ef:
    5090:      	sub	sp, #16
    5092:      	str	r0, [sp, #4]
    5094:      	movw	r0, #2700
    5098:      	movt	r0, #8192
    509c:      	ldrb	r0, [r0]
    509e:      	lsls	r0, r0, #31
    50a0:      	cmp	r0, #0
    50a2:      	bne	#24 <_itcm_block_count+0x50bd>
    50a4:      	b	#-2 <_itcm_block_count+0x50a5>
    50a6:      	movw	r0, #2700
    50aa:      	movt	r0, #8192
    50ae:      	movs	r1, #1
    50b0:      	strb	r1, [r0]
    50b2:      	movs	r0, #0
    50b4:      	movt	r0, #16409
    50b8:      	str	r0, [sp, #12]
    50ba:      	str	r1, [sp, #8]
    50bc:      	b	#4 <_itcm_block_count+0x50c3>
    50be:      	movs	r0, #0
    50c0:      	str	r0, [sp, #8]
    50c2:      	b	#-2 <_itcm_block_count+0x50c3>
    50c4:      	ldr	r0, [sp, #8]
    50c6:      	ldr	r1, [sp, #12]
    50c8:      	add	sp, #16
    50ca:      	bx	lr

000050cc imxrt_ral::imxrt106::instances::lpuart::LPUART3::take::{{closure}}::h3c8a8786247f5803:
    50cc:      	sub	sp, #16
    50ce:      	str	r0, [sp, #4]
    50d0:      	movw	r0, #2702
    50d4:      	movt	r0, #8192
    50d8:      	ldrb	r0, [r0]
    50da:      	lsls	r0, r0, #31
    50dc:      	cmp	r0, #0
    50de:      	bne	#26 <_itcm_block_count+0x50fb>
    50e0:      	b	#-2 <_itcm_block_count+0x50e1>
    50e2:      	movw	r0, #2702
    50e6:      	movt	r0, #8192
    50ea:      	movs	r1, #1
    50ec:      	strb	r1, [r0]
    50ee:      	movw	r0, #49152
    50f2:      	movt	r0, #16408
    50f6:      	str	r0, [sp, #12]
    50f8:      	str	r1, [sp, #8]
    50fa:      	b	#4 <_itcm_block_count+0x5101>
    50fc:      	movs	r0, #0
    50fe:      	str	r0, [sp, #8]
    5100:      	b	#-2 <_itcm_block_count+0x5101>
    5102:      	ldr	r0, [sp, #8]
    5104:      	ldr	r1, [sp, #12]
    5106:      	add	sp, #16
    5108:      	bx	lr

0000510a imxrt_ral::imxrt106::instances::pwm::PWM4::take::h46c1278bf907c044:
    510a:      	push	{r7, lr}
    510c:      	sub	sp, #8
    510e:      	bl	#-1586
    5112:      	str	r0, [sp, #4]
    5114:      	str	r1, [sp]
    5116:      	b	#-2 <_itcm_block_count+0x5117>
    5118:      	ldr	r0, [sp, #4]
    511a:      	ldr	r1, [sp]
    511c:      	add	sp, #8
    511e:      	pop	{r7, pc}

00005120 imxrt_ral::imxrt106::instances::lpuart::LPUART8::take::ha271e9f2234e0a8a:
    5120:      	push	{r7, lr}
    5122:      	sub	sp, #8
    5124:      	bl	#-1452
    5128:      	str	r0, [sp, #4]
    512a:      	str	r1, [sp]
    512c:      	b	#-2 <_itcm_block_count+0x512d>
    512e:      	ldr	r0, [sp, #4]
    5130:      	ldr	r1, [sp]
    5132:      	add	sp, #8
    5134:      	pop	{r7, pc}

00005136 imxrt_ral::imxrt106::instances::lpspi::LPSPI2::take::hee761224b9519b07:
    5136:      	push	{r7, lr}
    5138:      	sub	sp, #8
    513a:      	bl	#-1552
    513e:      	str	r0, [sp, #4]
    5140:      	str	r1, [sp]
    5142:      	b	#-2 <_itcm_block_count+0x5143>
    5144:      	ldr	r0, [sp, #4]
    5146:      	ldr	r1, [sp]
    5148:      	add	sp, #8
    514a:      	pop	{r7, pc}

0000514c imxrt_hal::iomuxc::gpio::sd_b0::GPIO_SD_B0_00<Alt>::new::hae9b8e1ea9212530:
    514c:      	sub	sp, #8
    514e:      	add	sp, #8
    5150:      	bx	lr

00005152 imxrt_hal::iomuxc::gpio::sd_b0::GPIO_SD_B0_01<Alt>::new::hda65ad605a23a85c:
    5152:      	sub	sp, #8
    5154:      	add	sp, #8
    5156:      	bx	lr

00005158 imxrt_hal::iomuxc::gpio::sd_b0::GPIO_SD_B0_02<Alt>::new::h44cae3b6dece5718:
    5158:      	sub	sp, #8
    515a:      	add	sp, #8
    515c:      	bx	lr

0000515e imxrt_hal::iomuxc::gpio::sd_b0::GPIO_SD_B0_03<Alt>::new::h2318489938cc22a1:
    515e:      	sub	sp, #8
    5160:      	add	sp, #8
    5162:      	bx	lr

00005164 imxrt_ral::imxrt106::instances::lpuart::LPUART3::take::hfc54aa0b39b7b687:
    5164:      	push	{r7, lr}
    5166:      	sub	sp, #8
    5168:      	bl	#-2932
    516c:      	str	r0, [sp, #4]
    516e:      	str	r1, [sp]
    5170:      	b	#-2 <_itcm_block_count+0x5171>
    5172:      	ldr	r0, [sp, #4]
    5174:      	ldr	r1, [sp]
    5176:      	add	sp, #8
    5178:      	pop	{r7, pc}

0000517a imxrt_ral::imxrt106::instances::iomuxc::IOMUXC::take::{{closure}}::ha4049faeb0083eb8:
    517a:      	sub	sp, #16
    517c:      	str	r0, [sp, #4]
    517e:      	movw	r0, #2697
    5182:      	movt	r0, #8192
    5186:      	ldrb	r0, [r0]
    5188:      	lsls	r0, r0, #31
    518a:      	cmp	r0, #0
    518c:      	bne	#26 <_itcm_block_count+0x51a9>
    518e:      	b	#-2 <_itcm_block_count+0x518f>
    5190:      	movw	r0, #2697
    5194:      	movt	r0, #8192
    5198:      	movs	r1, #1
    519a:      	strb	r1, [r0]
    519c:      	movw	r0, #32768
    51a0:      	movt	r0, #16415
    51a4:      	str	r0, [sp, #12]
    51a6:      	str	r1, [sp, #8]
    51a8:      	b	#4 <_itcm_block_count+0x51af>
    51aa:      	movs	r0, #0
    51ac:      	str	r0, [sp, #8]
    51ae:      	b	#-2 <_itcm_block_count+0x51af>
    51b0:      	ldr	r0, [sp, #8]
    51b2:      	ldr	r1, [sp, #12]
    51b4:      	add	sp, #16
    51b6:      	bx	lr

000051b8 imxrt_ral::imxrt106::instances::lpi2c::LPI2C1::take::{{closure}}::ha80bfde62043d75c:
    51b8:      	sub	sp, #16
    51ba:      	str	r0, [sp, #4]
    51bc:      	movw	r0, #2716
    51c0:      	movt	r0, #8192
    51c4:      	ldrb	r0, [r0]
    51c6:      	lsls	r0, r0, #31
    51c8:      	cmp	r0, #0
    51ca:      	bne	#24 <_itcm_block_count+0x51e5>
    51cc:      	b	#-2 <_itcm_block_count+0x51cd>
    51ce:      	movw	r0, #2716
    51d2:      	movt	r0, #8192
    51d6:      	movs	r1, #1
    51d8:      	strb	r1, [r0]
    51da:      	movs	r0, #0
    51dc:      	movt	r0, #16447
    51e0:      	str	r0, [sp, #12]
    51e2:      	str	r1, [sp, #8]
    51e4:      	b	#4 <_itcm_block_count+0x51eb>
    51e6:      	movs	r0, #0
    51e8:      	str	r0, [sp, #8]
    51ea:      	b	#-2 <_itcm_block_count+0x51eb>
    51ec:      	ldr	r0, [sp, #8]
    51ee:      	ldr	r1, [sp, #12]
    51f0:      	add	sp, #16
    51f2:      	bx	lr

000051f4 imxrt_ral::imxrt106::instances::pwm::PWM2::take::hb3fd64132c8e54d8:
    51f4:      	push	{r7, lr}
    51f6:      	sub	sp, #8
    51f8:      	bl	#-2530
    51fc:      	str	r0, [sp, #4]
    51fe:      	str	r1, [sp]
    5200:      	b	#-2 <_itcm_block_count+0x5201>
    5202:      	ldr	r0, [sp, #4]
    5204:      	ldr	r1, [sp]
    5206:      	add	sp, #8
    5208:      	pop	{r7, pc}

0000520a imxrt_ral::imxrt106::instances::dcdc::DCDC::take::{{closure}}::h85745b3bb8f49620:
    520a:      	sub	sp, #16
    520c:      	str	r0, [sp, #4]
    520e:      	movw	r0, #2713
    5212:      	movt	r0, #8192
    5216:      	ldrb	r0, [r0]
    5218:      	lsls	r0, r0, #31
    521a:      	cmp	r0, #0
    521c:      	bne	#24 <_itcm_block_count+0x5237>
    521e:      	b	#-2 <_itcm_block_count+0x521f>
    5220:      	movw	r0, #2713
    5224:      	movt	r0, #8192
    5228:      	movs	r1, #1
    522a:      	strb	r1, [r0]
    522c:      	movs	r0, #0
    522e:      	movt	r0, #16392
    5232:      	str	r0, [sp, #12]
    5234:      	str	r1, [sp, #8]
    5236:      	b	#4 <_itcm_block_count+0x523d>
    5238:      	movs	r0, #0
    523a:      	str	r0, [sp, #8]
    523c:      	b	#-2 <_itcm_block_count+0x523d>
    523e:      	ldr	r0, [sp, #8]
    5240:      	ldr	r1, [sp, #12]
    5242:      	add	sp, #16
    5244:      	bx	lr

00005246 imxrt_ral::imxrt106::instances::lpuart::LPUART5::take::h0a1f4e6d1157b24c:
    5246:      	push	{r7, lr}
    5248:      	sub	sp, #8
    524a:      	bl	#-1512
    524e:      	str	r0, [sp, #4]
    5250:      	str	r1, [sp]
    5252:      	b	#-2 <_itcm_block_count+0x5253>
    5254:      	ldr	r0, [sp, #4]
    5256:      	ldr	r1, [sp]
    5258:      	add	sp, #8
    525a:      	pop	{r7, pc}

0000525c imxrt_ral::imxrt106::instances::pwm::PWM2::take::{{closure}}::hb2de2fb251559b96:
    525c:      	sub	sp, #16
    525e:      	str	r0, [sp, #4]
    5260:      	movw	r0, #2704
    5264:      	movt	r0, #8192
    5268:      	ldrb	r0, [r0]
    526a:      	lsls	r0, r0, #31
    526c:      	cmp	r0, #0
    526e:      	bne	#24 <_itcm_block_count+0x5289>
    5270:      	b	#-2 <_itcm_block_count+0x5271>
    5272:      	movw	r0, #2704
    5276:      	movt	r0, #8192
    527a:      	movs	r1, #1
    527c:      	strb	r1, [r0]
    527e:      	movs	r0, #0
    5280:      	movt	r0, #16446
    5284:      	str	r0, [sp, #12]
    5286:      	str	r1, [sp, #8]
    5288:      	b	#4 <_itcm_block_count+0x528f>
    528a:      	movs	r0, #0
    528c:      	str	r0, [sp, #8]
    528e:      	b	#-2 <_itcm_block_count+0x528f>
    5290:      	ldr	r0, [sp, #8]
    5292:      	ldr	r1, [sp, #12]
    5294:      	add	sp, #16
    5296:      	bx	lr

00005298 <cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::h97c55f5d487cbacf:
    5298:      	sub	sp, #56
    529a:      	str	r0, [sp, #8]
    529c:      	str	r1, [sp, #12]
    529e:      	ldr	r0, [sp, #8]
    52a0:      	ldrb	r0, [r0]
    52a2:      	movs	r1, #0
    52a4:      	str	r1, [sp, #44]
    52a6:      	str	r0, [sp, #40]
    52a8:      	ldr	r0, [sp, #40]
    52aa:      	ldr	r1, [sp, #44]
    52ac:      	str	r0, [sp, #4]
    52ae:      	b	#-2 <_itcm_block_count+0x52af>
    52b0:      	ldr	r0, [sp, #4]
    52b2:      	str	r0, [sp, #20]
    52b4:      	ldr	r1, [sp, #12]
    52b6:      	ldrb	r1, [r1]
    52b8:      	movs	r2, #0
    52ba:      	str	r2, [sp, #52]
    52bc:      	str	r1, [sp, #48]
    52be:      	ldr	r1, [sp, #48]
    52c0:      	ldr	r2, [sp, #52]
    52c2:      	str	r1, [sp]
    52c4:      	b	#-2 <_itcm_block_count+0x52c5>
    52c6:      	ldr	r0, [sp]
    52c8:      	str	r0, [sp, #24]
    52ca:      	ldr	r1, [sp, #20]
    52cc:      	ldr	r2, [sp, #24]
    52ce:      	cmp	r1, r2
    52d0:      	bne	#8 <_itcm_block_count+0x52db>
    52d2:      	b	#-2 <_itcm_block_count+0x52d3>
    52d4:      	movs	r0, #1
    52d6:      	strb.w	r0, [sp, #31]
    52da:      	b	#6 <_itcm_block_count+0x52e3>
    52dc:      	movs	r0, #0
    52de:      	strb.w	r0, [sp, #31]
    52e2:      	b	#-2 <_itcm_block_count+0x52e3>
    52e4:      	ldrb.w	r0, [sp, #31]
    52e8:      	lsls	r0, r0, #31
    52ea:      	cmp	r0, #0
    52ec:      	bne	#8 <_itcm_block_count+0x52f7>
    52ee:      	b	#-2 <_itcm_block_count+0x52ef>
    52f0:      	movs	r0, #0
    52f2:      	strb.w	r0, [sp, #19]
    52f6:      	b	#14 <_itcm_block_count+0x5307>
    52f8:      	ldr	r0, [sp, #8]
    52fa:      	ldr	r1, [sp, #12]
    52fc:      	str	r0, [sp, #32]
    52fe:      	str	r1, [sp, #36]
    5300:      	movs	r0, #1
    5302:      	strb.w	r0, [sp, #19]
    5306:      	b	#-2 <_itcm_block_count+0x5307>
    5308:      	ldrb.w	r0, [sp, #19]
    530c:      	add	sp, #56
    530e:      	bx	lr

00005310 cortex_m::register::primask::read::h76e82facf74f2d22:
    5310:      	push	{r7, lr}
    5312:      	sub	sp, #8
    5314:      	bl	#4408
    5318:      	str	r0, [sp, #4]
    531a:      	b	#-2 <_itcm_block_count+0x531b>
    531c:      	ldrb.w	r0, [sp, #4]
    5320:      	lsls	r0, r0, #31
    5322:      	cmp	r0, #0
    5324:      	bne	#8 <_itcm_block_count+0x532f>
    5326:      	b	#-2 <_itcm_block_count+0x5327>
    5328:      	movs	r0, #0
    532a:      	strb.w	r0, [sp, #3]
    532e:      	b	#6 <_itcm_block_count+0x5337>
    5330:      	movs	r0, #1
    5332:      	strb.w	r0, [sp, #3]
    5336:      	b	#-2 <_itcm_block_count+0x5337>
    5338:      	ldrb.w	r0, [sp, #3]
    533c:      	add	sp, #8
    533e:      	pop	{r7, pc}

00005340 cortex_m::register::primask::Primask::is_active::h97c265ad8bca7902:
    5340:      	push	{r7, lr}
    5342:      	sub	sp, #16
    5344:      	mov	r1, r0
    5346:      	strb.w	r0, [sp, #15]
    534a:      	movw	r0, #1728
    534e:      	movt	r0, #8192
    5352:      	ldr	r0, [r0]
    5354:      	add.w	r2, sp, #15
    5358:      	str	r0, [sp, #8]
    535a:      	mov	r0, r2
    535c:      	ldr	r2, [sp, #8]
    535e:      	str	r1, [sp, #4]
    5360:      	mov	r1, r2
    5362:      	bl	#-206
    5366:      	str	r0, [sp]
    5368:      	b	#-2 <_itcm_block_count+0x5369>
    536a:      	ldr	r0, [sp]
    536c:      	and	r0, r0, #1
    5370:      	add	sp, #16
    5372:      	pop	{r7, pc}

00005374 imxrt_ral::imxrt106::instances::lpuart::LPUART1::take::{{closure}}::he86400baf8a38dda:
    5374:      	sub	sp, #16
    5376:      	str	r0, [sp, #4]
    5378:      	movw	r0, #2709
    537c:      	movt	r0, #8192
    5380:      	ldrb	r0, [r0]
    5382:      	lsls	r0, r0, #31
    5384:      	cmp	r0, #0
    5386:      	bne	#26 <_itcm_block_count+0x53a3>
    5388:      	b	#-2 <_itcm_block_count+0x5389>
    538a:      	movw	r0, #2709
    538e:      	movt	r0, #8192
    5392:      	movs	r1, #1
    5394:      	strb	r1, [r0]
    5396:      	movw	r0, #16384
    539a:      	movt	r0, #16408
    539e:      	str	r0, [sp, #12]
    53a0:      	str	r1, [sp, #8]
    53a2:      	b	#4 <_itcm_block_count+0x53a9>
    53a4:      	movs	r0, #0
    53a6:      	str	r0, [sp, #8]
    53a8:      	b	#-2 <_itcm_block_count+0x53a9>
    53aa:      	ldr	r0, [sp, #8]
    53ac:      	ldr	r1, [sp, #12]
    53ae:      	add	sp, #16
    53b0:      	bx	lr

000053b2 imxrt_ral::imxrt106::instances::lpspi::LPSPI4::take::{{closure}}::hfc68cd725e57354b:
    53b2:      	sub	sp, #16
    53b4:      	str	r0, [sp, #4]
    53b6:      	movw	r0, #2698
    53ba:      	movt	r0, #8192
    53be:      	ldrb	r0, [r0]
    53c0:      	lsls	r0, r0, #31
    53c2:      	cmp	r0, #0
    53c4:      	bne	#24 <_itcm_block_count+0x53df>
    53c6:      	b	#-2 <_itcm_block_count+0x53c7>
    53c8:      	movw	r0, #2698
    53cc:      	movt	r0, #8192
    53d0:      	movs	r1, #1
    53d2:      	strb	r1, [r0]
    53d4:      	movs	r0, #0
    53d6:      	movt	r0, #16442
    53da:      	str	r0, [sp, #12]
    53dc:      	str	r1, [sp, #8]
    53de:      	b	#4 <_itcm_block_count+0x53e5>
    53e0:      	movs	r0, #0
    53e2:      	str	r0, [sp, #8]
    53e4:      	b	#-2 <_itcm_block_count+0x53e5>
    53e6:      	ldr	r0, [sp, #8]
    53e8:      	ldr	r1, [sp, #12]
    53ea:      	add	sp, #16
    53ec:      	bx	lr

000053ee imxrt_ral::imxrt106::instances::lpspi::LPSPI1::take::{{closure}}::h0df89b1cace483dd:
    53ee:      	sub	sp, #16
    53f0:      	str	r0, [sp, #4]
    53f2:      	movw	r0, #2696
    53f6:      	movt	r0, #8192
    53fa:      	ldrb	r0, [r0]
    53fc:      	lsls	r0, r0, #31
    53fe:      	cmp	r0, #0
    5400:      	bne	#26 <_itcm_block_count+0x541d>
    5402:      	b	#-2 <_itcm_block_count+0x5403>
    5404:      	movw	r0, #2696
    5408:      	movt	r0, #8192
    540c:      	movs	r1, #1
    540e:      	strb	r1, [r0]
    5410:      	movw	r0, #16384
    5414:      	movt	r0, #16441
    5418:      	str	r0, [sp, #12]
    541a:      	str	r1, [sp, #8]
    541c:      	b	#4 <_itcm_block_count+0x5423>
    541e:      	movs	r0, #0
    5420:      	str	r0, [sp, #8]
    5422:      	b	#-2 <_itcm_block_count+0x5423>
    5424:      	ldr	r0, [sp, #8]
    5426:      	ldr	r1, [sp, #12]
    5428:      	add	sp, #16
    542a:      	bx	lr

0000542c imxrt_hal::pit::PIT<Chan>::new::h046ca249b94a433f:
    542c:      	sub	sp, #20
    542e:      	str	r0, [sp]
    5430:      	str	r1, [sp, #4]
    5432:      	ldr	r0, [sp]
    5434:      	ldr	r1, [sp, #4]
    5436:      	str	r0, [sp, #8]
    5438:      	str	r1, [sp, #12]
    543a:      	ldr	r0, [sp, #8]
    543c:      	ldr	r1, [sp, #12]
    543e:      	add	sp, #20
    5440:      	bx	lr

00005442 imxrt_hal::pit::PIT<Chan>::new::h0ae9a999eb5461ae:
    5442:      	sub	sp, #20
    5444:      	str	r0, [sp]
    5446:      	str	r1, [sp, #4]
    5448:      	ldr	r0, [sp]
    544a:      	ldr	r1, [sp, #4]
    544c:      	str	r0, [sp, #8]
    544e:      	str	r1, [sp, #12]
    5450:      	ldr	r0, [sp, #8]
    5452:      	ldr	r1, [sp, #12]
    5454:      	add	sp, #20
    5456:      	bx	lr

00005458 imxrt_hal::pit::PIT<Chan>::new::h60501cc55158e7dc:
    5458:      	sub	sp, #20
    545a:      	str	r0, [sp]
    545c:      	str	r1, [sp, #4]
    545e:      	ldr	r0, [sp]
    5460:      	ldr	r1, [sp, #4]
    5462:      	str	r0, [sp, #8]
    5464:      	str	r1, [sp, #12]
    5466:      	ldr	r0, [sp, #8]
    5468:      	ldr	r1, [sp, #12]
    546a:      	add	sp, #20
    546c:      	bx	lr

0000546e imxrt_hal::pit::PIT<Chan>::new::h8a92d630a376fa29:
    546e:      	sub	sp, #20
    5470:      	str	r0, [sp]
    5472:      	str	r1, [sp, #4]
    5474:      	ldr	r0, [sp]
    5476:      	ldr	r1, [sp, #4]
    5478:      	str	r0, [sp, #8]
    547a:      	str	r1, [sp, #12]
    547c:      	ldr	r0, [sp, #8]
    547e:      	ldr	r1, [sp, #12]
    5480:      	add	sp, #20
    5482:      	bx	lr

00005484 imxrt_ral::imxrt106::instances::lpuart::LPUART8::take::{{closure}}::hddf4dc64cd1e3a37:
    5484:      	sub	sp, #16
    5486:      	str	r0, [sp, #4]
    5488:      	movw	r0, #2708
    548c:      	movt	r0, #8192
    5490:      	ldrb	r0, [r0]
    5492:      	lsls	r0, r0, #31
    5494:      	cmp	r0, #0
    5496:      	bne	#24 <_itcm_block_count+0x54b1>
    5498:      	b	#-2 <_itcm_block_count+0x5499>
    549a:      	movw	r0, #2708
    549e:      	movt	r0, #8192
    54a2:      	movs	r1, #1
    54a4:      	strb	r1, [r0]
    54a6:      	movs	r0, #0
    54a8:      	movt	r0, #16410
    54ac:      	str	r0, [sp, #12]
    54ae:      	str	r1, [sp, #8]
    54b0:      	b	#4 <_itcm_block_count+0x54b7>
    54b2:      	movs	r0, #0
    54b4:      	str	r0, [sp, #8]
    54b6:      	b	#-2 <_itcm_block_count+0x54b7>
    54b8:      	ldr	r0, [sp, #8]
    54ba:      	ldr	r1, [sp, #12]
    54bc:      	add	sp, #16
    54be:      	bx	lr

000054c0 imxrt_ral::imxrt106::instances::lpuart::LPUART2::take::{{closure}}::h17e86914d2891258:
    54c0:      	sub	sp, #16
    54c2:      	str	r0, [sp, #4]
    54c4:      	movw	r0, #2699
    54c8:      	movt	r0, #8192
    54cc:      	ldrb	r0, [r0]
    54ce:      	lsls	r0, r0, #31
    54d0:      	cmp	r0, #0
    54d2:      	bne	#26 <_itcm_block_count+0x54ef>
    54d4:      	b	#-2 <_itcm_block_count+0x54d5>
    54d6:      	movw	r0, #2699
    54da:      	movt	r0, #8192
    54de:      	movs	r1, #1
    54e0:      	strb	r1, [r0]
    54e2:      	movw	r0, #32768
    54e6:      	movt	r0, #16408
    54ea:      	str	r0, [sp, #12]
    54ec:      	str	r1, [sp, #8]
    54ee:      	b	#4 <_itcm_block_count+0x54f5>
    54f0:      	movs	r0, #0
    54f2:      	str	r0, [sp, #8]
    54f4:      	b	#-2 <_itcm_block_count+0x54f5>
    54f6:      	ldr	r0, [sp, #8]
    54f8:      	ldr	r1, [sp, #12]
    54fa:      	add	sp, #16
    54fc:      	bx	lr

000054fe imxrt_ral::imxrt106::instances::ccm_analog::CCM_ANALOG::take::{{closure}}::h658500b9962f74b3:
    54fe:      	sub	sp, #16
    5500:      	str	r0, [sp, #4]
    5502:      	movw	r0, #2711
    5506:      	movt	r0, #8192
    550a:      	ldrb	r0, [r0]
    550c:      	lsls	r0, r0, #31
    550e:      	cmp	r0, #0
    5510:      	bne	#26 <_itcm_block_count+0x552d>
    5512:      	b	#-2 <_itcm_block_count+0x5513>
    5514:      	movw	r0, #2711
    5518:      	movt	r0, #8192
    551c:      	movs	r1, #1
    551e:      	strb	r1, [r0]
    5520:      	movw	r0, #32768
    5524:      	movt	r0, #16397
    5528:      	str	r0, [sp, #12]
    552a:      	str	r1, [sp, #8]
    552c:      	b	#4 <_itcm_block_count+0x5533>
    552e:      	movs	r0, #0
    5530:      	str	r0, [sp, #8]
    5532:      	b	#-2 <_itcm_block_count+0x5533>
    5534:      	ldr	r0, [sp, #8]
    5536:      	ldr	r1, [sp, #12]
    5538:      	add	sp, #16
    553a:      	bx	lr

0000553c imxrt_ral::imxrt106::instances::lpi2c::LPI2C3::take::{{closure}}::hf2a254679b548a2e:
    553c:      	sub	sp, #16
    553e:      	str	r0, [sp, #4]
    5540:      	movw	r0, #2720
    5544:      	movt	r0, #8192
    5548:      	ldrb	r0, [r0]
    554a:      	lsls	r0, r0, #31
    554c:      	cmp	r0, #0
    554e:      	bne	#26 <_itcm_block_count+0x556b>
    5550:      	b	#-2 <_itcm_block_count+0x5551>
    5552:      	movw	r0, #2720
    5556:      	movt	r0, #8192
    555a:      	movs	r1, #1
    555c:      	strb	r1, [r0]
    555e:      	movw	r0, #32768
    5562:      	movt	r0, #16447
    5566:      	str	r0, [sp, #12]
    5568:      	str	r1, [sp, #8]
    556a:      	b	#4 <_itcm_block_count+0x5571>
    556c:      	movs	r0, #0
    556e:      	str	r0, [sp, #8]
    5570:      	b	#-2 <_itcm_block_count+0x5571>
    5572:      	ldr	r0, [sp, #8]
    5574:      	ldr	r1, [sp, #12]
    5576:      	add	sp, #16
    5578:      	bx	lr

0000557a imxrt_ral::imxrt106::instances::lpuart::LPUART7::take::{{closure}}::hbdaafaffa4fc4033:
    557a:      	sub	sp, #16
    557c:      	str	r0, [sp, #4]
    557e:      	movw	r0, #2705
    5582:      	movt	r0, #8192
    5586:      	ldrb	r0, [r0]
    5588:      	lsls	r0, r0, #31
    558a:      	cmp	r0, #0
    558c:      	bne	#26 <_itcm_block_count+0x55a9>
    558e:      	b	#-2 <_itcm_block_count+0x558f>
    5590:      	movw	r0, #2705
    5594:      	movt	r0, #8192
    5598:      	movs	r1, #1
    559a:      	strb	r1, [r0]
    559c:      	movw	r0, #49152
    55a0:      	movt	r0, #16409
    55a4:      	str	r0, [sp, #12]
    55a6:      	str	r1, [sp, #8]
    55a8:      	b	#4 <_itcm_block_count+0x55af>
    55aa:      	movs	r0, #0
    55ac:      	str	r0, [sp, #8]
    55ae:      	b	#-2 <_itcm_block_count+0x55af>
    55b0:      	ldr	r0, [sp, #8]
    55b2:      	ldr	r1, [sp, #12]
    55b4:      	add	sp, #16
    55b6:      	bx	lr

000055b8 imxrt_ral::imxrt106::instances::lpuart::LPUART6::take::{{closure}}::hb899becf056576e6:
    55b8:      	sub	sp, #16
    55ba:      	str	r0, [sp, #4]
    55bc:      	movw	r0, #2707
    55c0:      	movt	r0, #8192
    55c4:      	ldrb	r0, [r0]
    55c6:      	lsls	r0, r0, #31
    55c8:      	cmp	r0, #0
    55ca:      	bne	#26 <_itcm_block_count+0x55e7>
    55cc:      	b	#-2 <_itcm_block_count+0x55cd>
    55ce:      	movw	r0, #2707
    55d2:      	movt	r0, #8192
    55d6:      	movs	r1, #1
    55d8:      	strb	r1, [r0]
    55da:      	movw	r0, #32768
    55de:      	movt	r0, #16409
    55e2:      	str	r0, [sp, #12]
    55e4:      	str	r1, [sp, #8]
    55e6:      	b	#4 <_itcm_block_count+0x55ed>
    55e8:      	movs	r0, #0
    55ea:      	str	r0, [sp, #8]
    55ec:      	b	#-2 <_itcm_block_count+0x55ed>
    55ee:      	ldr	r0, [sp, #8]
    55f0:      	ldr	r1, [sp, #12]
    55f2:      	add	sp, #16
    55f4:      	bx	lr

000055f6 imxrt_ral::imxrt106::instances::ccm::CCM::take::{{closure}}::hd45cfaeae0b27737:
    55f6:      	sub	sp, #16
    55f8:      	str	r0, [sp, #4]
    55fa:      	movw	r0, #2718
    55fe:      	movt	r0, #8192
    5602:      	ldrb	r0, [r0]
    5604:      	lsls	r0, r0, #31
    5606:      	cmp	r0, #0
    5608:      	bne	#26 <_itcm_block_count+0x5625>
    560a:      	b	#-2 <_itcm_block_count+0x560b>
    560c:      	movw	r0, #2718
    5610:      	movt	r0, #8192
    5614:      	movs	r1, #1
    5616:      	strb	r1, [r0]
    5618:      	movw	r0, #49152
    561c:      	movt	r0, #16399
    5620:      	str	r0, [sp, #12]
    5622:      	str	r1, [sp, #8]
    5624:      	b	#4 <_itcm_block_count+0x562b>
    5626:      	movs	r0, #0
    5628:      	str	r0, [sp, #8]
    562a:      	b	#-2 <_itcm_block_count+0x562b>
    562c:      	ldr	r0, [sp, #8]
    562e:      	ldr	r1, [sp, #12]
    5630:      	add	sp, #16
    5632:      	bx	lr

00005634 imxrt_ral::imxrt106::instances::pwm::PWM1::take::{{closure}}::h15442cf42fbf3e7f:
    5634:      	sub	sp, #16
    5636:      	str	r0, [sp, #4]
    5638:      	movw	r0, #2703
    563c:      	movt	r0, #8192
    5640:      	ldrb	r0, [r0]
    5642:      	lsls	r0, r0, #31
    5644:      	cmp	r0, #0
    5646:      	bne	#26 <_itcm_block_count+0x5663>
    5648:      	b	#-2 <_itcm_block_count+0x5649>
    564a:      	movw	r0, #2703
    564e:      	movt	r0, #8192
    5652:      	movs	r1, #1
    5654:      	strb	r1, [r0]
    5656:      	movw	r0, #49152
    565a:      	movt	r0, #16445
    565e:      	str	r0, [sp, #12]
    5660:      	str	r1, [sp, #8]
    5662:      	b	#4 <_itcm_block_count+0x5669>
    5664:      	movs	r0, #0
    5666:      	str	r0, [sp, #8]
    5668:      	b	#-2 <_itcm_block_count+0x5669>
    566a:      	ldr	r0, [sp, #8]
    566c:      	ldr	r1, [sp, #12]
    566e:      	add	sp, #16
    5670:      	bx	lr

00005672 imxrt_ral::imxrt106::instances::lpi2c::LPI2C4::take::{{closure}}::h4d12d16aa4ee5314:
    5672:      	sub	sp, #16
    5674:      	str	r0, [sp, #4]
    5676:      	movw	r0, #2712
    567a:      	movt	r0, #8192
    567e:      	ldrb	r0, [r0]
    5680:      	lsls	r0, r0, #31
    5682:      	cmp	r0, #0
    5684:      	bne	#26 <_itcm_block_count+0x56a1>
    5686:      	b	#-2 <_itcm_block_count+0x5687>
    5688:      	movw	r0, #2712
    568c:      	movt	r0, #8192
    5690:      	movs	r1, #1
    5692:      	strb	r1, [r0]
    5694:      	movw	r0, #49152
    5698:      	movt	r0, #16447
    569c:      	str	r0, [sp, #12]
    569e:      	str	r1, [sp, #8]
    56a0:      	b	#4 <_itcm_block_count+0x56a7>
    56a2:      	movs	r0, #0
    56a4:      	str	r0, [sp, #8]
    56a6:      	b	#-2 <_itcm_block_count+0x56a7>
    56a8:      	ldr	r0, [sp, #8]
    56aa:      	ldr	r1, [sp, #12]
    56ac:      	add	sp, #16
    56ae:      	bx	lr

000056b0 imxrt_ral::imxrt106::instances::lpspi::LPSPI3::take::{{closure}}::hc90583498c74f6a1:
    56b0:      	sub	sp, #16
    56b2:      	str	r0, [sp, #4]
    56b4:      	movw	r0, #2719
    56b8:      	movt	r0, #8192
    56bc:      	ldrb	r0, [r0]
    56be:      	lsls	r0, r0, #31
    56c0:      	cmp	r0, #0
    56c2:      	bne	#26 <_itcm_block_count+0x56df>
    56c4:      	b	#-2 <_itcm_block_count+0x56c5>
    56c6:      	movw	r0, #2719
    56ca:      	movt	r0, #8192
    56ce:      	movs	r1, #1
    56d0:      	strb	r1, [r0]
    56d2:      	movw	r0, #49152
    56d6:      	movt	r0, #16441
    56da:      	str	r0, [sp, #12]
    56dc:      	str	r1, [sp, #8]
    56de:      	b	#4 <_itcm_block_count+0x56e5>
    56e0:      	movs	r0, #0
    56e2:      	str	r0, [sp, #8]
    56e4:      	b	#-2 <_itcm_block_count+0x56e5>
    56e6:      	ldr	r0, [sp, #8]
    56e8:      	ldr	r1, [sp, #12]
    56ea:      	add	sp, #16
    56ec:      	bx	lr

000056ee imxrt_hal::gpio::GPIO1IO09<imxrt_hal::gpio::GPIO1,imxrt_hal::gpio::Input>::fast::{{closure}}::h762c88338b6c6af0:
    56ee:      	push	{r7, lr}
    56f0:      	sub	sp, #40
    56f2:      	str	r0, [sp, #4]
    56f4:      	str	r1, [sp, #8]
    56f6:      	str	r2, [sp, #12]
    56f8:      	ldr	r0, [sp, #4]
    56fa:      	ldr	r0, [r0]
    56fc:      	bl	#-5754
    5700:      	str	r0, [sp, #16]
    5702:      	b	#-2 <_itcm_block_count+0x5703>
    5704:      	ldr	r0, [sp, #16]
    5706:      	str	r0, [sp, #28]
    5708:      	ldr	r0, [sp, #28]
    570a:      	bl	#2918
    570e:      	bl	#2272
    5712:      	str	r0, [sp, #20]
    5714:      	b	#-2 <_itcm_block_count+0x5715>
    5716:      	ldr	r0, [sp, #20]
    5718:      	ldr	r1, [sp, #8]
    571a:      	ldr	r1, [r1]
    571c:      	orrs	r0, r1
    571e:      	str	r0, [sp, #24]
    5720:      	ldr	r0, [sp, #16]
    5722:      	ldr	r1, [sp, #24]
    5724:      	str	r0, [sp, #32]
    5726:      	str	r1, [sp, #36]
    5728:      	ldr	r0, [sp, #32]
    572a:      	bl	#2886
    572e:      	ldr	r1, [sp, #36]
    5730:      	bl	#2284
    5734:      	b	#-2 <_itcm_block_count+0x5735>
    5736:      	add	sp, #40
    5738:      	pop	{r7, pc}

0000573a imxrt_ral::imxrt106::instances::lpuart::LPUART5::take::{{closure}}::he97f878c507dc881:
    573a:      	sub	sp, #16
    573c:      	str	r0, [sp, #4]
    573e:      	movw	r0, #2710
    5742:      	movt	r0, #8192
    5746:      	ldrb	r0, [r0]
    5748:      	lsls	r0, r0, #31
    574a:      	cmp	r0, #0
    574c:      	bne	#26 <_itcm_block_count+0x5769>
    574e:      	b	#-2 <_itcm_block_count+0x574f>
    5750:      	movw	r0, #2710
    5754:      	movt	r0, #8192
    5758:      	movs	r1, #1
    575a:      	strb	r1, [r0]
    575c:      	movw	r0, #16384
    5760:      	movt	r0, #16409
    5764:      	str	r0, [sp, #12]
    5766:      	str	r1, [sp, #8]
    5768:      	b	#4 <_itcm_block_count+0x576f>
    576a:      	movs	r0, #0
    576c:      	str	r0, [sp, #8]
    576e:      	b	#-2 <_itcm_block_count+0x576f>
    5770:      	ldr	r0, [sp, #8]
    5772:      	ldr	r1, [sp, #12]
    5774:      	add	sp, #16
    5776:      	bx	lr

00005778 <log::Level as core::clone::Clone>::clone::hd8f7e395f4d89111:
    5778:      	sub	sp, #4
    577a:      	str	r0, [sp]
    577c:      	ldr	r0, [sp]
    577e:      	ldr	r0, [r0]
    5780:      	add	sp, #4
    5782:      	bx	lr

00005784 log::Record::builder::h38e733f9d61234b7:
    5784:      	push	{r7, lr}
    5786:      	bl	#4
    578a:      	b	#-2 <_itcm_block_count+0x578b>
    578c:      	pop	{r7, pc}

0000578e log::RecordBuilder::new::hcdaa7a50b98f06fe:
    578e:      	push	{r4, r5, r6, lr}
    5790:      	sub	sp, #168
    5792:      	movw	r1, #1756
    5796:      	movt	r1, #8192
    579a:      	ldr	r1, [r1]
    579c:      	mov	r2, sp
    579e:      	movs	r3, #0
    57a0:      	str	r3, [r2]
    57a2:      	add	r2, sp, #88
    57a4:      	str	r0, [sp, #16]
    57a6:      	mov	r0, r2
    57a8:      	str	r1, [sp, #12]
    57aa:      	mov	r2, r3
    57ac:      	ldr	r3, [sp, #12]
    57ae:      	bl	#1536
    57b2:      	b	#-2 <_itcm_block_count+0x57b3>
    57b4:      	add	r0, sp, #124
    57b6:      	bl	#316
    57ba:      	b	#-2 <_itcm_block_count+0x57bb>
    57bc:      	add	r0, sp, #112
    57be:      	add	r1, sp, #124
    57c0:      	bl	#356
    57c4:      	b	#-2 <_itcm_block_count+0x57c5>
    57c6:      	movs	r0, #0
    57c8:      	str	r0, [sp, #144]
    57ca:      	str	r0, [sp, #140]
    57cc:      	str	r0, [sp, #136]
    57ce:      	movs	r1, #2
    57d0:      	str	r1, [sp, #136]
    57d2:      	str	r0, [sp, #156]
    57d4:      	str	r0, [sp, #152]
    57d6:      	str	r0, [sp, #148]
    57d8:      	str	r1, [sp, #148]
    57da:      	str	r0, [sp, #160]
    57dc:      	ldr	r0, [sp, #112]
    57de:      	ldr	r1, [sp, #116]
    57e0:      	ldr	r2, [sp, #120]
    57e2:      	str	r2, [sp, #28]
    57e4:      	str	r1, [sp, #24]
    57e6:      	str	r0, [sp, #20]
    57e8:      	add	r0, sp, #20
    57ea:      	add.w	r1, r0, #12
    57ee:      	add	r2, sp, #88
    57f0:      	ldm.w	r2, {r3, r4, r5, r6, r12, lr}
    57f4:      	stm.w	r1, {r3, r4, r5, r6, r12, lr}
    57f8:      	ldr	r1, [sp, #136]
    57fa:      	ldr	r2, [sp, #140]
    57fc:      	ldr	r3, [sp, #144]
    57fe:      	str	r3, [sp, #64]
    5800:      	str	r2, [sp, #60]
    5802:      	str	r1, [sp, #56]
    5804:      	ldr	r1, [sp, #148]
    5806:      	ldr	r2, [sp, #152]
    5808:      	ldr	r3, [sp, #156]
    580a:      	str	r3, [sp, #76]
    580c:      	str	r2, [sp, #72]
    580e:      	str	r1, [sp, #68]
    5810:      	ldr	r1, [sp, #160]
    5812:      	ldr	r2, [sp, #164]
    5814:      	str	r1, [sp, #80]
    5816:      	str	r2, [sp, #84]
    5818:      	movs	r2, #68
    581a:      	ldr	r1, [sp, #16]
    581c:      	str	r0, [sp, #8]
    581e:      	mov	r0, r1
    5820:      	ldr	r1, [sp, #8]
    5822:      	bl	#5496
    5826:      	add	sp, #168
    5828:      	pop	{r4, r5, r6, pc}

0000582a log::RecordBuilder::args::ha52e43740874011e:
    582a:      	push	{r4, r5, r6, lr}
    582c:      	sub	sp, #28
    582e:      	str	r0, [sp]
    5830:      	add	r0, sp, #4
    5832:      	mov	r2, r0
    5834:      	ldm.w	r1, {r3, r4, r5, r6, r12, lr}
    5838:      	stm.w	r2, {r3, r4, r5, r6, r12, lr}
    583c:      	ldr	r1, [sp]
    583e:      	adds	r1, #12
    5840:      	ldm.w	r0, {r2, r3, r4, r5, r12, lr}
    5844:      	stm.w	r1, {r2, r3, r4, r5, r12, lr}
    5848:      	ldr	r0, [sp]
    584a:      	add	sp, #28
    584c:      	pop	{r4, r5, r6, pc}

0000584e log::RecordBuilder::level::ha881b156cd8b268a:
    584e:      	sub	sp, #8
    5850:      	str	r0, [sp]
    5852:      	str	r1, [sp, #4]
    5854:      	ldr	r0, [sp, #4]
    5856:      	ldr	r1, [sp]
    5858:      	str	r0, [r1]
    585a:      	ldr	r0, [sp]
    585c:      	add	sp, #8
    585e:      	bx	lr

00005860 log::RecordBuilder::target::h2f2e50f11e26aaca:
    5860:      	sub	sp, #12
    5862:      	str	r0, [sp]
    5864:      	str	r1, [sp, #4]
    5866:      	str	r2, [sp, #8]
    5868:      	ldr	r0, [sp, #4]
    586a:      	ldr	r1, [sp, #8]
    586c:      	ldr	r2, [sp]
    586e:      	str	r0, [r2, #4]
    5870:      	str	r1, [r2, #8]
    5872:      	ldr	r0, [sp]
    5874:      	add	sp, #12
    5876:      	bx	lr

00005878 log::RecordBuilder::module_path_static::h3c33598875ea13b2:
    5878:      	push	{r7, lr}
    587a:      	sub	sp, #24
    587c:      	str	r0, [sp]
    587e:      	str	r1, [sp, #4]
    5880:      	str	r2, [sp, #8]
    5882:      	ldr	r1, [sp, #4]
    5884:      	ldr	r2, [sp, #8]
    5886:      	add	r0, sp, #12
    5888:      	bl	#838
    588c:      	b	#-2 <_itcm_block_count+0x588d>
    588e:      	ldr	r0, [sp]
    5890:      	ldr	r1, [sp, #12]
    5892:      	ldr	r2, [sp, #16]
    5894:      	ldr	r3, [sp, #20]
    5896:      	str	r3, [r0, #44]
    5898:      	str	r2, [r0, #40]
    589a:      	str	r1, [r0, #36]
    589c:      	ldr	r0, [sp]
    589e:      	add	sp, #24
    58a0:      	pop	{r7, pc}

000058a2 log::RecordBuilder::file_static::h01f506376bc18561:
    58a2:      	push	{r7, lr}
    58a4:      	sub	sp, #24
    58a6:      	str	r0, [sp]
    58a8:      	str	r1, [sp, #4]
    58aa:      	str	r2, [sp, #8]
    58ac:      	ldr	r1, [sp, #4]
    58ae:      	ldr	r2, [sp, #8]
    58b0:      	add	r0, sp, #12
    58b2:      	bl	#796
    58b6:      	b	#-2 <_itcm_block_count+0x58b7>
    58b8:      	ldr	r0, [sp]
    58ba:      	ldr	r1, [sp, #12]
    58bc:      	ldr	r2, [sp, #16]
    58be:      	ldr	r3, [sp, #20]
    58c0:      	str	r3, [r0, #56]
    58c2:      	str	r2, [r0, #52]
    58c4:      	str	r1, [r0, #48]
    58c6:      	ldr	r0, [sp]
    58c8:      	add	sp, #24
    58ca:      	pop	{r7, pc}

000058cc log::RecordBuilder::line::hf514a8a11fbb852e:
    58cc:      	sub	sp, #12
    58ce:      	str	r0, [sp]
    58d0:      	str	r1, [sp, #4]
    58d2:      	str	r2, [sp, #8]
    58d4:      	ldr	r0, [sp, #4]
    58d6:      	ldr	r1, [sp, #8]
    58d8:      	ldr	r2, [sp]
    58da:      	str	r0, [r2, #60]
    58dc:      	str	r1, [r2, #64]
    58de:      	ldr	r0, [sp]
    58e0:      	add	sp, #12
    58e2:      	bx	lr

000058e4 log::RecordBuilder::build::h31059c2400bdcc0c:
    58e4:      	push	{r7, lr}
    58e6:      	sub	sp, #8
    58e8:      	str	r1, [sp, #4]
    58ea:      	ldr	r1, [sp, #4]
    58ec:      	bl	#452
    58f0:      	b	#-2 <_itcm_block_count+0x58f1>
    58f2:      	add	sp, #8
    58f4:      	pop	{r7, pc}

000058f6 log::Metadata::builder::h16599b8690da24e9:
    58f6:      	push	{r7, lr}
    58f8:      	bl	#4
    58fc:      	b	#-2 <_itcm_block_count+0x58fd>
    58fe:      	pop	{r7, pc}

00005900 log::MetadataBuilder::new::ha5ab6028e7281014:
    5900:      	sub	sp, #16
    5902:      	movs	r1, #3
    5904:      	str	r1, [sp, #12]
    5906:      	ldr	r1, [sp, #12]
    5908:      	str	r1, [sp]
    590a:      	movw	r1, #1732
    590e:      	movt	r1, #8192
    5912:      	str	r1, [sp, #4]
    5914:      	movs	r1, #0
    5916:      	str	r1, [sp, #8]
    5918:      	ldr	r1, [sp]
    591a:      	ldr	r2, [sp, #4]
    591c:      	ldr	r3, [sp, #8]
    591e:      	str	r3, [r0, #8]
    5920:      	str	r2, [r0, #4]
    5922:      	str	r1, [r0]
    5924:      	add	sp, #16
    5926:      	bx	lr

00005928 log::MetadataBuilder::build::h1b28976db1c8fe5a:
    5928:      	push	{r7, lr}
    592a:      	sub	sp, #8
    592c:      	str	r1, [sp, #4]
    592e:      	ldr	r1, [sp, #4]
    5930:      	bl	#538
    5934:      	b	#-2 <_itcm_block_count+0x5935>
    5936:      	add	sp, #8
    5938:      	pop	{r7, pc}

0000593a <log::NopLogger as log::Log>::enabled::h1c2c431b9f6c80e2:
    593a:      	sub	sp, #8
    593c:      	str	r0, [sp]
    593e:      	str	r1, [sp, #4]
    5940:      	movs	r0, #0
    5942:      	add	sp, #8
    5944:      	bx	lr

00005946 <log::NopLogger as log::Log>::log::h6b3a36a2d3879b96:
    5946:      	sub	sp, #8
    5948:      	str	r0, [sp]
    594a:      	str	r1, [sp, #4]
    594c:      	add	sp, #8
    594e:      	bx	lr

00005950 <log::NopLogger as log::Log>::flush::h51a03a6add9ab745:
    5950:      	sub	sp, #4
    5952:      	str	r0, [sp]
    5954:      	add	sp, #4
    5956:      	bx	lr

00005958 log::logger::hee88bf61b96e94a0:
    5958:      	push	{r7, lr}
    595a:      	sub	sp, #16
    595c:      	movs	r0, #4
    595e:      	strb.w	r0, [sp, #15]
    5962:      	ldrb.w	r1, [sp, #15]
    5966:      	movw	r0, #2688
    596a:      	movt	r0, #8192
    596e:      	bl	#920
    5972:      	str	r0, [sp]
    5974:      	b	#-2 <_itcm_block_count+0x5975>
    5976:      	ldr	r0, [sp]
    5978:      	cmp	r0, #2
    597a:      	bne	#18 <_itcm_block_count+0x598f>
    597c:      	b	#-2 <_itcm_block_count+0x597d>
    597e:      	movw	r0, #2664
    5982:      	movt	r0, #8192
    5986:      	ldr	r1, [r0]
    5988:      	ldr	r0, [r0, #4]
    598a:      	str	r1, [sp, #4]
    598c:      	str	r0, [sp, #8]
    598e:      	b	#20 <_itcm_block_count+0x59a5>
    5990:      	movw	r0, #1784
    5994:      	movt	r0, #8192
    5998:      	str	r0, [sp, #4]
    599a:      	movw	r0, #1760
    599e:      	movt	r0, #8192
    59a2:      	str	r0, [sp, #8]
    59a4:      	b	#-2 <_itcm_block_count+0x59a5>
    59a6:      	ldr	r0, [sp, #4]
    59a8:      	ldr	r1, [sp, #8]
    59aa:      	add	sp, #16
    59ac:      	pop	{r7, pc}

000059ae log::__private_api_log::h267b115a619cc45c:
    59ae:      	push	{r4, r5, r6, lr}
    59b0:      	sub	sp, #264
    59b2:      	str	r1, [sp, #44]
    59b4:      	str	r2, [sp, #48]
    59b6:      	ldr	r1, [sp, #48]
    59b8:      	ldr	r2, [r1]
    59ba:      	ldr	r1, [r1, #4]
    59bc:      	str	r2, [sp, #52]
    59be:      	str	r1, [sp, #56]
    59c0:      	ldr	r1, [sp, #48]
    59c2:      	ldr	r2, [r1, #8]
    59c4:      	ldr	r1, [r1, #12]
    59c6:      	str	r2, [sp, #60]
    59c8:      	str	r1, [sp, #64]
    59ca:      	ldr	r1, [sp, #48]
    59cc:      	ldr	r2, [r1, #16]
    59ce:      	ldr	r1, [r1, #20]
    59d0:      	str	r2, [sp, #68]
    59d2:      	str	r1, [sp, #72]
    59d4:      	ldr	r1, [sp, #48]
    59d6:      	ldr	r1, [r1, #24]
    59d8:      	str	r1, [sp, #76]
    59da:      	str	r0, [sp, #40]
    59dc:      	bl	#-136
    59e0:      	str	r0, [sp, #36]
    59e2:      	str	r1, [sp, #32]
    59e4:      	b	#-2 <_itcm_block_count+0x59e5>
    59e6:      	add	r0, sp, #148
    59e8:      	bl	#-616
    59ec:      	b	#-2 <_itcm_block_count+0x59ed>
    59ee:      	add	r0, sp, #216
    59f0:      	ldr	r1, [sp, #40]
    59f2:      	mov	r2, r0
    59f4:      	ldm.w	r1, {r3, r4, r5, r6, r12, lr}
    59f8:      	stm.w	r2, {r3, r4, r5, r6, r12, lr}
    59fc:      	add	r1, sp, #148
    59fe:      	str	r0, [sp, #28]
    5a00:      	mov	r0, r1
    5a02:      	ldr	r1, [sp, #28]
    5a04:      	bl	#-478
    5a08:      	str	r0, [sp, #24]
    5a0a:      	b	#-2 <_itcm_block_count+0x5a0b>
    5a0c:      	ldr	r1, [sp, #44]
    5a0e:      	ldr	r0, [sp, #24]
    5a10:      	bl	#-454
    5a14:      	str	r0, [sp, #20]
    5a16:      	b	#-2 <_itcm_block_count+0x5a17>
    5a18:      	ldr	r1, [sp, #52]
    5a1a:      	ldr	r2, [sp, #56]
    5a1c:      	ldr	r0, [sp, #20]
    5a1e:      	bl	#-450
    5a22:      	str	r0, [sp, #16]
    5a24:      	b	#-2 <_itcm_block_count+0x5a25>
    5a26:      	ldr	r0, [sp, #60]
    5a28:      	ldr	r1, [sp, #64]
    5a2a:      	str	r0, [sp, #240]
    5a2c:      	str	r1, [sp, #244]
    5a2e:      	ldr	r1, [sp, #240]
    5a30:      	ldr	r2, [sp, #244]
    5a32:      	ldr	r0, [sp, #16]
    5a34:      	bl	#-448
    5a38:      	str	r0, [sp, #12]
    5a3a:      	b	#-2 <_itcm_block_count+0x5a3b>
    5a3c:      	ldr	r0, [sp, #68]
    5a3e:      	ldr	r1, [sp, #72]
    5a40:      	str	r0, [sp, #248]
    5a42:      	str	r1, [sp, #252]
    5a44:      	ldr	r1, [sp, #248]
    5a46:      	ldr	r2, [sp, #252]
    5a48:      	ldr	r0, [sp, #12]
    5a4a:      	bl	#-428
    5a4e:      	str	r0, [sp, #8]
    5a50:      	b	#-2 <_itcm_block_count+0x5a51>
    5a52:      	ldr	r0, [sp, #76]
    5a54:      	str	r0, [sp, #260]
    5a56:      	movs	r0, #1
    5a58:      	str	r0, [sp, #256]
    5a5a:      	ldr	r1, [sp, #256]
    5a5c:      	ldr	r2, [sp, #260]
    5a5e:      	ldr	r0, [sp, #8]
    5a60:      	bl	#-408
    5a64:      	str	r0, [sp, #4]
    5a66:      	b	#-2 <_itcm_block_count+0x5a67>
    5a68:      	add	r0, sp, #80
    5a6a:      	ldr	r1, [sp, #4]
    5a6c:      	bl	#-396
    5a70:      	b	#-2 <_itcm_block_count+0x5a71>
    5a72:      	ldr	r0, [sp, #32]
    5a74:      	ldr	r1, [r0, #16]
    5a76:      	add	r2, sp, #80
    5a78:      	ldr	r0, [sp, #36]
    5a7a:      	str	r1, [sp]
    5a7c:      	mov	r1, r2
    5a7e:      	ldr	r2, [sp]
    5a80:      	blx	r2
    5a82:      	b	#-2 <_itcm_block_count+0x5a83>
    5a84:      	add	sp, #264
    5a86:      	pop	{r4, r5, r6, pc}

00005a88 log::MaybeStaticStr::Static::h65d35786f02a9ca2:
    5a88:      	sub	sp, #8
    5a8a:      	str	r1, [sp]
    5a8c:      	str	r2, [sp, #4]
    5a8e:      	ldr	r1, [sp]
    5a90:      	ldr	r2, [sp, #4]
    5a92:      	str	r1, [r0, #4]
    5a94:      	str	r2, [r0, #8]
    5a96:      	movs	r1, #0
    5a98:      	str	r1, [r0]
    5a9a:      	add	sp, #8
    5a9c:      	bx	lr

00005a9e <log::MaybeStaticStr as core::clone::Clone>::clone::hb311ecff4c4dbf64:
    5a9e:      	sub	sp, #4
    5aa0:      	str	r1, [sp]
    5aa2:      	ldr	r1, [sp]
    5aa4:      	ldr	r2, [r1]
    5aa6:      	ldr	r3, [r1, #4]
    5aa8:      	ldr	r1, [r1, #8]
    5aaa:      	str	r1, [r0, #8]
    5aac:      	str	r3, [r0, #4]
    5aae:      	str	r2, [r0]
    5ab0:      	add	sp, #4
    5ab2:      	bx	lr

00005ab4 <log::Record as core::clone::Clone>::clone::h8a422b6ff9440dfe:
    5ab4:      	push	{r4, r5, r6, lr}
    5ab6:      	sub	sp, #96
    5ab8:      	str	r1, [sp, #12]
    5aba:      	ldr	r1, [sp, #12]
    5abc:      	str	r1, [sp, #16]
    5abe:      	ldr	r1, [sp, #12]
    5ac0:      	adds	r1, #12
    5ac2:      	str	r1, [sp, #20]
    5ac4:      	ldr	r1, [sp, #12]
    5ac6:      	adds	r1, #36
    5ac8:      	str	r1, [sp, #24]
    5aca:      	ldr	r1, [sp, #12]
    5acc:      	adds	r1, #48
    5ace:      	str	r1, [sp, #28]
    5ad0:      	ldr	r1, [sp, #12]
    5ad2:      	adds	r1, #60
    5ad4:      	str	r1, [sp, #32]
    5ad6:      	ldr	r1, [sp, #16]
    5ad8:      	add	r2, sp, #36
    5ada:      	str	r0, [sp, #8]
    5adc:      	mov	r0, r2
    5ade:      	bl	#108
    5ae2:      	b	#-2 <_itcm_block_count+0x5ae3>
    5ae4:      	ldr	r1, [sp, #20]
    5ae6:      	add	r0, sp, #48
    5ae8:      	bl	#766
    5aec:      	b	#-2 <_itcm_block_count+0x5aed>
    5aee:      	ldr	r1, [sp, #24]
    5af0:      	add	r0, sp, #72
    5af2:      	bl	#394
    5af6:      	b	#-2 <_itcm_block_count+0x5af7>
    5af8:      	ldr	r1, [sp, #28]
    5afa:      	add	r0, sp, #84
    5afc:      	bl	#384
    5b00:      	b	#-2 <_itcm_block_count+0x5b01>
    5b02:      	ldr	r0, [sp, #32]
    5b04:      	bl	#454
    5b08:      	str	r0, [sp, #4]
    5b0a:      	str	r1, [sp]
    5b0c:      	b	#-2 <_itcm_block_count+0x5b0d>
    5b0e:      	ldr	r0, [sp, #36]
    5b10:      	ldr	r1, [sp, #40]
    5b12:      	ldr	r2, [sp, #44]
    5b14:      	ldr	r3, [sp, #8]
    5b16:      	str	r2, [r3, #8]
    5b18:      	str	r1, [r3, #4]
    5b1a:      	str	r0, [r3]
    5b1c:      	add.w	r0, r3, #12
    5b20:      	add	r1, sp, #48
    5b22:      	ldm.w	r1, {r2, r4, r5, r6, r12, lr}
    5b26:      	stm.w	r0, {r2, r4, r5, r6, r12, lr}
    5b2a:      	ldr	r0, [sp, #72]
    5b2c:      	ldr	r1, [sp, #76]
    5b2e:      	ldr	r2, [sp, #80]
    5b30:      	str	r2, [r3, #44]
    5b32:      	str	r1, [r3, #40]
    5b34:      	str	r0, [r3, #36]
    5b36:      	ldr	r0, [sp, #84]
    5b38:      	ldr	r1, [sp, #88]
    5b3a:      	ldr	r2, [sp, #92]
    5b3c:      	str	r2, [r3, #56]
    5b3e:      	str	r1, [r3, #52]
    5b40:      	str	r0, [r3, #48]
    5b42:      	ldr	r0, [sp, #4]
    5b44:      	str	r0, [r3, #60]
    5b46:      	ldr	r1, [sp]
    5b48:      	str	r1, [r3, #64]
    5b4a:      	add	sp, #96
    5b4c:      	pop	{r4, r5, r6, pc}

00005b4e <log::Metadata as core::clone::Clone>::clone::h8ca40ed2f37d199a:
    5b4e:      	push	{r7, lr}
    5b50:      	sub	sp, #32
    5b52:      	str	r1, [sp, #20]
    5b54:      	ldr	r1, [sp, #20]
    5b56:      	str	r1, [sp, #24]
    5b58:      	ldr	r1, [sp, #20]
    5b5a:      	adds	r1, #4
    5b5c:      	str	r1, [sp, #28]
    5b5e:      	ldr	r1, [sp, #24]
    5b60:      	str	r0, [sp, #16]
    5b62:      	mov	r0, r1
    5b64:      	bl	#-1008
    5b68:      	str	r0, [sp, #12]
    5b6a:      	b	#-2 <_itcm_block_count+0x5b6b>
    5b6c:      	ldr	r0, [sp, #28]
    5b6e:      	bl	#76
    5b72:      	str	r0, [sp, #8]
    5b74:      	str	r1, [sp, #4]
    5b76:      	b	#-2 <_itcm_block_count+0x5b77>
    5b78:      	ldr	r0, [sp, #12]
    5b7a:      	ldr	r1, [sp, #16]
    5b7c:      	str	r0, [r1]
    5b7e:      	ldr	r2, [sp, #8]
    5b80:      	str	r2, [r1, #4]
    5b82:      	ldr	r3, [sp, #4]
    5b84:      	str	r3, [r1, #8]
    5b86:      	add	sp, #32
    5b88:      	pop	{r7, pc}

00005b8a core::ops::function::FnOnce::call_once::hca23f7a9ebec9916:
    5b8a:      	push	{r7, lr}
    5b8c:      	sub	sp, #16
    5b8e:      	str	r1, [sp, #8]
    5b90:      	str	r2, [sp, #12]
    5b92:      	ldr	r1, [sp, #8]
    5b94:      	ldr	r2, [sp, #12]
    5b96:      	bl	#-274
    5b9a:      	b	#-2 <_itcm_block_count+0x5b9b>
    5b9c:      	add	sp, #16
    5b9e:      	pop	{r7, pc}

00005ba0 core::ptr::drop_in_place::h7da927e71dd04be7:
    5ba0:      	sub	sp, #4
    5ba2:      	str	r0, [sp]
    5ba4:      	add	sp, #4
    5ba6:      	bx	lr

00005ba8 core::cell::UnsafeCell<T>::get::he6369ac57cf3afb1:
    5ba8:      	sub	sp, #4
    5baa:      	str	r0, [sp]
    5bac:      	ldr	r0, [sp]
    5bae:      	add	sp, #4
    5bb0:      	bx	lr

00005bb2 core::clone::impls::<impl core::clone::Clone for u32>::clone::h0a31178c4a46b643:
    5bb2:      	sub	sp, #4
    5bb4:      	str	r0, [sp]
    5bb6:      	ldr	r0, [sp]
    5bb8:      	ldr	r0, [r0]
    5bba:      	add	sp, #4
    5bbc:      	bx	lr

00005bbe core::clone::impls::<impl core::clone::Clone for &T>::clone::h07f0123f0e1fa784:
    5bbe:      	sub	sp, #8
    5bc0:      	str	r0, [sp, #4]
    5bc2:      	ldr	r0, [sp, #4]
    5bc4:      	ldr	r1, [r0]
    5bc6:      	ldr	r0, [r0, #4]
    5bc8:      	str	r0, [sp]
    5bca:      	mov	r0, r1
    5bcc:      	ldr	r1, [sp]
    5bce:      	add	sp, #8
    5bd0:      	bx	lr

00005bd2 core::option::Option<T>::map::hdbc6e21b8a4ac72d:
    5bd2:      	push	{r7, lr}
    5bd4:      	sub	sp, #48
    5bd6:      	str	r1, [sp, #4]
    5bd8:      	str	r2, [sp, #8]
    5bda:      	movs	r1, #0
    5bdc:      	strb.w	r1, [sp, #46]
    5be0:      	strb.w	r1, [sp, #47]
    5be4:      	movs	r1, #1
    5be6:      	strb.w	r1, [sp, #47]
    5bea:      	strb.w	r1, [sp, #46]
    5bee:      	ldr	r1, [sp, #4]
    5bf0:      	cmp	r1, #0
    5bf2:      	mov	r2, r1
    5bf4:      	it	ne
    5bf6:      	movne	r2, #1
    5bf8:      	cmp	r1, #0
    5bfa:      	str	r0, [sp]
    5bfc:      	beq	#2 <_itcm_block_count+0x5c01>
    5bfe:      	b	#-2 <_itcm_block_count+0x5bff>
    5c00:      	b	#16 <_itcm_block_count+0x5c13>
    5c02:      	movs	r0, #0
    5c04:      	ldr	r1, [sp]
    5c06:      	str	r0, [r1, #8]
    5c08:      	str	r0, [r1, #4]
    5c0a:      	str	r0, [r1]
    5c0c:      	movs	r0, #2
    5c0e:      	str	r0, [r1]
    5c10:      	b	#70 <_itcm_block_count+0x5c59>
    5c12:      	trap
    5c14:      	movs	r0, #0
    5c16:      	strb.w	r0, [sp, #47]
    5c1a:      	ldr	r1, [sp, #4]
    5c1c:      	ldr	r2, [sp, #8]
    5c1e:      	str	r1, [sp, #16]
    5c20:      	str	r2, [sp, #20]
    5c22:      	strb.w	r0, [sp, #46]
    5c26:      	ldr	r0, [sp, #16]
    5c28:      	ldr	r1, [sp, #20]
    5c2a:      	str	r0, [sp, #36]
    5c2c:      	str	r1, [sp, #40]
    5c2e:      	ldr	r1, [sp, #36]
    5c30:      	ldr	r2, [sp, #40]
    5c32:      	add	r0, sp, #24
    5c34:      	bl	#-174
    5c38:      	b	#-2 <_itcm_block_count+0x5c39>
    5c3a:      	ldr	r0, [sp, #24]
    5c3c:      	ldr	r1, [sp, #28]
    5c3e:      	ldr	r2, [sp, #32]
    5c40:      	ldr	r3, [sp]
    5c42:      	str	r2, [r3, #8]
    5c44:      	str	r1, [r3, #4]
    5c46:      	str	r0, [r3]
    5c48:      	b	#14 <_itcm_block_count+0x5c59>
    5c4a:      	ldr	r0, [sp, #4]
    5c4c:      	cmp	r0, #0
    5c4e:      	bne	#24 <_itcm_block_count+0x5c69>
    5c50:      	b	#42 <_itcm_block_count+0x5c7d>
    5c52:      	movs	r0, #0
    5c54:      	strb.w	r0, [sp, #46]
    5c58:      	b	#-18 <_itcm_block_count+0x5c49>
    5c5a:      	ldrb.w	r0, [sp, #46]
    5c5e:      	lsls	r0, r0, #31
    5c60:      	cmp	r0, #0
    5c62:      	bne	#-20 <_itcm_block_count+0x5c51>
    5c64:      	b	#-30 <_itcm_block_count+0x5c49>
    5c66:      	add	sp, #48
    5c68:      	pop	{r7, pc}
    5c6a:      	ldrb.w	r0, [sp, #47]
    5c6e:      	lsls	r0, r0, #31
    5c70:      	cmp	r0, #0
    5c72:      	beq	#-16 <_itcm_block_count+0x5c65>
    5c74:      	b	#-2 <_itcm_block_count+0x5c75>
    5c76:      	movs	r0, #0
    5c78:      	strb.w	r0, [sp, #47]
    5c7c:      	b	#-26 <_itcm_block_count+0x5c65>
    5c7e:      	b	#-28 <_itcm_block_count+0x5c65>

00005c80 <core::option::Option<T> as core::clone::Clone>::clone::h455346d95676257e:
    5c80:      	push	{r7, lr}
    5c82:      	sub	sp, #24
    5c84:      	str	r1, [sp, #4]
    5c86:      	ldr	r1, [sp, #4]
    5c88:      	ldr	r1, [r1]
    5c8a:      	subs	r2, r1, #2
    5c8c:      	it	ne
    5c8e:      	movne	r2, #1
    5c90:      	cmp	r1, #2
    5c92:      	str	r0, [sp]
    5c94:      	beq	#2 <_itcm_block_count+0x5c99>
    5c96:      	b	#-2 <_itcm_block_count+0x5c97>
    5c98:      	b	#16 <_itcm_block_count+0x5cab>
    5c9a:      	movs	r0, #0
    5c9c:      	ldr	r1, [sp]
    5c9e:      	str	r0, [r1, #8]
    5ca0:      	str	r0, [r1, #4]
    5ca2:      	str	r0, [r1]
    5ca4:      	movs	r0, #2
    5ca6:      	str	r0, [r1]
    5ca8:      	b	#30 <_itcm_block_count+0x5cc9>
    5caa:      	trap
    5cac:      	ldr	r0, [sp, #4]
    5cae:      	str	r0, [sp, #8]
    5cb0:      	ldr	r1, [sp, #8]
    5cb2:      	add	r0, sp, #12
    5cb4:      	bl	#-538
    5cb8:      	b	#-2 <_itcm_block_count+0x5cb9>
    5cba:      	ldr	r0, [sp, #12]
    5cbc:      	ldr	r1, [sp, #16]
    5cbe:      	ldr	r2, [sp, #20]
    5cc0:      	ldr	r3, [sp]
    5cc2:      	str	r2, [r3, #8]
    5cc4:      	str	r1, [r3, #4]
    5cc6:      	str	r0, [r3]
    5cc8:      	b	#-2 <_itcm_block_count+0x5cc9>
    5cca:      	add	sp, #24
    5ccc:      	pop	{r7, pc}

00005cce <core::option::Option<T> as core::clone::Clone>::clone::hdb8cc542aeb777e5:
    5cce:      	push	{r7, lr}
    5cd0:      	sub	sp, #24
    5cd2:      	str	r0, [sp, #8]
    5cd4:      	ldr	r0, [sp, #8]
    5cd6:      	ldr	r0, [r0]
    5cd8:      	cmp	r0, #0
    5cda:      	beq	#2 <_itcm_block_count+0x5cdf>
    5cdc:      	b	#-2 <_itcm_block_count+0x5cdd>
    5cde:      	b	#6 <_itcm_block_count+0x5ce7>
    5ce0:      	movs	r0, #0
    5ce2:      	str	r0, [sp, #12]
    5ce4:      	b	#26 <_itcm_block_count+0x5d01>
    5ce6:      	trap
    5ce8:      	ldr	r0, [sp, #8]
    5cea:      	adds	r0, #4
    5cec:      	str	r0, [sp, #20]
    5cee:      	ldr	r0, [sp, #20]
    5cf0:      	bl	#-322
    5cf4:      	str	r0, [sp, #4]
    5cf6:      	b	#-2 <_itcm_block_count+0x5cf7>
    5cf8:      	ldr	r0, [sp, #4]
    5cfa:      	str	r0, [sp, #16]
    5cfc:      	movs	r1, #1
    5cfe:      	str	r1, [sp, #12]
    5d00:      	b	#-2 <_itcm_block_count+0x5d01>
    5d02:      	ldr	r0, [sp, #12]
    5d04:      	ldr	r1, [sp, #16]
    5d06:      	add	sp, #24
    5d08:      	pop	{r7, pc}

00005d0a core::sync::atomic::AtomicUsize::load::h5e6ba6fbebbe6c76:
    5d0a:      	push	{r7, lr}
    5d0c:      	sub	sp, #24
    5d0e:      	mov	r2, r1
    5d10:      	str	r0, [sp, #16]
    5d12:      	strb.w	r1, [sp, #23]
    5d16:      	ldr	r0, [sp, #16]
    5d18:      	str	r2, [sp, #12]
    5d1a:      	bl	#-374
    5d1e:      	str	r0, [sp, #8]
    5d20:      	b	#-2 <_itcm_block_count+0x5d21>
    5d22:      	ldrb.w	r1, [sp, #23]
    5d26:      	ldr	r0, [sp, #8]
    5d28:      	bl	#12
    5d2c:      	str	r0, [sp, #4]
    5d2e:      	b	#-2 <_itcm_block_count+0x5d2f>
    5d30:      	ldr	r0, [sp, #4]
    5d32:      	add	sp, #24
    5d34:      	pop	{r7, pc}
    5d36:      	movs	r0, r0

00005d38 core::sync::atomic::atomic_load::h857ebb47c6ba3638:
    5d38:      	sub	sp, #16
    5d3a:      	mov	r2, r1
    5d3c:      	str	r0, [sp, #4]
    5d3e:      	strb.w	r1, [sp, #11]
    5d42:      	ldrb.w	r0, [sp, #11]
    5d46:      	str	r0, [sp]
    5d48:      	ldr	r1, [sp]
    5d4a:      	tbb	[pc, r1]

00005d4e $d.5:
    5d4e:	17 23 10 03	.word	0x03102317
    5d52:	1c 00		.short	0x001c

00005d54 $t.6:
    5d54:      	movw	r0, #1784
    5d58:      	movt	r0, #8192
    5d5c:      	movw	r2, #1908
    5d60:      	movt	r2, #8192
    5d64:      	movs	r1, #49
    5d66:      	bl	#1876
    5d6a:      	trap
    5d6c:      	trap
    5d6e:      	ldr	r0, [sp, #4]
    5d70:      	ldr	r0, [r0]
    5d72:      	dmb	sy
    5d76:      	str	r0, [sp, #12]
    5d78:      	b	#-2 <_itcm_block_count+0x5d79>
    5d7a:      	b	#46 <_itcm_block_count+0x5dab>
    5d7c:      	ldr	r0, [sp, #4]
    5d7e:      	ldr	r0, [r0]
    5d80:      	str	r0, [sp, #12]
    5d82:      	b	#-2 <_itcm_block_count+0x5d83>
    5d84:      	b	#36 <_itcm_block_count+0x5dab>
    5d86:      	ldr	r0, [sp, #4]
    5d88:      	ldr	r0, [r0]
    5d8a:      	dmb	sy
    5d8e:      	str	r0, [sp, #12]
    5d90:      	b	#-2 <_itcm_block_count+0x5d91>
    5d92:      	b	#22 <_itcm_block_count+0x5dab>
    5d94:      	movw	r0, #1924
    5d98:      	movt	r0, #8192
    5d9c:      	movw	r2, #1908
    5da0:      	movt	r2, #8192
    5da4:      	movs	r1, #40
    5da6:      	bl	#1812
    5daa:      	trap
    5dac:      	ldr	r0, [sp, #12]
    5dae:      	add	sp, #16
    5db0:      	bx	lr

00005db2 core::fmt::Arguments::new_v1::h02fc19a1df4cf0cd:
    5db2:      	sub	sp, #24
    5db4:      	ldr.w	r12, [sp, #24]
    5db8:      	str	r1, [sp]
    5dba:      	str	r2, [sp, #4]
    5dbc:      	str	r3, [sp, #8]
    5dbe:      	str.w	r12, [sp, #12]
    5dc2:      	ldr	r1, [sp]
    5dc4:      	ldr	r2, [sp, #4]
    5dc6:      	movs	r3, #0
    5dc8:      	str	r3, [sp, #20]
    5dca:      	str	r3, [sp, #16]
    5dcc:      	str	r3, [sp, #16]
    5dce:      	ldr	r3, [sp, #8]
    5dd0:      	ldr.w	r12, [sp, #12]
    5dd4:      	str	r1, [r0]
    5dd6:      	str	r2, [r0, #4]
    5dd8:      	ldr	r1, [sp, #16]
    5dda:      	ldr	r2, [sp, #20]
    5ddc:      	str	r1, [r0, #8]
    5dde:      	str	r2, [r0, #12]
    5de0:      	str	r3, [r0, #16]
    5de2:      	str.w	r12, [r0, #20]
    5de6:      	add	sp, #24
    5de8:      	bx	lr

00005dea <core::fmt::Arguments as core::clone::Clone>::clone::h63acb5a7f95abdb0:
    5dea:      	push	{r4, r5, r7, lr}
    5dec:      	sub	sp, #4
    5dee:      	str	r1, [sp]
    5df0:      	ldr	r1, [sp]
    5df2:      	ldm.w	r1, {r2, r3, r4, r5, r12, lr}
    5df6:      	stm.w	r0, {r2, r3, r4, r5, r12, lr}
    5dfa:      	add	sp, #4
    5dfc:      	pop	{r4, r5, r7, pc}

00005dfe UsageFault:
    5dfe:      	b	#-2 <_itcm_block_count+0x5dff>
    5e00:      	bl	#418
    5e04:      	b	#-2 <_itcm_block_count+0x5e05>
    5e06:      	b	#-10 <_itcm_block_count+0x5dff>

00005e08 _start:
    5e08:      	sub	sp, #72
    5e0a:      	movs	r0, #0
    5e0c:      	str	r0, [sp, #28]
    5e0e:      	movs	r0, #158
    5e10:      	str	r0, [sp, #32]
    5e12:      	ldr	r0, [sp, #28]
    5e14:      	ldr	r1, [sp, #32]
    5e16:      	bl	#1418
    5e1a:      	str	r0, [sp, #36]
    5e1c:      	str	r1, [sp, #40]
    5e1e:      	b	#-2 <_itcm_block_count+0x5e1f>
    5e20:      	add	r0, sp, #36
    5e22:      	bl	#1258
    5e26:      	str	r1, [sp, #52]
    5e28:      	str	r0, [sp, #48]
    5e2a:      	ldr	r0, [sp, #48]
    5e2c:      	cmp	r0, #0
    5e2e:      	beq	#50 <_itcm_block_count+0x5e63>
    5e30:      	b	#-2 <_itcm_block_count+0x5e31>
    5e32:      	b	#0 <_itcm_block_count+0x5e35>
    5e34:      	trap
    5e36:      	ldr	r0, [sp, #52]
    5e38:      	str	r0, [sp, #56]
    5e3a:      	ldr	r0, [sp, #56]
    5e3c:      	str	r0, [sp, #44]
    5e3e:      	ldr	r0, [sp, #44]
    5e40:      	str	r0, [sp, #60]
    5e42:      	ldr	r0, [sp, #60]
    5e44:      	str	r0, [sp, #64]
    5e46:      	movs	r0, #128
    5e48:      	strb.w	r0, [sp, #71]
    5e4c:      	ldr	r1, [sp, #64]
    5e4e:      	movw	r0, #58368
    5e52:      	movt	r0, #57344
    5e56:      	bl	#1396
    5e5a:      	ldrb.w	r1, [sp, #71]
    5e5e:      	bl	#422
    5e62:      	b	#-70 <_itcm_block_count+0x5e1f>
    5e64:      	movw	r1, #5120
    5e68:      	movt	r1, #24576
    5e6c:      	movw	r0, #60680
    5e70:      	movt	r0, #57344
    5e74:      	bl	#424
    5e78:      	b	#-2 <_itcm_block_count+0x5e79>
    5e7a:      	movw	r0, #60808
    5e7e:      	movt	r0, #57344
    5e82:      	ldr	r1, [r0]
    5e84:      	orr	r1, r1, #15728640
    5e88:      	bl	#404
    5e8c:      	b	#-2 <_itcm_block_count+0x5e8d>
    5e8e:      	movw	r0, #60820
    5e92:      	movt	r0, #57344
    5e96:      	movs	r1, #0
    5e98:      	str	r0, [sp, #24]
    5e9a:      	str	r1, [sp, #20]
    5e9c:      	bl	#384
    5ea0:      	ldr	r0, [sp, #20]
    5ea2:      	bl	#306
    5ea6:      	movw	r1, #60828
    5eaa:      	movt	r1, #57344
    5eae:      	str	r0, [sp, #16]
    5eb0:      	mov	r0, r1
    5eb2:      	ldr	r2, [sp, #16]
    5eb4:      	str	r1, [sp, #12]
    5eb6:      	mov	r1, r2
    5eb8:      	bl	#356
    5ebc:      	movw	r0, #60832
    5ec0:      	movt	r0, #57344
    5ec4:      	movs	r1, #37
    5ec6:      	movt	r1, #776
    5eca:      	str	r0, [sp, #8]
    5ecc:      	bl	#336
    5ed0:      	movs	r0, #1
    5ed2:      	str	r0, [sp, #4]
    5ed4:      	bl	#256
    5ed8:      	orr	r1, r0, #2097152
    5edc:      	ldr	r0, [sp, #12]
    5ede:      	bl	#318
    5ee2:      	movs	r1, #33
    5ee4:      	movt	r1, #1794
    5ee8:      	ldr	r0, [sp, #8]
    5eea:      	bl	#306
    5eee:      	movs	r0, #2
    5ef0:      	bl	#228
    5ef4:      	orr	r1, r0, #536870912
    5ef8:      	ldr	r0, [sp, #12]
    5efa:      	bl	#290
    5efe:      	movs	r1, #37
    5f00:      	movt	r1, #4872
    5f04:      	ldr	r0, [sp, #8]
    5f06:      	bl	#278
    5f0a:      	movs	r0, #3
    5f0c:      	bl	#200
    5f10:      	movs	r1, #0
    5f12:      	movt	r1, #8224
    5f16:      	orrs	r1, r0
    5f18:      	ldr	r0, [sp, #12]
    5f1a:      	bl	#258
    5f1e:      	movs	r1, #39
    5f20:      	movt	r1, #4875
    5f24:      	ldr	r0, [sp, #8]
    5f26:      	bl	#246
    5f2a:      	movs	r0, #4
    5f2c:      	bl	#168
    5f30:      	orr	r1, r0, #1073741824
    5f34:      	ldr	r0, [sp, #12]
    5f36:      	bl	#230
    5f3a:      	movs	r1, #51
    5f3c:      	movt	r1, #4880
    5f40:      	ldr	r0, [sp, #8]
    5f42:      	bl	#218
    5f46:      	movs	r0, #5
    5f48:      	bl	#140
    5f4c:      	orr	r1, r0, #1610612736
    5f50:      	ldr	r0, [sp, #12]
    5f52:      	bl	#202
    5f56:      	movs	r1, #47
    5f58:      	movt	r1, #1803
    5f5c:      	ldr	r0, [sp, #8]
    5f5e:      	bl	#190
    5f62:      	ldr	r0, [sp, #24]
    5f64:      	ldr	r1, [sp, #4]
    5f66:      	bl	#182
    5f6a:      	bl	#72
    5f6e:      	bl	#78
    5f72:      	movw	r0, #61264
    5f76:      	movt	r0, #57344
    5f7a:      	ldr	r1, [sp, #20]
    5f7c:      	bl	#160
    5f80:      	bl	#50
    5f84:      	bl	#56
    5f88:      	movw	r0, #60692
    5f8c:      	movt	r0, #57344
    5f90:      	mov.w	r1, #196608
    5f94:      	bl	#136
    5f98:      	b	#-2 <_itcm_block_count+0x5f99>
    5f9a:      	bl	#2
    5f9e:      	trap

00005fa0 imxrt_rt::_start::trampoline::hdbb1f8a3741d2c1e:
    5fa0:      	bl	#-23750
    5fa4:      	trap

00005fa6 core::sync::atomic::spin_loop_hint::h7036b65177e07f14:
    5fa6:      	push	{r7, lr}
    5fa8:      	bl	#4
    5fac:      	b	#-2 <_itcm_block_count+0x5fad>
    5fae:      	pop	{r7, pc}

00005fb0 core::hint::spin_loop::hd766c08e31cff483:
    5fb0:      	yield
    5fb2:      	b	#-2 <_itcm_block_count+0x5fb3>
    5fb4:      	bx	lr

00005fb6 cortex_m::asm::dsb::h7072aafde7575ab0:
    5fb6:      	push	{r7, lr}
    5fb8:      	bl	#1160
    5fbc:      	b	#-2 <_itcm_block_count+0x5fbd>
    5fbe:      	pop	{r7, pc}

00005fc0 cortex_m::asm::isb::hf482a3a26b6105a7:
    5fc0:      	push	{r7, lr}
    5fc2:      	bl	#1156
    5fc6:      	b	#-2 <_itcm_block_count+0x5fc7>
    5fc8:      	pop	{r7, pc}

00005fca imxrt_rt::cache::scb_mpu_rbar_region::h19b7a8f8935a9113:
    5fca:      	sub	sp, #4
    5fcc:      	str	r0, [sp]
    5fce:      	ldr	r0, [sp]
    5fd0:      	and	r0, r0, #15
    5fd4:      	add	sp, #4
    5fd6:      	bx	lr

00005fd8 imxrt_rt::cache::region::hd4b7ec491e807072:
    5fd8:      	push	{r7, lr}
    5fda:      	sub	sp, #8
    5fdc:      	str	r0, [sp, #4]
    5fde:      	ldr	r0, [sp, #4]
    5fe0:      	bl	#-26
    5fe4:      	str	r0, [sp]
    5fe6:      	b	#-2 <_itcm_block_count+0x5fe7>
    5fe8:      	ldr	r0, [sp]
    5fea:      	orr	r0, r0, #16
    5fee:      	add	sp, #8
    5ff0:      	pop	{r7, pc}

00005ff2 core::ptr::read_volatile::hfc1d49d68f1e6e7d:
    5ff2:      	sub	sp, #12
    5ff4:      	str	r0, [sp, #4]
    5ff6:      	ldr	r0, [sp, #4]
    5ff8:      	ldr	r0, [r0]
    5ffa:      	str	r0, [sp, #8]
    5ffc:      	ldr	r0, [sp, #8]
    5ffe:      	str	r0, [sp]
    6000:      	b	#-2 <_itcm_block_count+0x6001>
    6002:      	ldr	r0, [sp]
    6004:      	add	sp, #12
    6006:      	bx	lr

00006008 core::ptr::write_volatile::h6350e08ea5243ca2:
    6008:      	sub	sp, #8
    600a:      	mov	r2, r1
    600c:      	str	r0, [sp]
    600e:      	strb.w	r1, [sp, #7]
    6012:      	ldr	r0, [sp]
    6014:      	ldrb.w	r1, [sp, #7]
    6018:      	strb	r1, [r0]
    601a:      	b	#-2 <_itcm_block_count+0x601b>
    601c:      	add	sp, #8
    601e:      	bx	lr

00006020 core::ptr::write_volatile::h72163535f15474c3:
    6020:      	sub	sp, #8
    6022:      	str	r0, [sp]
    6024:      	str	r1, [sp, #4]
    6026:      	ldr	r0, [sp]
    6028:      	ldr	r1, [sp, #4]
    602a:      	str	r1, [r0]
    602c:      	b	#-2 <_itcm_block_count+0x602d>
    602e:      	add	sp, #8
    6030:      	bx	lr

00006032 core::ptr::swap_nonoverlapping::h648b88159ea45d71:
    6032:      	push	{r7, lr}
    6034:      	sub	sp, #32
    6036:      	str	r0, [sp, #4]
    6038:      	str	r1, [sp, #8]
    603a:      	str	r2, [sp, #12]
    603c:      	ldr	r0, [sp, #4]
    603e:      	str	r0, [sp, #16]
    6040:      	ldr	r0, [sp, #8]
    6042:      	str	r0, [sp, #20]
    6044:      	movs	r0, #4
    6046:      	str	r0, [sp, #28]
    6048:      	ldr	r0, [sp, #28]
    604a:      	str	r0, [sp]
    604c:      	b	#-2 <_itcm_block_count+0x604d>
    604e:      	ldr	r0, [sp, #12]
    6050:      	ldr	r1, [sp]
    6052:      	muls	r0, r1, r0
    6054:      	str	r0, [sp, #24]
    6056:      	ldr	r0, [sp, #16]
    6058:      	ldr	r1, [sp, #20]
    605a:      	ldr	r2, [sp, #24]
    605c:      	bl	#84
    6060:      	b	#-2 <_itcm_block_count+0x6061>
    6062:      	add	sp, #32
    6064:      	pop	{r7, pc}

00006066 core::ptr::swap_nonoverlapping_one::hd65595b48ada29b6:
    6066:      	push	{r7, lr}
    6068:      	sub	sp, #24
    606a:      	str	r0, [sp, #8]
    606c:      	str	r1, [sp, #12]
    606e:      	movs	r0, #4
    6070:      	str	r0, [sp, #20]
    6072:      	ldr	r0, [sp, #20]
    6074:      	str	r0, [sp, #4]
    6076:      	b	#-2 <_itcm_block_count+0x6077>
    6078:      	ldr	r0, [sp, #4]
    607a:      	cmp	r0, #32
    607c:      	blo	#12 <_itcm_block_count+0x608b>
    607e:      	b	#-2 <_itcm_block_count+0x607f>
    6080:      	ldr	r0, [sp, #8]
    6082:      	ldr	r1, [sp, #12]
    6084:      	movs	r2, #1
    6086:      	bl	#-88
    608a:      	b	#32 <_itcm_block_count+0x60ad>
    608c:      	ldr	r0, [sp, #8]
    608e:      	bl	#282
    6092:      	str	r0, [sp, #16]
    6094:      	b	#-2 <_itcm_block_count+0x6095>
    6096:      	ldr	r0, [sp, #12]
    6098:      	ldr	r1, [sp, #8]
    609a:      	movs	r2, #1
    609c:      	bl	#346
    60a0:      	b	#-2 <_itcm_block_count+0x60a1>
    60a2:      	ldr	r0, [sp, #12]
    60a4:      	ldr	r1, [sp, #16]
    60a6:      	bl	#320
    60aa:      	b	#-2 <_itcm_block_count+0x60ab>
    60ac:      	b	#0 <_itcm_block_count+0x60af>
    60ae:      	b	#-2 <_itcm_block_count+0x60af>
    60b0:      	add	sp, #24
    60b2:      	pop	{r7, pc}

000060b4 core::ptr::swap_nonoverlapping_bytes::hac2bf921ae439795:
    60b4:      	push	{r4, r6, r7, lr}
    60b6:      	add	r7, sp, #8
    60b8:      	sub	sp, #176
    60ba:      	mov	r4, sp
    60bc:      	bfc	r4, #0, #5
    60c0:      	mov	sp, r4
    60c2:      	str	r0, [sp, #12]
    60c4:      	str	r1, [sp, #16]
    60c6:      	str	r2, [sp, #20]
    60c8:      	movs	r0, #32
    60ca:      	str	r0, [sp, #156]
    60cc:      	ldr	r0, [sp, #156]
    60ce:      	str	r0, [sp, #24]
    60d0:      	b	#-2 <_itcm_block_count+0x60d1>
    60d2:      	movs	r0, #0
    60d4:      	str	r0, [sp, #28]
    60d6:      	b	#-2 <_itcm_block_count+0x60d7>
    60d8:      	ldr	r0, [sp, #28]
    60da:      	ldr	r1, [sp, #24]
    60dc:      	add	r0, r1
    60de:      	ldr	r1, [sp, #20]
    60e0:      	cmp	r0, r1
    60e2:      	bls	#10 <_itcm_block_count+0x60ef>
    60e4:      	b	#-2 <_itcm_block_count+0x60e5>
    60e6:      	ldr	r0, [sp, #28]
    60e8:      	ldr	r1, [sp, #20]
    60ea:      	cmp	r0, r1
    60ec:      	blo	#90 <_itcm_block_count+0x6149>
    60ee:      	b	#178 <_itcm_block_count+0x61a3>
    60f0:      	b	#-2 <_itcm_block_count+0x60f1>
    60f2:      	add	r0, sp, #32
    60f4:      	str	r0, [sp, #168]
    60f6:      	ldr	r0, [sp, #168]
    60f8:      	str	r0, [sp, #172]
    60fa:      	ldr	r0, [sp, #172]
    60fc:      	str	r0, [sp, #8]
    60fe:      	b	#-2 <_itcm_block_count+0x60ff>
    6100:      	ldr	r0, [sp, #8]
    6102:      	str	r0, [sp, #92]
    6104:      	ldr	r0, [sp, #12]
    6106:      	ldr	r1, [sp, #28]
    6108:      	bl	#706
    610c:      	str	r0, [sp, #96]
    610e:      	b	#-2 <_itcm_block_count+0x610f>
    6110:      	ldr	r0, [sp, #16]
    6112:      	ldr	r1, [sp, #28]
    6114:      	bl	#694
    6118:      	str	r0, [sp, #100]
    611a:      	b	#-2 <_itcm_block_count+0x611b>
    611c:      	ldr	r0, [sp, #96]
    611e:      	ldr	r1, [sp, #92]
    6120:      	ldr	r2, [sp, #24]
    6122:      	bl	#240
    6126:      	b	#-2 <_itcm_block_count+0x6127>
    6128:      	ldr	r0, [sp, #100]
    612a:      	ldr	r1, [sp, #96]
    612c:      	ldr	r2, [sp, #24]
    612e:      	bl	#228
    6132:      	b	#-2 <_itcm_block_count+0x6133>
    6134:      	ldr	r0, [sp, #92]
    6136:      	ldr	r1, [sp, #100]
    6138:      	ldr	r2, [sp, #24]
    613a:      	bl	#216
    613e:      	b	#-2 <_itcm_block_count+0x613f>
    6140:      	ldr	r0, [sp, #24]
    6142:      	ldr	r1, [sp, #28]
    6144:      	add	r0, r1
    6146:      	str	r0, [sp, #28]
    6148:      	b	#-116 <_itcm_block_count+0x60d7>
    614a:      	b	#-2 <_itcm_block_count+0x614b>
    614c:      	ldr	r0, [sp, #20]
    614e:      	ldr	r1, [sp, #28]
    6150:      	subs	r0, r0, r1
    6152:      	str	r0, [sp, #140]
    6154:      	add	r0, sp, #104
    6156:      	str	r0, [sp, #160]
    6158:      	ldr	r0, [sp, #160]
    615a:      	str	r0, [sp, #164]
    615c:      	ldr	r0, [sp, #164]
    615e:      	str	r0, [sp, #4]
    6160:      	b	#-2 <_itcm_block_count+0x6161>
    6162:      	ldr	r0, [sp, #4]
    6164:      	str	r0, [sp, #144]
    6166:      	ldr	r0, [sp, #12]
    6168:      	ldr	r1, [sp, #28]
    616a:      	bl	#608
    616e:      	str	r0, [sp, #148]
    6170:      	b	#-2 <_itcm_block_count+0x6171>
    6172:      	ldr	r0, [sp, #16]
    6174:      	ldr	r1, [sp, #28]
    6176:      	bl	#596
    617a:      	str	r0, [sp, #152]
    617c:      	b	#-2 <_itcm_block_count+0x617d>
    617e:      	ldr	r0, [sp, #148]
    6180:      	ldr	r1, [sp, #144]
    6182:      	ldr	r2, [sp, #140]
    6184:      	bl	#142
    6188:      	b	#-2 <_itcm_block_count+0x6189>
    618a:      	ldr	r0, [sp, #152]
    618c:      	ldr	r1, [sp, #148]
    618e:      	ldr	r2, [sp, #140]
    6190:      	bl	#130
    6194:      	b	#-2 <_itcm_block_count+0x6195>
    6196:      	ldr	r0, [sp, #144]
    6198:      	ldr	r1, [sp, #152]
    619a:      	ldr	r2, [sp, #140]
    619c:      	bl	#118
    61a0:      	b	#-2 <_itcm_block_count+0x61a1>
    61a2:      	b	#-2 <_itcm_block_count+0x61a3>
    61a4:      	sub.w	r4, r7, #8
    61a8:      	mov	sp, r4
    61aa:      	pop	{r4, r6, r7, pc}

000061ac core::ptr::read::h09406da81b845a2e:
    61ac:      	push	{r7, lr}
    61ae:      	sub	sp, #40
    61b0:      	str	r0, [sp, #12]
    61b2:      	ldr	r0, [sp, #20]
    61b4:      	str	r0, [sp, #16]
    61b6:      	b	#-2 <_itcm_block_count+0x61b7>
    61b8:      	ldr	r0, [sp, #12]
    61ba:      	add	r1, sp, #16
    61bc:      	str	r1, [sp, #32]
    61be:      	ldr	r1, [sp, #32]
    61c0:      	str	r1, [sp, #36]
    61c2:      	ldr	r1, [sp, #36]
    61c4:      	str	r0, [sp, #8]
    61c6:      	str	r1, [sp, #4]
    61c8:      	b	#-2 <_itcm_block_count+0x61c9>
    61ca:      	movs	r2, #1
    61cc:      	ldr	r0, [sp, #8]
    61ce:      	ldr	r1, [sp, #4]
    61d0:      	bl	#38
    61d4:      	b	#-2 <_itcm_block_count+0x61d5>
    61d6:      	ldr	r0, [sp, #16]
    61d8:      	str	r0, [sp, #24]
    61da:      	ldr	r0, [sp, #24]
    61dc:      	str	r0, [sp, #28]
    61de:      	ldr	r0, [sp, #28]
    61e0:      	str	r0, [sp]
    61e2:      	b	#-2 <_itcm_block_count+0x61e3>
    61e4:      	ldr	r0, [sp]
    61e6:      	add	sp, #40
    61e8:      	pop	{r7, pc}

000061ea core::ptr::write::h8ac639a31e3ff46f:
    61ea:      	sub	sp, #8
    61ec:      	str	r0, [sp]
    61ee:      	str	r1, [sp, #4]
    61f0:      	ldr	r0, [sp]
    61f2:      	ldr	r1, [sp, #4]
    61f4:      	str	r1, [r0]
    61f6:      	add	sp, #8
    61f8:      	bx	lr

000061fa core::intrinsics::copy_nonoverlapping::h7f1b1218e1b8a12c:
    61fa:      	push	{r7, lr}
    61fc:      	sub	sp, #16
    61fe:      	str	r0, [sp, #4]
    6200:      	str	r1, [sp, #8]
    6202:      	str	r2, [sp, #12]
    6204:      	ldr	r1, [sp, #4]
    6206:      	ldr	r0, [sp, #8]
    6208:      	ldr	r2, [sp, #12]
    620a:      	lsls	r2, r2, #2
    620c:      	bl	#2958
    6210:      	b	#-2 <_itcm_block_count+0x6211>
    6212:      	add	sp, #16
    6214:      	pop	{r7, pc}

00006216 core::intrinsics::copy_nonoverlapping::hed779ae9223590e2:
    6216:      	push	{r7, lr}
    6218:      	sub	sp, #16
    621a:      	str	r0, [sp, #4]
    621c:      	str	r1, [sp, #8]
    621e:      	str	r2, [sp, #12]
    6220:      	ldr	r1, [sp, #4]
    6222:      	ldr	r0, [sp, #8]
    6224:      	ldr	r2, [sp, #12]
    6226:      	bl	#2828
    622a:      	b	#-2 <_itcm_block_count+0x622b>
    622c:      	add	sp, #16
    622e:      	pop	{r7, pc}

00006230 <usize as core::iter::range::Step>::add_usize::h1f5d1e0d89565545:
    6230:      	push	{r7, lr}
    6232:      	sub	sp, #24
    6234:      	str	r0, [sp, #8]
    6236:      	str	r1, [sp, #12]
    6238:      	ldr	r0, [sp, #12]
    623a:      	bl	#484
    623e:      	str	r0, [sp, #16]
    6240:      	b	#-2 <_itcm_block_count+0x6241>
    6242:      	ldr	r0, [sp, #16]
    6244:      	str	r0, [sp, #20]
    6246:      	ldr	r0, [sp, #8]
    6248:      	ldr	r0, [r0]
    624a:      	ldr	r1, [sp, #20]
    624c:      	bl	#46
    6250:      	str	r0, [sp, #4]
    6252:      	str	r1, [sp]
    6254:      	b	#-2 <_itcm_block_count+0x6255>
    6256:      	ldr	r0, [sp, #4]
    6258:      	ldr	r1, [sp]
    625a:      	add	sp, #24
    625c:      	pop	{r7, pc}

0000625e core::mem::swap::h478aa5a44fee51f7:
    625e:      	push	{r7, lr}
    6260:      	sub	sp, #8
    6262:      	str	r0, [sp]
    6264:      	str	r1, [sp, #4]
    6266:      	ldr	r0, [sp]
    6268:      	ldr	r1, [sp, #4]
    626a:      	bl	#-520
    626e:      	b	#-2 <_itcm_block_count+0x626f>
    6270:      	add	sp, #8
    6272:      	pop	{r7, pc}

00006274 core::cell::UnsafeCell<T>::get::h901a2e5ff7a21fa4:
    6274:      	sub	sp, #4
    6276:      	str	r0, [sp]
    6278:      	ldr	r0, [sp]
    627a:      	add	sp, #4
    627c:      	bx	lr

0000627e core::num::<impl usize>::checked_add::hf8b298170c4c080d:
    627e:      	push	{r7, lr}
    6280:      	sub	sp, #32
    6282:      	str	r0, [sp, #8]
    6284:      	str	r1, [sp, #12]
    6286:      	ldr	r0, [sp, #8]
    6288:      	ldr	r1, [sp, #12]
    628a:      	bl	#56
    628e:      	str	r0, [sp, #4]
    6290:      	str	r1, [sp]
    6292:      	b	#-2 <_itcm_block_count+0x6293>
    6294:      	ldr	r0, [sp, #4]
    6296:      	str	r0, [sp, #24]
    6298:      	ldr	r1, [sp]
    629a:      	and	r2, r1, #1
    629e:      	strb.w	r2, [sp, #31]
    62a2:      	ldrb.w	r2, [sp, #31]
    62a6:      	lsls	r2, r2, #31
    62a8:      	cmp	r2, #0
    62aa:      	bne	#10 <_itcm_block_count+0x62b7>
    62ac:      	b	#-2 <_itcm_block_count+0x62ad>
    62ae:      	ldr	r0, [sp, #24]
    62b0:      	str	r0, [sp, #20]
    62b2:      	movs	r0, #1
    62b4:      	str	r0, [sp, #16]
    62b6:      	b	#4 <_itcm_block_count+0x62bd>
    62b8:      	movs	r0, #0
    62ba:      	str	r0, [sp, #16]
    62bc:      	b	#-2 <_itcm_block_count+0x62bd>
    62be:      	ldr	r0, [sp, #16]
    62c0:      	ldr	r1, [sp, #20]
    62c2:      	add	sp, #32
    62c4:      	pop	{r7, pc}

000062c6 core::num::<impl usize>::overflowing_add::h55e121681d202160:
    62c6:      	sub	sp, #40
    62c8:      	str	r0, [sp, #8]
    62ca:      	str	r1, [sp, #12]
    62cc:      	ldr	r0, [sp, #8]
    62ce:      	ldr	r1, [sp, #12]
    62d0:      	adds	r0, r0, r1
    62d2:      	mov.w	r1, #0
    62d6:      	adc	r1, r1, #0
    62da:      	str	r0, [sp, #32]
    62dc:      	strb.w	r1, [sp, #36]
    62e0:      	ldr	r0, [sp, #32]
    62e2:      	ldrb.w	r1, [sp, #36]
    62e6:      	str	r0, [sp, #4]
    62e8:      	str	r1, [sp]
    62ea:      	b	#-2 <_itcm_block_count+0x62eb>
    62ec:      	ldr	r0, [sp, #4]
    62ee:      	str	r0, [sp, #24]
    62f0:      	ldr	r1, [sp]
    62f2:      	and	r2, r1, #1
    62f6:      	strb.w	r2, [sp, #31]
    62fa:      	ldr	r2, [sp, #24]
    62fc:      	ldrb.w	r3, [sp, #31]
    6300:      	str	r2, [sp, #16]
    6302:      	strb.w	r3, [sp, #20]
    6306:      	ldr	r0, [sp, #16]
    6308:      	ldrb.w	r1, [sp, #20]
    630c:      	add	sp, #40
    630e:      	bx	lr

00006310 core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::h94704e2511ee0a16:
    6310:      	push	{r7, lr}
    6312:      	sub	sp, #32
    6314:      	str	r0, [sp, #4]
    6316:      	movs	r0, #0
    6318:      	strb.w	r0, [sp, #31]
    631c:      	ldr	r0, [sp, #4]
    631e:      	adds	r1, r0, #4
    6320:      	bl	#142
    6324:      	str	r0, [sp]
    6326:      	b	#-2 <_itcm_block_count+0x6327>
    6328:      	ldr	r0, [sp]
    632a:      	lsls	r1, r0, #31
    632c:      	cmp	r1, #0
    632e:      	bne	#6 <_itcm_block_count+0x6337>
    6330:      	b	#-2 <_itcm_block_count+0x6331>
    6332:      	movs	r0, #0
    6334:      	str	r0, [sp, #8]
    6336:      	b	#60 <_itcm_block_count+0x6375>
    6338:      	ldr	r0, [sp, #4]
    633a:      	movs	r1, #1
    633c:      	strb.w	r1, [sp, #31]
    6340:      	bl	#-276
    6344:      	str	r1, [sp, #20]
    6346:      	str	r0, [sp, #16]
    6348:      	b	#-2 <_itcm_block_count+0x6349>
    634a:      	ldr	r0, [sp, #16]
    634c:      	cmp	r0, #1
    634e:      	beq	#6 <_itcm_block_count+0x6357>
    6350:      	b	#-2 <_itcm_block_count+0x6351>
    6352:      	movs	r0, #0
    6354:      	str	r0, [sp, #8]
    6356:      	b	#66 <_itcm_block_count+0x639b>
    6358:      	movs	r0, #0
    635a:      	strb.w	r0, [sp, #31]
    635e:      	ldr	r0, [sp, #20]
    6360:      	str	r0, [sp, #24]
    6362:      	ldr	r1, [sp, #4]
    6364:      	add	r0, sp, #24
    6366:      	bl	#-268
    636a:      	b	#-2 <_itcm_block_count+0x636b>
    636c:      	ldr	r0, [sp, #24]
    636e:      	str	r0, [sp, #12]
    6370:      	movs	r0, #1
    6372:      	str	r0, [sp, #8]
    6374:      	b	#36 <_itcm_block_count+0x639b>
    6376:      	ldr	r0, [sp, #8]
    6378:      	ldr	r1, [sp, #12]
    637a:      	add	sp, #32
    637c:      	pop	{r7, pc}
    637e:      	movs	r0, #0
    6380:      	strb.w	r0, [sp, #31]
    6384:      	b	#-18 <_itcm_block_count+0x6375>
    6386:      	ldrb.w	r0, [sp, #31]
    638a:      	lsls	r0, r0, #31
    638c:      	cmp	r0, #0
    638e:      	beq	#-20 <_itcm_block_count+0x637d>
    6390:      	b	#-2 <_itcm_block_count+0x6391>
    6392:      	movs	r0, #0
    6394:      	strb.w	r0, [sp, #31]
    6398:      	b	#-30 <_itcm_block_count+0x637d>
    639a:      	b	#-32 <_itcm_block_count+0x637d>
    639c:      	ldr	r0, [sp, #16]
    639e:      	cmp	r0, #1
    63a0:      	beq	#-30 <_itcm_block_count+0x6385>
    63a2:      	b	#-12 <_itcm_block_count+0x6399>

000063a4 <I as core::iter::traits::collect::IntoIterator>::into_iter::h018ca8ee2521aba4:
    63a4:      	sub	sp, #8
    63a6:      	str	r0, [sp]
    63a8:      	str	r1, [sp, #4]
    63aa:      	ldr	r0, [sp]
    63ac:      	ldr	r1, [sp, #4]
    63ae:      	add	sp, #8
    63b0:      	bx	lr

000063b2 core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt::h4e1cd5cea04dbaa3:
    63b2:      	sub	sp, #8
    63b4:      	str	r0, [sp]
    63b6:      	str	r1, [sp, #4]
    63b8:      	ldr	r0, [sp]
    63ba:      	ldr	r0, [r0]
    63bc:      	ldr	r1, [sp, #4]
    63be:      	ldr	r1, [r1]
    63c0:      	movs	r2, #0
    63c2:      	cmp	r0, r1
    63c4:      	it	lo
    63c6:      	movlo	r2, #1
    63c8:      	mov	r0, r2
    63ca:      	add	sp, #8
    63cc:      	bx	lr

000063ce core::ptr::mut_ptr::<impl *mut T>::add::hf74514e80fd93ae3:
    63ce:      	push	{r7, lr}
    63d0:      	sub	sp, #16
    63d2:      	str	r0, [sp, #8]
    63d4:      	str	r1, [sp, #12]
    63d6:      	ldr	r0, [sp, #8]
    63d8:      	ldr	r1, [sp, #12]
    63da:      	bl	#10
    63de:      	str	r0, [sp, #4]
    63e0:      	b	#-2 <_itcm_block_count+0x63e1>
    63e2:      	ldr	r0, [sp, #4]
    63e4:      	add	sp, #16
    63e6:      	pop	{r7, pc}

000063e8 core::ptr::mut_ptr::<impl *mut T>::offset::h74cfd8ae58eff80a:
    63e8:      	sub	sp, #16
    63ea:      	str	r0, [sp, #4]
    63ec:      	str	r1, [sp, #8]
    63ee:      	ldr	r0, [sp, #4]
    63f0:      	ldr	r1, [sp, #8]
    63f2:      	add	r0, r1
    63f4:      	str	r0, [sp, #12]
    63f6:      	ldr	r0, [sp, #12]
    63f8:      	str	r0, [sp]
    63fa:      	b	#-2 <_itcm_block_count+0x63fb>
    63fc:      	ldr	r0, [sp]
    63fe:      	add	sp, #16
    6400:      	bx	lr

00006402 <T as core::convert::From<T>>::from::h0301c0b083d6aacd:
    6402:      	sub	sp, #4
    6404:      	str	r0, [sp]
    6406:      	ldr	r0, [sp]
    6408:      	add	sp, #4
    640a:      	bx	lr

0000640c <T as core::convert::Into<U>>::into::hfb26fc9cbcb04aaf:
    640c:      	push	{r7, lr}
    640e:      	sub	sp, #8
    6410:      	str	r0, [sp, #4]
    6412:      	ldr	r0, [sp, #4]
    6414:      	bl	#-22
    6418:      	str	r0, [sp]
    641a:      	b	#-2 <_itcm_block_count+0x641b>
    641c:      	ldr	r0, [sp]
    641e:      	add	sp, #8
    6420:      	pop	{r7, pc}

00006422 <T as core::convert::TryFrom<U>>::try_from::h4059a71b39514809:
    6422:      	push	{r7, lr}
    6424:      	sub	sp, #16
    6426:      	str	r0, [sp, #8]
    6428:      	ldr	r0, [sp, #8]
    642a:      	bl	#-34
    642e:      	str	r0, [sp, #4]
    6430:      	b	#-2 <_itcm_block_count+0x6431>
    6432:      	ldr	r0, [sp, #4]
    6434:      	str	r0, [sp, #12]
    6436:      	ldr	r0, [sp, #12]
    6438:      	add	sp, #16
    643a:      	pop	{r7, pc}

0000643c __cpsid:
    643c:      	cpsid i
    643e:      	bx	lr

00006440 __cpsie:
    6440:      	cpsie i
    6442:      	bx	lr

00006444 __dsb:
    6444:      	dsb	sy
    6448:      	bx	lr

0000644a __isb:
    644a:      	isb	sy
    644e:      	bx	lr

00006450 __primask:
    6450:      	mrs	r0, primask
    6454:      	bx	lr

00006456 __wfi:
    6456:      	wfi
    6458:      	bx	lr

0000645a bare_metal::CriticalSection::new::h5c6661cab60d0ff1:
    645a:      	sub	sp, #4
    645c:      	add	sp, #4
    645e:      	bx	lr

00006460 core::ptr::drop_in_place::h02c35b487e6b67ef:
    6460:      	bx	lr

00006462 <T as core::any::Any>::type_id::h5d4172dfae47f285:
    6462:      	movw	r0, #54271
    6466:      	movw	r1, #58061
    646a:      	movt	r0, #40209
    646e:      	movt	r1, #40564
    6472:      	bx	lr

00006474 core::result::unwrap_failed::h33242184a2014e9d:
    6474:      	sub	sp, #56
    6476:      	stm.w	sp, {r0, r1, r2, r3}
    647a:      	movs	r0, #2
    647c:      	add	r1, sp, #40
    647e:      	str	r0, [sp, #36]
    6480:      	str	r1, [sp, #32]
    6482:      	movs	r1, #0
    6484:      	str	r1, [sp, #28]
    6486:      	strd	r0, r1, [sp, #20]
    648a:      	movw	r0, #2160
    648e:      	movt	r0, #8192
    6492:      	ldr.w	r12, [sp, #56]
    6496:      	str	r0, [sp, #16]
    6498:      	movw	r0, #27827
    649c:      	movt	r0, #0
    64a0:      	str	r0, [sp, #52]
    64a2:      	add	r0, sp, #8
    64a4:      	str	r0, [sp, #48]
    64a6:      	movw	r0, #27837
    64aa:      	movt	r0, #0
    64ae:      	mov	r1, r12
    64b0:      	str	r0, [sp, #44]
    64b2:      	mov	r0, sp
    64b4:      	str	r0, [sp, #40]
    64b6:      	add	r0, sp, #16
    64b8:      	bl	#110
    64bc:      	trap

000064be core::panicking::panic::h587b6a5cdc9671ca:
    64be:      	sub	sp, #32
    64c0:      	mov	r12, r2
    64c2:      	movw	r2, #1964
    64c6:      	movs	r3, #0
    64c8:      	movt	r2, #8192
    64cc:      	strd	r0, r1, [sp, #24]
    64d0:      	mov	r0, sp
    64d2:      	str	r3, [sp, #20]
    64d4:      	mov	r1, r12
    64d6:      	str	r2, [sp, #16]
    64d8:      	movs	r2, #1
    64da:      	strd	r3, r3, [sp, #8]
    64de:      	str	r2, [sp, #4]
    64e0:      	add	r2, sp, #24
    64e2:      	str	r2, [sp]
    64e4:      	bl	#66
    64e8:      	trap

000064ea core::panicking::panic_bounds_check::h5019d33f7e09c76b:
    64ea:      	sub	sp, #48
    64ec:      	mov	r3, r0
    64ee:      	strd	r1, r2, [sp]
    64f2:      	movs	r0, #2
    64f4:      	add	r1, sp, #32
    64f6:      	str	r0, [sp, #28]
    64f8:      	str	r1, [sp, #24]
    64fa:      	movs	r1, #0
    64fc:      	str	r1, [sp, #20]
    64fe:      	strd	r0, r1, [sp, #12]
    6502:      	movw	r0, #2212
    6506:      	movt	r0, #8192
    650a:      	mov	r1, sp
    650c:      	str	r0, [sp, #8]
    650e:      	movw	r0, #27817
    6512:      	movt	r0, #0
    6516:      	str	r0, [sp, #44]
    6518:      	strd	r0, r1, [sp, #36]
    651c:      	add	r0, sp, #4
    651e:      	str	r0, [sp, #32]
    6520:      	add	r0, sp, #8
    6522:      	mov	r1, r3
    6524:      	bl	#2
    6528:      	trap

0000652a core::panicking::panic_fmt::h09eb61ecada30cd7:
    652a:      	sub	sp, #16
    652c:      	strd	r0, r1, [sp, #8]
    6530:      	movw	r0, #2176
    6534:      	movt	r0, #8192
    6538:      	str	r0, [sp, #4]
    653a:      	movw	r0, #1964
    653e:      	movt	r0, #8192
    6542:      	str	r0, [sp]
    6544:      	mov	r0, sp
    6546:      	bl	#1918
    654a:      	trap

0000654c core::fmt::Formatter::pad_integral::h28c69a274057ad01:
    654c:      	push.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    6550:      	sub	sp, #12
    6552:      	ldrd	r5, r7, [sp, #48]
    6556:      	mov	r10, r3
    6558:      	mov	r4, r0
    655a:      	cbz	r1, #56
    655c:      	ldr.w	lr, [r4]
    6560:      	mov.w	r8, #43
    6564:      	ands	r1, lr, #1
    6568:      	it	eq
    656a:      	moveq.w	r8, #1114112
    656e:      	add.w	r9, r1, r7
    6572:      	lsls.w	r1, lr, #29
    6576:      	bpl	#46 <_itcm_block_count+0x65a7>
    6578:      	cmp.w	r10, #0
    657c:      	beq	#48 <_itcm_block_count+0x65af>
    657e:      	sub.w	r1, r10, #1
    6582:      	and	r12, r10, #3
    6586:      	cmp	r1, #3
    6588:      	bhs	#40 <_itcm_block_count+0x65b3>
    658a:      	movs	r1, #0
    658c:      	mov	r3, r2
    658e:      	cmp.w	r12, #0
    6592:      	bne	#110 <_itcm_block_count+0x6603>
    6594:      	b	#156 <_itcm_block_count+0x6633>
    6596:      	ldr.w	lr, [r4]
    659a:      	add.w	r9, r7, #1
    659e:      	mov.w	r8, #45
    65a2:      	lsls.w	r1, lr, #29
    65a6:      	bmi	#-50 <_itcm_block_count+0x6577>
    65a8:      	mov.w	r10, #0
    65ac:      	movs	r2, #0
    65ae:      	b	#138 <_itcm_block_count+0x663b>
    65b0:      	movs	r1, #0
    65b2:      	b	#126 <_itcm_block_count+0x6633>
    65b4:      	sub.w	r6, r12, r10
    65b8:      	movs	r1, #0
    65ba:      	mov	r11, r2
    65bc:      	mov	r3, r2
    65be:      	strd	r7, r5, [sp, #4]
    65c2:      	ldrb	r2, [r3]
    65c4:      	ldrb	r5, [r3, #1]
    65c6:      	ldrb	r0, [r3, #2]
    65c8:      	and	r2, r2, #192
    65cc:      	ldrb	r7, [r3, #3]
    65ce:      	cmp	r2, #128
    65d0:      	and	r2, r5, #192
    65d4:      	it	eq
    65d6:      	addeq	r1, #1
    65d8:      	cmp	r2, #128
    65da:      	and	r0, r0, #192
    65de:      	it	eq
    65e0:      	addeq	r1, #1
    65e2:      	cmp	r0, #128
    65e4:      	and	r0, r7, #192
    65e8:      	it	eq
    65ea:      	addeq	r1, #1
    65ec:      	cmp	r0, #128
    65ee:      	it	eq
    65f0:      	addeq	r1, #1
    65f2:      	adds	r3, #4
    65f4:      	adds	r6, #4
    65f6:      	bne	#-56 <_itcm_block_count+0x65c1>
    65f8:      	ldrd	r7, r5, [sp, #4]
    65fc:      	mov	r2, r11
    65fe:      	cmp.w	r12, #0
    6602:      	beq	#46 <_itcm_block_count+0x6633>
    6604:      	ldrb	r0, [r3]
    6606:      	and	r0, r0, #192
    660a:      	cmp	r0, #128
    660c:      	it	eq
    660e:      	addeq	r1, #1
    6610:      	cmp.w	r12, #1
    6614:      	beq	#28 <_itcm_block_count+0x6633>
    6616:      	ldrb	r0, [r3, #1]
    6618:      	and	r0, r0, #192
    661c:      	cmp	r0, #128
    661e:      	it	eq
    6620:      	addeq	r1, #1
    6622:      	cmp.w	r12, #2
    6626:      	beq	#10 <_itcm_block_count+0x6633>
    6628:      	ldrb	r0, [r3, #2]
    662a:      	and	r0, r0, #192
    662e:      	cmp	r0, #128
    6630:      	it	eq
    6632:      	addeq	r1, #1
    6634:      	add.w	r0, r9, r10
    6638:      	sub.w	r9, r0, r1
    663c:      	ldr	r0, [r4, #8]
    663e:      	cmp	r0, #1
    6640:      	bne	#48 <_itcm_block_count+0x6673>
    6642:      	ldr.w	r11, [r4, #12]
    6646:      	cmp	r11, r9
    6648:      	bls	#40 <_itcm_block_count+0x6673>
    664a:      	lsls.w	r0, lr, #28
    664e:      	bmi	#74 <_itcm_block_count+0x669b>
    6650:      	str	r2, [sp, #8]
    6652:      	sub.w	r1, r11, r9
    6656:      	ldrb.w	r2, [r4, #32]
    665a:      	movs	r0, #0
    665c:      	mov	r9, r5
    665e:      	mov	r6, r1
    6660:      	cmp	r2, #3
    6662:      	it	eq
    6664:      	moveq	r2, #1
    6666:      	tbb	[pc, r2]

0000666a $d.232:
    666a:	3e 02 3b 02	.word	0x023b023e

0000666e $t.233:
    666e:      	movs	r6, #0
    6670:      	mov	r0, r1
    6672:      	b	#112 <_itcm_block_count+0x66e5>
    6674:      	mov	r0, r4
    6676:      	mov	r1, r8
    6678:      	mov	r3, r10
    667a:      	bl	#282
    667e:      	cbz	r0, #8
    6680:      	movs	r6, #1
    6682:      	mov	r0, r6
    6684:      	add	sp, #12
    6686:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}
    668a:      	ldr	r1, [r4, #28]
    668c:      	mov	r2, r7
    668e:      	ldr	r0, [r4, #24]
    6690:      	ldr	r3, [r1, #12]
    6692:      	mov	r1, r5
    6694:      	add	sp, #12
    6696:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    669a:      	bx	r3
    669c:      	ldr	r0, [r4, #4]
    669e:      	movs	r6, #1
    66a0:      	str	r0, [sp, #8]
    66a2:      	movs	r0, #48
    66a4:      	ldrb.w	r1, [r4, #32]
    66a8:      	mov	r3, r10
    66aa:      	str	r0, [r4, #4]
    66ac:      	mov	r0, r4
    66ae:      	str	r1, [sp, #4]
    66b0:      	mov	r1, r8
    66b2:      	strb.w	r6, [r4, #32]
    66b6:      	bl	#222
    66ba:      	cmp	r0, #0
    66bc:      	bne	#-62 <_itcm_block_count+0x6681>
    66be:      	ldrb.w	r2, [r4, #32]
    66c2:      	sub.w	r1, r11, r9
    66c6:      	movs	r0, #0
    66c8:      	mov	r9, r5
    66ca:      	cmp	r2, #3
    66cc:      	it	eq
    66ce:      	moveq	r2, #1
    66d0:      	mov	r6, r1
    66d2:      	tbb	[pc, r2]

000066d6 $d.234:
    66d6:	35 02 32 02	.word	0x02320235

000066da $t.235:
    66da:      	movs	r6, #0
    66dc:      	mov	r0, r1
    66de:      	b	#94 <_itcm_block_count+0x673f>
    66e0:      	lsrs	r0, r1, #1
    66e2:      	adds	r1, #1
    66e4:      	lsrs	r6, r1, #1
    66e6:      	adds	r5, r0, #1
    66e8:      	subs	r5, #1
    66ea:      	beq	#14 <_itcm_block_count+0x66fb>
    66ec:      	ldrd	r0, r2, [r4, #24]
    66f0:      	ldr	r1, [r4, #4]
    66f2:      	ldr	r2, [r2, #16]
    66f4:      	blx	r2
    66f6:      	cmp	r0, #0
    66f8:      	beq	#-20 <_itcm_block_count+0x66e7>
    66fa:      	b	#-126 <_itcm_block_count+0x667f>
    66fc:      	ldr	r2, [sp, #8]
    66fe:      	mov	r0, r4
    6700:      	mov	r1, r8
    6702:      	mov	r3, r10
    6704:      	ldr.w	r11, [r4, #4]
    6708:      	bl	#140
    670c:      	cmp	r0, #0
    670e:      	bne	#-146 <_itcm_block_count+0x667f>
    6710:      	ldrd	r0, r1, [r4, #24]
    6714:      	mov	r2, r7
    6716:      	ldr	r3, [r1, #12]
    6718:      	mov	r1, r9
    671a:      	blx	r3
    671c:      	cmp	r0, #0
    671e:      	bne	#-162 <_itcm_block_count+0x667f>
    6720:      	ldrd	r5, r4, [r4, #24]
    6724:      	adds	r7, r6, #1
    6726:      	movs	r6, #1
    6728:      	subs	r7, #1
    672a:      	beq	#88 <_itcm_block_count+0x6785>
    672c:      	ldr	r2, [r4, #16]
    672e:      	mov	r0, r5
    6730:      	mov	r1, r11
    6732:      	blx	r2
    6734:      	cmp	r0, #0
    6736:      	beq	#-18 <_itcm_block_count+0x6727>
    6738:      	b	#-186 <_itcm_block_count+0x6681>
    673a:      	lsrs	r0, r1, #1
    673c:      	adds	r1, #1
    673e:      	lsrs	r6, r1, #1
    6740:      	adds	r5, r0, #1
    6742:      	subs	r5, #1
    6744:      	beq	#14 <_itcm_block_count+0x6755>
    6746:      	ldrd	r0, r2, [r4, #24]
    674a:      	ldr	r1, [r4, #4]
    674c:      	ldr	r2, [r2, #16]
    674e:      	blx	r2
    6750:      	cmp	r0, #0
    6752:      	beq	#-20 <_itcm_block_count+0x6741>
    6754:      	b	#-216 <_itcm_block_count+0x667f>
    6756:      	ldrd	r0, r1, [r4, #24]
    675a:      	mov	r2, r7
    675c:      	ldr	r3, [r1, #12]
    675e:      	mov	r1, r9
    6760:      	ldr.w	r8, [r4, #4]
    6764:      	blx	r3
    6766:      	cmp	r0, #0
    6768:      	bne.w	#-236 <_itcm_block_count+0x667f>
    676c:      	ldrd	r9, r5, [r4, #24]
    6770:      	adds	r7, r6, #1
    6772:      	movs	r6, #1
    6774:      	subs	r7, #1
    6776:      	beq	#16 <_itcm_block_count+0x6789>
    6778:      	ldr	r2, [r5, #16]
    677a:      	mov	r0, r9
    677c:      	mov	r1, r8
    677e:      	blx	r2
    6780:      	cmp	r0, #0
    6782:      	beq	#-18 <_itcm_block_count+0x6773>
    6784:      	b	#-262 <_itcm_block_count+0x6681>
    6786:      	movs	r6, #0
    6788:      	b	#-266 <_itcm_block_count+0x6681>
    678a:      	ldr	r0, [sp, #4]
    678c:      	movs	r6, #0
    678e:      	strb.w	r0, [r4, #32]
    6792:      	ldr	r0, [sp, #8]
    6794:      	str	r0, [r4, #4]
    6796:      	b	#-280 <_itcm_block_count+0x6681>

00006798 core::fmt::Formatter::pad_integral::write_prefix::h9a929f9e55b7e9ff:
    6798:      	push	{r4, r5, r6, lr}
    679a:      	mov	r4, r3
    679c:      	mov	r5, r2
    679e:      	mov	r6, r0
    67a0:      	cmp.w	r1, #1114112
    67a4:      	beq	#12 <_itcm_block_count+0x67b3>
    67a6:      	ldrd	r0, r2, [r6, #24]
    67aa:      	ldr	r2, [r2, #16]
    67ac:      	blx	r2
    67ae:      	cbz	r0, #2
    67b0:      	movs	r0, #1
    67b2:      	pop	{r4, r5, r6, pc}
    67b4:      	cbz	r5, #14
    67b6:      	ldrd	r0, r1, [r6, #24]
    67ba:      	mov	r2, r4
    67bc:      	ldr	r3, [r1, #12]
    67be:      	mov	r1, r5
    67c0:      	pop.w	{r4, r5, r6, lr}
    67c4:      	bx	r3
    67c6:      	movs	r0, #0
    67c8:      	pop	{r4, r5, r6, pc}
    67ca:      	movs	r0, r0

000067cc core::fmt::Formatter::pad::h15e36b63326403c2:
    67cc:      	push.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    67d0:      	sub	sp, #4
    67d2:      	ldr.w	lr, [r0, #8]
    67d6:      	mov	r10, r0
    67d8:      	ldr	r0, [r0, #16]
    67da:      	mov	r9, r2
    67dc:      	mov	r8, r1
    67de:      	cmp.w	lr, #1
    67e2:      	bne	#30 <_itcm_block_count+0x6803>
    67e4:      	cbnz	r0, #34
    67e6:      	cmp.w	r9, #0
    67ea:      	beq.w	#342 <_itcm_block_count+0x6943>
    67ee:      	sub.w	r1, r9, #1
    67f2:      	and	r0, r9, #3
    67f6:      	cmp	r1, #3
    67f8:      	bhs	#192 <_itcm_block_count+0x68bb>
    67fa:      	movs	r1, #0
    67fc:      	mov	r2, r8
    67fe:      	cmp	r0, #0
    6800:      	bne	#248 <_itcm_block_count+0x68fb>
    6802:      	b	#320 <_itcm_block_count+0x6945>
    6804:      	cmp	r0, #0
    6806:      	beq.w	#358 <_itcm_block_count+0x696f>
    680a:      	cmp.w	r9, #0
    680e:      	beq	#156 <_itcm_block_count+0x68ad>
    6810:      	ldr.w	r0, [r10, #20]
    6814:      	add.w	r1, r8, r9
    6818:      	movs	r2, #0
    681a:      	mov	r7, r8
    681c:      	adds	r3, r0, #1
    681e:      	mov	r6, r8
    6820:      	mov	r4, r7
    6822:      	ldrsb	r5, [r4], #1
    6826:      	cmp.w	r5, #4294967295
    682a:      	uxtb	r0, r5
    682c:      	bgt	#80 <_itcm_block_count+0x687f>
    682e:      	cmp	r4, r1
    6830:      	beq	#10 <_itcm_block_count+0x683d>
    6832:      	ldrb	r5, [r7, #1]
    6834:      	adds	r4, r7, #2
    6836:      	and	r5, r5, #63
    683a:      	mov	r7, r4
    683c:      	b	#2 <_itcm_block_count+0x6841>
    683e:      	movs	r5, #0
    6840:      	mov	r7, r1
    6842:      	and	r11, r0, #31
    6846:      	cmp	r0, #223
    6848:      	bls	#14 <_itcm_block_count+0x6859>
    684a:      	cmp	r7, r1
    684c:      	beq	#16 <_itcm_block_count+0x685f>
    684e:      	ldrb	r4, [r7], #1
    6852:      	and	r12, r4, #63
    6856:      	mov	r4, r7
    6858:      	b	#10 <_itcm_block_count+0x6865>
    685a:      	orr.w	r0, r5, r11, lsl #6
    685e:      	b	#30 <_itcm_block_count+0x687f>
    6860:      	mov.w	r12, #0
    6864:      	mov	r7, r1
    6866:      	orr.w	r5, r12, r5, lsl #6
    686a:      	cmp	r0, #240
    686c:      	blo	#12 <_itcm_block_count+0x687b>
    686e:      	cmp	r7, r1
    6870:      	beq	#32 <_itcm_block_count+0x6893>
    6872:      	ldrb	r0, [r7], #1
    6876:      	and	r0, r0, #63
    687a:      	b	#26 <_itcm_block_count+0x6897>
    687c:      	orr.w	r0, r5, r11, lsl #12
    6880:      	mov	r7, r4
    6882:      	subs	r3, #1
    6884:      	beq	#162 <_itcm_block_count+0x6929>
    6886:      	subs	r0, r2, r6
    6888:      	cmp	r1, r7
    688a:      	add.w	r2, r0, r7
    688e:      	mov	r6, r7
    6890:      	bne	#-116 <_itcm_block_count+0x681f>
    6892:      	b	#156 <_itcm_block_count+0x6931>
    6894:      	movs	r0, #0
    6896:      	mov	r7, r4
    6898:      	mov.w	r4, #1835008
    689c:      	and.w	r4, r4, r11, lsl #18
    68a0:      	orr.w	r5, r4, r5, lsl #6
    68a4:      	add	r0, r5
    68a6:      	cmp.w	r0, #1114112
    68aa:      	bne	#-44 <_itcm_block_count+0x6881>
    68ac:      	b	#130 <_itcm_block_count+0x6931>
    68ae:      	movs	r2, #0
    68b0:      	cmp.w	lr, #0
    68b4:      	bne	#130 <_itcm_block_count+0x6939>
    68b6:      	ldrd	r0, r1, [r10, #24]
    68ba:      	b	#188 <_itcm_block_count+0x6979>
    68bc:      	sub.w	r3, r0, r9
    68c0:      	movs	r1, #0
    68c2:      	mov	r2, r8
    68c4:      	ldrb	r7, [r2]
    68c6:      	ldrb	r6, [r2, #1]
    68c8:      	and	r7, r7, #192
    68cc:      	ldrb	r5, [r2, #2]
    68ce:      	ldrb	r4, [r2, #3]
    68d0:      	cmp	r7, #128
    68d2:      	and	r7, r6, #192
    68d6:      	it	eq
    68d8:      	addeq	r1, #1
    68da:      	cmp	r7, #128
    68dc:      	and	r7, r5, #192
    68e0:      	it	eq
    68e2:      	addeq	r1, #1
    68e4:      	cmp	r7, #128
    68e6:      	and	r7, r4, #192
    68ea:      	it	eq
    68ec:      	addeq	r1, #1
    68ee:      	cmp	r7, #128
    68f0:      	it	eq
    68f2:      	addeq	r1, #1
    68f4:      	adds	r2, #4
    68f6:      	adds	r3, #4
    68f8:      	bne	#-56 <_itcm_block_count+0x68c3>
    68fa:      	cbz	r0, #72
    68fc:      	ldrb	r3, [r2]
    68fe:      	and	r3, r3, #192
    6902:      	cmp	r3, #128
    6904:      	it	eq
    6906:      	addeq	r1, #1
    6908:      	cmp	r0, #1
    690a:      	beq	#56 <_itcm_block_count+0x6945>
    690c:      	ldrb	r3, [r2, #1]
    690e:      	and	r3, r3, #192
    6912:      	cmp	r3, #128
    6914:      	it	eq
    6916:      	addeq	r1, #1
    6918:      	cmp	r0, #2
    691a:      	beq	#40 <_itcm_block_count+0x6945>
    691c:      	ldrb	r0, [r2, #2]
    691e:      	and	r0, r0, #192
    6922:      	cmp	r0, #128
    6924:      	it	eq
    6926:      	addeq	r1, #1
    6928:      	b	#26 <_itcm_block_count+0x6945>
    692a:      	cmp.w	r0, #1114112
    692e:      	bne.w	#238 <_itcm_block_count+0x6a1f>
    6932:      	mov	r2, r9
    6934:      	cmp.w	lr, #0
    6938:      	beq	#-134 <_itcm_block_count+0x68b5>
    693a:      	mov	r9, r2
    693c:      	cmp.w	r9, #0
    6940:      	bne.w	#-342 <_itcm_block_count+0x67ed>
    6944:      	movs	r1, #0
    6946:      	ldr.w	r0, [r10, #12]
    694a:      	sub.w	r1, r9, r1
    694e:      	cmp	r1, r0
    6950:      	bhs	#28 <_itcm_block_count+0x696f>
    6952:      	cmp.w	r9, #0
    6956:      	beq	#44 <_itcm_block_count+0x6985>
    6958:      	sub.w	r1, r9, #1
    695c:      	and	r12, r9, #3
    6960:      	cmp	r1, #3
    6962:      	bhs	#36 <_itcm_block_count+0x6989>
    6964:      	movs	r1, #0
    6966:      	mov	r3, r8
    6968:      	cmp.w	r12, #0
    696c:      	bne	#94 <_itcm_block_count+0x69cd>
    696e:      	b	#140 <_itcm_block_count+0x69fd>
    6970:      	ldr.w	r1, [r10, #28]
    6974:      	mov	r2, r9
    6976:      	ldr.w	r0, [r10, #24]
    697a:      	ldr	r3, [r1, #12]
    697c:      	mov	r1, r8
    697e:      	add	sp, #4
    6980:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    6984:      	bx	r3
    6986:      	movs	r1, #0
    6988:      	b	#114 <_itcm_block_count+0x69fd>
    698a:      	sub.w	r7, r12, r9
    698e:      	movs	r1, #0
    6990:      	mov	r3, r8
    6992:      	ldrb	r6, [r3]
    6994:      	ldrb	r5, [r3, #1]
    6996:      	and	r6, r6, #192
    699a:      	ldrb	r4, [r3, #2]
    699c:      	ldrb	r2, [r3, #3]
    699e:      	cmp	r6, #128
    69a0:      	and	r6, r5, #192
    69a4:      	it	eq
    69a6:      	addeq	r1, #1
    69a8:      	cmp	r6, #128
    69aa:      	and	r6, r4, #192
    69ae:      	it	eq
    69b0:      	addeq	r1, #1
    69b2:      	cmp	r6, #128
    69b4:      	and	r2, r2, #192
    69b8:      	it	eq
    69ba:      	addeq	r1, #1
    69bc:      	cmp	r2, #128
    69be:      	it	eq
    69c0:      	addeq	r1, #1
    69c2:      	adds	r3, #4
    69c4:      	adds	r7, #4
    69c6:      	bne	#-56 <_itcm_block_count+0x6991>
    69c8:      	cmp.w	r12, #0
    69cc:      	beq	#46 <_itcm_block_count+0x69fd>
    69ce:      	ldrb	r2, [r3]
    69d0:      	and	r2, r2, #192
    69d4:      	cmp	r2, #128
    69d6:      	it	eq
    69d8:      	addeq	r1, #1
    69da:      	cmp.w	r12, #1
    69de:      	beq	#28 <_itcm_block_count+0x69fd>
    69e0:      	ldrb	r2, [r3, #1]
    69e2:      	and	r2, r2, #192
    69e6:      	cmp	r2, #128
    69e8:      	it	eq
    69ea:      	addeq	r1, #1
    69ec:      	cmp.w	r12, #2
    69f0:      	beq	#10 <_itcm_block_count+0x69fd>
    69f2:      	ldrb	r2, [r3, #2]
    69f4:      	and	r2, r2, #192
    69f8:      	cmp	r2, #128
    69fa:      	it	eq
    69fc:      	addeq	r1, #1
    69fe:      	ldrb.w	r3, [r10, #32]
    6a02:      	sub.w	r1, r1, r9
    6a06:      	add	r1, r0
    6a08:      	movs	r0, #0
    6a0a:      	subs	r2, r3, #3
    6a0c:      	it	ne
    6a0e:      	movne	r2, r3
    6a10:      	mov	r6, r1
    6a12:      	tbb	[pc, r2]

00006a16 $d.238:
    6a16:	0e 02 0b 02	.word	0x020b020e

00006a1a $t.239:
    6a1a:      	movs	r6, #0
    6a1c:      	mov	r0, r1
    6a1e:      	b	#16 <_itcm_block_count+0x6a31>
    6a20:      	cmp	r2, #0
    6a22:      	it	ne
    6a24:      	cmpne	r2, r9
    6a26:      	bne	#88 <_itcm_block_count+0x6a81>
    6a28:      	mov	r0, r8
    6a2a:      	b	#102 <_itcm_block_count+0x6a93>
    6a2c:      	lsrs	r0, r1, #1
    6a2e:      	adds	r1, #1
    6a30:      	lsrs	r6, r1, #1
    6a32:      	adds	r4, r0, #1
    6a34:      	subs	r4, #1
    6a36:      	beq	#16 <_itcm_block_count+0x6a49>
    6a38:      	ldrd	r0, r2, [r10, #24]
    6a3c:      	ldr.w	r1, [r10, #4]
    6a40:      	ldr	r2, [r2, #16]
    6a42:      	blx	r2
    6a44:      	cmp	r0, #0
    6a46:      	beq	#-22 <_itcm_block_count+0x6a33>
    6a48:      	b	#38 <_itcm_block_count+0x6a71>
    6a4a:      	ldrd	r0, r1, [r10, #24]
    6a4e:      	mov	r2, r9
    6a50:      	ldr	r3, [r1, #12]
    6a52:      	mov	r1, r8
    6a54:      	ldr.w	r7, [r10, #4]
    6a58:      	blx	r3
    6a5a:      	cbnz	r0, #20
    6a5c:      	ldrd	r4, r5, [r10, #24]
    6a60:      	adds	r6, #1
    6a62:      	subs	r6, #1
    6a64:      	beq	#18 <_itcm_block_count+0x6a79>
    6a66:      	ldr	r2, [r5, #16]
    6a68:      	mov	r0, r4
    6a6a:      	mov	r1, r7
    6a6c:      	blx	r2
    6a6e:      	cmp	r0, #0
    6a70:      	beq	#-18 <_itcm_block_count+0x6a61>
    6a72:      	movs	r0, #1
    6a74:      	add	sp, #4
    6a76:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}
    6a7a:      	movs	r0, #0
    6a7c:      	add	sp, #4
    6a7e:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}
    6a82:      	cmp	r2, r9
    6a84:      	bhs	#8 <_itcm_block_count+0x6a8f>
    6a86:      	ldrsb.w	r0, [r8, r2]
    6a8a:      	cmn.w	r0, #64
    6a8e:      	bge	#-106 <_itcm_block_count+0x6a27>
    6a90:      	movs	r0, #0
    6a92:      	movs	r2, #0
    6a94:      	cmp	r0, #0
    6a96:      	ite	eq
    6a98:      	moveq	r2, r9
    6a9a:      	movne	r8, r0
    6a9c:      	cmp.w	lr, #0
    6aa0:      	bne.w	#-362 <_itcm_block_count+0x6939>
    6aa4:      	b	#-498 <_itcm_block_count+0x68b5>

00006aa6 <core::convert::Infallible as core::fmt::Display>::fmt::h645856963edec1ce:
    6aa6:      	trap

00006aa8 core::slice::slice_index_order_fail::h1ce530fa09c2a821:
    6aa8:      	sub	sp, #48
    6aaa:      	strd	r0, r1, [sp]
    6aae:      	movs	r0, #2
    6ab0:      	add	r1, sp, #32
    6ab2:      	str	r0, [sp, #28]
    6ab4:      	str	r1, [sp, #24]
    6ab6:      	movs	r1, #0
    6ab8:      	str	r1, [sp, #20]
    6aba:      	strd	r0, r1, [sp, #12]
    6abe:      	movw	r0, #2492
    6ac2:      	movt	r0, #8192
    6ac6:      	add	r1, sp, #4
    6ac8:      	str	r0, [sp, #8]
    6aca:      	movw	r0, #27817
    6ace:      	movt	r0, #0
    6ad2:      	str	r0, [sp, #44]
    6ad4:      	strd	r0, r1, [sp, #36]
    6ad8:      	mov	r0, sp
    6ada:      	movw	r1, #2508
    6ade:      	str	r0, [sp, #32]
    6ae0:      	add	r0, sp, #8
    6ae2:      	movt	r1, #8192
    6ae6:      	bl	#-1472
    6aea:      	trap

00006aec core::fmt::num::<impl core::fmt::LowerHex for usize>::fmt::hddbf8c760cfd5ac7:
    6aec:      	push	{r4, r5, r7, lr}
    6aee:      	sub	sp, #136
    6af0:      	ldr	r0, [r0]
    6af2:      	add.w	lr, sp, #8
    6af6:      	mov	r12, r1
    6af8:      	movs	r3, #129
    6afa:      	movs	r1, #0
    6afc:      	and	r2, r0, #15
    6b00:      	add.w	r4, r2, #87
    6b04:      	cmp	r2, #10
    6b06:      	it	lo
    6b08:      	addlo.w	r4, r2, #48
    6b0c:      	add.w	r2, lr, r3
    6b10:      	cmp.w	r1, r0, lsr #4
    6b14:      	strb	r4, [r2, #-2]
    6b18:      	beq	#96 <_itcm_block_count+0x6b7b>
    6b1a:      	lsrs	r4, r0, #4
    6b1c:      	and	r4, r4, #15
    6b20:      	add.w	r5, r4, #87
    6b24:      	cmp	r4, #10
    6b26:      	it	lo
    6b28:      	addlo.w	r5, r4, #48
    6b2c:      	cmp.w	r1, r0, lsr #8
    6b30:      	strb	r5, [r2, #-3]
    6b34:      	beq	#80 <_itcm_block_count+0x6b87>
    6b36:      	lsrs	r4, r0, #8
    6b38:      	and	r4, r4, #15
    6b3c:      	add.w	r5, r4, #87
    6b40:      	cmp	r4, #10
    6b42:      	it	lo
    6b44:      	addlo.w	r5, r4, #48
    6b48:      	cmp.w	r1, r0, lsr #12
    6b4c:      	strb	r5, [r2, #-4]
    6b50:      	beq	#62 <_itcm_block_count+0x6b91>
    6b52:      	lsrs	r4, r0, #12
    6b54:      	subs	r3, #4
    6b56:      	and	r4, r4, #15
    6b5a:      	add.w	r5, r4, #87
    6b5e:      	cmp	r4, #10
    6b60:      	it	lo
    6b62:      	addlo.w	r5, r4, #48
    6b66:      	strb	r5, [r2, #-5]
    6b6a:      	lsrs	r2, r0, #16
    6b6c:      	cmp.w	r1, r0, lsr #16
    6b70:      	mov	r0, r2
    6b72:      	bne	#-122 <_itcm_block_count+0x6afb>
    6b74:      	subs	r0, r3, #1
    6b76:      	cmp	r0, #129
    6b78:      	blo	#30 <_itcm_block_count+0x6b99>
    6b7a:      	b	#60 <_itcm_block_count+0x6bb9>
    6b7c:      	subs	r1, r3, #1
    6b7e:      	subs	r0, r3, #2
    6b80:      	mov	r3, r1
    6b82:      	cmp	r0, #129
    6b84:      	blo	#18 <_itcm_block_count+0x6b99>
    6b86:      	b	#48 <_itcm_block_count+0x6bb9>
    6b88:      	subs	r0, r3, #3
    6b8a:      	subs	r3, #2
    6b8c:      	cmp	r0, #129
    6b8e:      	blo	#8 <_itcm_block_count+0x6b99>
    6b90:      	b	#38 <_itcm_block_count+0x6bb9>
    6b92:      	subs	r0, r3, #4
    6b94:      	subs	r3, #3
    6b96:      	cmp	r0, #129
    6b98:      	bhs	#30 <_itcm_block_count+0x6bb9>
    6b9a:      	rsb.w	r1, r3, #129
    6b9e:      	movw	r2, #2228
    6ba2:      	add	r0, lr
    6ba4:      	movt	r2, #8192
    6ba8:      	strd	r0, r1, [sp]
    6bac:      	mov	r0, r12
    6bae:      	movs	r1, #1
    6bb0:      	movs	r3, #2
    6bb2:      	bl	#-1642
    6bb6:      	add	sp, #136
    6bb8:      	pop	{r4, r5, r7, pc}
    6bba:      	movs	r1, #128
    6bbc:      	bl	#-280
    6bc0:      	trap

00006bc2 core::fmt::num::imp::fmt_u32::h0f8ff1481a220b08:
    6bc2:      	push.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    6bc6:      	sub	sp, #60
    6bc8:      	movw	lr, #2230
    6bcc:      	mov	r7, r2
    6bce:      	movw	r2, #34079
    6bd2:      	mov	r5, r1
    6bd4:      	movw	r1, #10000
    6bd8:      	cmp	r0, r1
    6bda:      	movt	r2, #20971
    6bde:      	movt	lr, #8192
    6be2:      	blo	#114 <_itcm_block_count+0x6c57>
    6be4:      	movw	r9, #5977
    6be8:      	movw	r8, #57599
    6bec:      	add.w	r11, sp, #20
    6bf0:      	movs	r4, #0
    6bf2:      	movt	r9, #53687
    6bf6:      	mov.w	r10, #100
    6bfa:      	movt	r8, #1525
    6bfe:      	strd	r5, r7, [sp, #12]
    6c02:      	umull	r5, r6, r0, r9
    6c06:      	add.w	r3, r11, r4
    6c0a:      	subs	r4, #4
    6c0c:      	cmp	r0, r8
    6c0e:      	lsr.w	r5, r6, #13
    6c12:      	mls	r6, r5, r1, r0
    6c16:      	mov	r0, r5
    6c18:      	uxth	r7, r6
    6c1a:      	umull	r7, r12, r7, r2
    6c1e:      	lsr.w	r7, r12, #5
    6c22:      	mls	r6, r7, r10, r6
    6c26:      	ldrh.w	r7, [lr, r7, lsl #1]
    6c2a:      	strh.w	r7, [r3, #35]
    6c2e:      	uxth	r6, r6
    6c30:      	ldrh.w	r6, [lr, r6, lsl #1]
    6c34:      	strh.w	r6, [r3, #37]
    6c38:      	bhi	#-58 <_itcm_block_count+0x6c01>
    6c3a:      	mov	r0, r5
    6c3c:      	ldrd	r5, r7, [sp, #12]
    6c40:      	adds	r4, #39
    6c42:      	cmp	r0, #99
    6c44:      	bgt	#22 <_itcm_block_count+0x6c5d>
    6c46:      	mov	r3, r0
    6c48:      	cmp	r3, #10
    6c4a:      	blt	#46 <_itcm_block_count+0x6c7b>
    6c4c:      	subs	r0, r4, #2
    6c4e:      	ldrh.w	r3, [lr, r3, lsl #1]
    6c52:      	add	r2, sp, #20
    6c54:      	strh	r3, [r2, r0]
    6c56:      	b	#42 <_itcm_block_count+0x6c83>
    6c58:      	movs	r4, #39
    6c5a:      	cmp	r0, #99
    6c5c:      	ble	#-26 <_itcm_block_count+0x6c45>
    6c5e:      	uxth	r3, r0
    6c60:      	subs	r4, #2
    6c62:      	umull	r6, r3, r3, r2
    6c66:      	movs	r6, #100
    6c68:      	lsrs	r3, r3, #5
    6c6a:      	mls	r0, r3, r6, r0
    6c6e:      	add	r6, sp, #20
    6c70:      	uxth	r0, r0
    6c72:      	ldrh.w	r0, [lr, r0, lsl #1]
    6c76:      	strh	r0, [r6, r4]
    6c78:      	cmp	r3, #10
    6c7a:      	bge	#-50 <_itcm_block_count+0x6c4b>
    6c7c:      	subs	r0, r4, #1
    6c7e:      	add	r2, sp, #20
    6c80:      	adds	r3, #48
    6c82:      	strb	r3, [r2, r0]
    6c84:      	rsb.w	r3, r0, #39
    6c88:      	add	r2, sp, #20
    6c8a:      	add	r0, r2
    6c8c:      	movw	r2, #1964
    6c90:      	strd	r0, r3, [sp]
    6c94:      	movt	r2, #8192
    6c98:      	mov	r0, r7
    6c9a:      	mov	r1, r5
    6c9c:      	movs	r3, #0
    6c9e:      	bl	#-1878
    6ca2:      	add	sp, #60
    6ca4:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}

00006ca8 core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::hba3670d5a3e9ef57:
    6ca8:      	ldr	r0, [r0]
    6caa:      	mov	r2, r1
    6cac:      	movs	r1, #1
    6cae:      	b.w	#-240 <_itcm_block_count+0x6bc1>

00006cb2 <&T as core::fmt::Debug>::fmt::h5bbc52d4afc195a6:
    6cb2:      	ldrd	r2, r0, [r0]
    6cb6:      	ldr	r3, [r0, #12]
    6cb8:      	mov	r0, r2
    6cba:      	bx	r3

00006cbc <&T as core::fmt::Display>::fmt::hc2d756995a6b6b57:
    6cbc:      	mov	r3, r1
    6cbe:      	ldrd	r1, r2, [r0]
    6cc2:      	mov	r0, r3
    6cc4:      	b.w	#-1276 <_itcm_block_count+0x67cb>

00006cc8 rust_begin_unwind:
    6cc8:      	sub	sp, #8
    6cca:      	str	r0, [sp]
    6ccc:      	b	#-2 <_itcm_block_count+0x6ccd>
    6cce:      	movs	r0, #4
    6cd0:      	strb.w	r0, [sp, #7]
    6cd4:      	ldrb.w	r0, [sp, #7]
    6cd8:      	bl	#4
    6cdc:      	b	#-2 <_itcm_block_count+0x6cdd>
    6cde:      	b	#-20 <_itcm_block_count+0x6ccd>

00006ce0 core::sync::atomic::compiler_fence::hb089f4de5115760c:
    6ce0:      	sub	sp, #16
    6ce2:      	mov	r1, r0
    6ce4:      	strb.w	r0, [sp, #11]
    6ce8:      	ldrb.w	r0, [sp, #11]
    6cec:      	str	r0, [sp, #4]
    6cee:      	ldr	r1, [sp, #4]
    6cf0:      	tbb	[pc, r1]

00006cf4 $d.1:
    6cf4:	03 11 10 12	.word	0x12101103
    6cf8:	13 00		.short	0x0013

00006cfa $t.2:
    6cfa:      	movw	r0, #2524
    6cfe:      	movt	r0, #8192
    6d02:      	movw	r2, #2648
    6d06:      	movt	r2, #8192
    6d0a:      	movs	r1, #50
    6d0c:      	bl	#-2130
    6d10:      	trap
    6d12:      	trap
    6d14:      	b	#4 <_itcm_block_count+0x6d1b>
    6d16:      	b	#2 <_itcm_block_count+0x6d1b>
    6d18:      	b	#0 <_itcm_block_count+0x6d1b>
    6d1a:      	b	#-2 <_itcm_block_count+0x6d1b>
    6d1c:      	add	sp, #16
    6d1e:      	bx	lr

00006d20 __aeabi_uldivmod:
    6d20:      	push	{r4, lr}
    6d22:      	sub	sp, #16
    6d24:      	add	r4, sp, #8
    6d26:      	str	r4, [sp]
    6d28:      	bl	#356
    6d2c:      	ldr	r2, [sp, #8]
    6d2e:      	ldr	r3, [sp, #12]
    6d30:      	add	sp, #16
    6d32:      	pop	{r4, pc}
    6d34:      	trap

00006d36 __aeabi_memcpy:
    6d36:      	push	{r4, r5, r6, r7, lr}
    6d38:      	cbz	r2, #96
    6d3a:      	subs	r3, r2, #1
    6d3c:      	and	r12, r2, #3
    6d40:      	cmp	r3, #3
    6d42:      	bhs	#8 <_itcm_block_count+0x6d4d>
    6d44:      	movs	r2, #0
    6d46:      	cmp.w	r12, #0
    6d4a:      	bne	#50 <_itcm_block_count+0x6d7f>
    6d4c:      	b	#76 <_itcm_block_count+0x6d9b>
    6d4e:      	sub.w	lr, r12, r2
    6d52:      	adds	r3, r1, #1
    6d54:      	adds	r4, r0, #1
    6d56:      	mvn	r2, #3
    6d5a:      	adds	r5, r3, r2
    6d5c:      	adds	r7, r4, r2
    6d5e:      	adds	r2, #4
    6d60:      	ldrb	r6, [r5, #3]
    6d62:      	strb	r6, [r7, #3]
    6d64:      	ldrb	r6, [r5, #4]
    6d66:      	strb	r6, [r7, #4]
    6d68:      	ldrb	r6, [r5, #5]
    6d6a:      	strb	r6, [r7, #5]
    6d6c:      	ldrb	r5, [r5, #6]
    6d6e:      	strb	r5, [r7, #6]
    6d70:      	add.w	r5, lr, r2
    6d74:      	adds	r5, #4
    6d76:      	bne	#-32 <_itcm_block_count+0x6d59>
    6d78:      	adds	r2, #4
    6d7a:      	cmp.w	r12, #0
    6d7e:      	beq	#26 <_itcm_block_count+0x6d9b>
    6d80:      	ldrb	r3, [r1, r2]
    6d82:      	cmp.w	r12, #1
    6d86:      	strb	r3, [r0, r2]
    6d88:      	beq	#16 <_itcm_block_count+0x6d9b>
    6d8a:      	adds	r3, r2, #1
    6d8c:      	cmp.w	r12, #2
    6d90:      	ldrb	r7, [r1, r3]
    6d92:      	strb	r7, [r0, r3]
    6d94:      	beq	#4 <_itcm_block_count+0x6d9b>
    6d96:      	adds	r2, #2
    6d98:      	ldrb	r1, [r1, r2]
    6d9a:      	strb	r1, [r0, r2]
    6d9c:      	pop	{r4, r5, r6, r7, pc}

00006d9e __aeabi_memcpy4:
    6d9e:      	cmp	r2, #4
    6da0:      	it	lo
    6da2:      	blo.w	#-112 <_itcm_block_count+0x6d35>
    6da6:      	push	{r4, r5, r7, lr}
    6da8:      	sub.w	r12, r2, #4
    6dac:      	movs	r3, #1
    6dae:      	add.w	r3, r3, r12, lsr #2
    6db2:      	ands	r3, r3, #3
    6db6:      	beq	#28 <_itcm_block_count+0x6dd5>
    6db8:      	mov	lr, r1
    6dba:      	mov	r4, r0
    6dbc:      	ldr	r5, [lr], #4
    6dc0:      	cmp	r3, #1
    6dc2:      	str	r5, [r4], #4
    6dc6:      	bne	#62 <_itcm_block_count+0x6e07>
    6dc8:      	mov	r3, r12
    6dca:      	mov	r0, r4
    6dcc:      	mov	r1, lr
    6dce:      	cmp.w	r12, #12
    6dd2:      	bhs	#8 <_itcm_block_count+0x6ddd>
    6dd4:      	b	#36 <_itcm_block_count+0x6dfb>
    6dd6:      	mov	r3, r2
    6dd8:      	cmp.w	r12, #12
    6ddc:      	blo	#28 <_itcm_block_count+0x6dfb>
    6dde:      	ldr	r5, [r1]
    6de0:      	subs	r3, #16
    6de2:      	str	r5, [r0]
    6de4:      	cmp	r3, #3
    6de6:      	ldr	r5, [r1, #4]
    6de8:      	str	r5, [r0, #4]
    6dea:      	ldr	r5, [r1, #8]
    6dec:      	str	r5, [r0, #8]
    6dee:      	ldr	r5, [r1, #12]
    6df0:      	add.w	r1, r1, #16
    6df4:      	str	r5, [r0, #12]
    6df6:      	add.w	r0, r0, #16
    6dfa:      	bhi	#-32 <_itcm_block_count+0x6ddd>
    6dfc:      	and	r2, r2, #3
    6e00:      	pop.w	{r4, r5, r7, lr}
    6e04:      	b.w	#-210 <_itcm_block_count+0x6d35>
    6e08:      	ldr	r5, [r1, #4]
    6e0a:      	cmp	r3, #2
    6e0c:      	str	r5, [r0, #4]
    6e0e:      	bne	#14 <_itcm_block_count+0x6e1f>
    6e10:      	sub.w	r3, r2, #8
    6e14:      	adds	r1, #8
    6e16:      	adds	r0, #8
    6e18:      	cmp.w	r12, #12
    6e1c:      	bhs	#-66 <_itcm_block_count+0x6ddd>
    6e1e:      	b	#-38 <_itcm_block_count+0x6dfb>
    6e20:      	ldr	r3, [r1, #8]
    6e22:      	adds	r1, #12
    6e24:      	str	r3, [r0, #8]
    6e26:      	sub.w	r3, r2, #12
    6e2a:      	adds	r0, #12
    6e2c:      	cmp.w	r12, #12
    6e30:      	bhs	#-86 <_itcm_block_count+0x6ddd>
    6e32:      	b	#-58 <_itcm_block_count+0x6dfb>

00006e34 __multi3:
    6e34:      	push.w	{r4, r5, r6, r7, r8, lr}
    6e38:      	ldr.w	r12, [sp, #24]
    6e3c:      	ldr	r5, [sp, #28]
    6e3e:      	umull	r4, lr, r12, r2
    6e42:      	mla	r3, r12, r3, lr
    6e46:      	umull	r8, lr, r5, r0
    6e4a:      	mla	r2, r5, r2, r3
    6e4e:      	umlal	r4, r2, r5, r1
    6e52:      	ldr	r5, [sp, #32]
    6e54:      	umull	r6, r7, r5, r0
    6e58:      	mla	r5, r5, r1, r7
    6e5c:      	ldr	r7, [sp, #36]
    6e5e:      	adds	r4, r4, r6
    6e60:      	mla	r5, r7, r0, r5
    6e64:      	mov	r6, r4
    6e66:      	adcs	r2, r5
    6e68:      	umull	r0, r5, r12, r0
    6e6c:      	mov	r7, r5
    6e6e:      	umlal	r7, r6, r12, r1
    6e72:      	umull	r1, r3, r12, r1
    6e76:      	adds	r1, r1, r5
    6e78:      	adcs.w	r1, r4, r3
    6e7c:      	adc	r3, r2, #0
    6e80:      	adds.w	r1, r7, r8
    6e84:      	adcs.w	r2, r6, lr
    6e88:      	adc	r3, r3, #0
    6e8c:      	pop.w	{r4, r5, r6, r7, r8, pc}

00006e90 __udivmoddi4:
    6e90:      	push.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    6e94:      	sub	sp, #16
    6e96:      	ldr	r5, [sp, #52]
    6e98:      	cbz	r1, #22
    6e9a:      	cbz	r2, #54
    6e9c:      	cmp	r3, #0
    6e9e:      	beq	#136 <_itcm_block_count+0x6f29>
    6ea0:      	clz	r7, r1
    6ea4:      	clz	r6, r3
    6ea8:      	subs	r6, r6, r7
    6eaa:      	cmp	r6, #31
    6eac:      	bhi.w	#296 <_itcm_block_count+0x6fd7>
    6eb0:      	b	#304 <_itcm_block_count+0x6fe3>
    6eb2:      	cmp	r3, #0
    6eb4:      	bne.w	#288 <_itcm_block_count+0x6fd7>
    6eb8:      	cmp	r5, #0
    6eba:      	beq.w	#768 <_itcm_block_count+0x71bd>
    6ebe:      	cmp	r2, #0
    6ec0:      	beq.w	#934 <_itcm_block_count+0x7269>
    6ec4:      	udiv	r1, r0, r2
    6ec8:      	movs	r3, #0
    6eca:      	mls	r1, r1, r2, r0
    6ece:      	strd	r1, r3, [r5]
    6ed2:      	b	#748 <_itcm_block_count+0x71c1>
    6ed4:      	cmp	r3, #0
    6ed6:      	beq.w	#912 <_itcm_block_count+0x7269>
    6eda:      	cmp	r0, #0
    6edc:      	beq	#184 <_itcm_block_count+0x6f97>
    6ede:      	mov.w	r7, #1431655765
    6ee2:      	mov.w	r6, #858993459
    6ee6:      	and.w	r7, r7, r3, lsr #1
    6eea:      	subs	r7, r3, r7
    6eec:      	and.w	r6, r6, r7, lsr #2
    6ef0:      	bic	r7, r7, #3435973836
    6ef4:      	add	r7, r6
    6ef6:      	mov.w	r6, #16843009
    6efa:      	add.w	r7, r7, r7, lsr #4
    6efe:      	bic	r7, r7, #4042322160
    6f02:      	muls	r7, r6, r7
    6f04:      	movs	r6, #1
    6f06:      	cmp.w	r6, r7, lsr #24
    6f0a:      	bne	#188 <_itcm_block_count+0x6fc9>
    6f0c:      	cmp	r5, #0
    6f0e:      	ittt	ne
    6f10:      	subne	r2, r3, #1
    6f12:      	andne	r2, r1
    6f14:      	strdne	r0, r2, [r5]
    6f18:      	rbit	r0, r3
    6f1c:      	clz	r0, r0
    6f20:      	and	r0, r0, #31
    6f24:      	lsr.w	r0, r1, r0
    6f28:      	b	#666 <_itcm_block_count+0x71c5>
    6f2a:      	mov.w	r7, #1431655765
    6f2e:      	mov.w	r6, #858993459
    6f32:      	and.w	r7, r7, r2, lsr #1
    6f36:      	subs	r7, r2, r7
    6f38:      	and.w	r6, r6, r7, lsr #2
    6f3c:      	bic	r7, r7, #3435973836
    6f40:      	add	r7, r6
    6f42:      	mov.w	r6, #16843009
    6f46:      	add.w	r7, r7, r7, lsr #4
    6f4a:      	bic	r7, r7, #4042322160
    6f4e:      	muls	r7, r6, r7
    6f50:      	movs	r6, #1
    6f52:      	cmp.w	r6, r7, lsr #24
    6f56:      	bne	#86 <_itcm_block_count+0x6faf>
    6f58:      	cmp	r5, #0
    6f5a:      	itttt	ne
    6f5c:      	movne	r3, #0
    6f5e:      	subne	r7, r2, #1
    6f60:      	andne	r7, r0
    6f62:      	strdne	r7, r3, [r5]
    6f66:      	cmp	r2, #1
    6f68:      	beq.w	#604 <_itcm_block_count+0x71c7>
    6f6c:      	rbit	r2, r2
    6f70:      	clz	r2, r2
    6f74:      	rsb.w	r3, r2, #32
    6f78:      	lsrs	r0, r2
    6f7a:      	lsl.w	r3, r1, r3
    6f7e:      	orrs	r0, r3
    6f80:      	subs.w	r3, r2, #32
    6f84:      	it	pl
    6f86:      	lsrpl.w	r0, r1, r3
    6f8a:      	lsr.w	r1, r1, r2
    6f8e:      	it	pl
    6f90:      	movpl	r1, #0
    6f92:      	add	sp, #16
    6f94:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}
    6f98:      	cmp	r5, #0
    6f9a:      	itttt	ne
    6f9c:      	udivne	r0, r1, r3
    6fa0:      	mlsne	r0, r0, r3, r1
    6fa4:      	movne	r2, #0
    6fa6:      	strdne	r2, r0, [r5]
    6faa:      	udiv	r0, r1, r3
    6fae:      	b	#532 <_itcm_block_count+0x71c5>
    6fb0:      	clz	r7, r1
    6fb4:      	clz	r6, r2
    6fb8:      	subs	r6, r6, r7
    6fba:      	mvn	r7, #32
    6fbe:      	subs	r7, r7, r6
    6fc0:      	add.w	r12, r6, #33
    6fc4:      	mov	r9, r2
    6fc6:      	str	r3, [sp, #4]
    6fc8:      	b	#36 <_itcm_block_count+0x6fef>
    6fca:      	clz	r7, r1
    6fce:      	clz	r6, r3
    6fd2:      	subs	r6, r6, r7
    6fd4:      	cmp	r6, #30
    6fd6:      	bls	#10 <_itcm_block_count+0x6fe3>
    6fd8:      	cmp	r5, #0
    6fda:      	it	ne
    6fdc:      	strdne	r0, r1, [r5]
    6fe0:      	movs	r0, #0
    6fe2:      	b	#480 <_itcm_block_count+0x71c5>
    6fe4:      	str	r3, [sp, #4]
    6fe6:      	mov	r9, r2
    6fe8:      	rsb.w	r7, r6, #63
    6fec:      	add.w	r12, r6, #1
    6ff0:      	and	r7, r7, #63
    6ff4:      	and	r6, r12, #63
    6ff8:      	rsb.w	r4, r7, #32
    6ffc:      	subs.w	r2, r7, #32
    7000:      	lsl.w	r5, r1, r7
    7004:      	lsl.w	r8, r0, r7
    7008:      	lsr.w	r4, r0, r4
    700c:      	orr.w	lr, r4, r5
    7010:      	rsb.w	r4, r6, #32
    7014:      	lsr.w	r5, r0, r6
    7018:      	it	pl
    701a:      	lslpl.w	lr, r0, r2
    701e:      	subs.w	r10, r6, #32
    7022:      	lsl.w	r4, r1, r4
    7026:      	orr.w	r5, r5, r4
    702a:      	it	pl
    702c:      	lsrpl.w	r5, r1, r10
    7030:      	cmp	r2, #0
    7032:      	it	pl
    7034:      	movpl.w	r8, #0
    7038:      	lsr.w	r11, r1, r6
    703c:      	cmp.w	r10, #0
    7040:      	it	pl
    7042:      	movpl.w	r11, #0
    7046:      	cmp.w	r12, #0
    704a:      	beq	#20 <_itcm_block_count+0x7061>
    704c:      	and	r1, r12, #3
    7050:      	sub.w	r0, r12, #1
    7054:      	cmp	r0, #3
    7056:      	str	r1, [sp]
    7058:      	bhs	#12 <_itcm_block_count+0x7067>
    705a:      	ldr	r3, [sp, #4]
    705c:      	movs	r0, #0
    705e:      	movs	r4, #0
    7060:      	b	#258 <_itcm_block_count+0x7165>
    7062:      	movs	r0, #0
    7064:      	movs	r4, #0
    7066:      	b	#482 <_itcm_block_count+0x724b>
    7068:      	ldr	r3, [sp, #4]
    706a:      	sub.w	r2, r1, r12
    706e:      	movs	r7, #0
    7070:      	movs	r4, #0
    7072:      	lsl.w	r0, r11, #1
    7076:      	strd	r8, r4, [sp, #8]
    707a:      	orr.w	r0, r0, r5, lsr #31
    707e:      	lsls	r5, r5, #1
    7080:      	orr.w	r5, r5, lr, lsr #31
    7084:      	mvns	r6, r0
    7086:      	mvns	r4, r5
    7088:      	adds.w	r4, r4, r9
    708c:      	adcs	r6, r3
    708e:      	and.w	r4, r9, r6, asr #31
    7092:      	subs	r5, r5, r4
    7094:      	and.w	r4, r3, r6, asr #31
    7098:      	sbcs	r0, r4
    709a:      	ubfx	r4, lr, #30, #1
    709e:      	lsls	r0, r0, #1
    70a0:      	orr.w	r0, r0, r5, lsr #31
    70a4:      	orr.w	r5, r4, r5, lsl #1
    70a8:      	mvns	r4, r5
    70aa:      	adds.w	r4, r4, r9
    70ae:      	mvn.w	r4, r0
    70b2:      	adc.w	r8, r4, r3
    70b6:      	and.w	r4, r9, r8, asr #31
    70ba:      	subs	r5, r5, r4
    70bc:      	and.w	r4, r3, r8, asr #31
    70c0:      	sbcs	r0, r4
    70c2:      	ubfx	r4, lr, #29, #1
    70c6:      	orr.w	r4, r4, r5, lsl #1
    70ca:      	lsls	r0, r0, #1
    70cc:      	orr.w	r0, r0, r5, lsr #31
    70d0:      	mvns	r5, r4
    70d2:      	adds.w	r5, r5, r9
    70d6:      	mvn.w	r5, r0
    70da:      	adc.w	r12, r5, r3
    70de:      	and.w	r5, r9, r12, asr #31
    70e2:      	subs	r4, r4, r5
    70e4:      	and.w	r5, r3, r12, asr #31
    70e8:      	sbcs	r0, r5
    70ea:      	ubfx	r5, lr, #28, #1
    70ee:      	lsls	r0, r0, #1
    70f0:      	orr.w	r0, r0, r4, lsr #31
    70f4:      	orr.w	r4, r5, r4, lsl #1
    70f8:      	mvns	r5, r4
    70fa:      	adds.w	r5, r5, r9
    70fe:      	mvn.w	r5, r0
    7102:      	adc.w	r10, r5, r3
    7106:      	and.w	r5, r9, r10, asr #31
    710a:      	and.w	r11, r3, r10, asr #31
    710e:      	subs	r1, r4, r5
    7110:      	ldr	r5, [sp, #8]
    7112:      	lsl.w	r4, lr, #1
    7116:      	sbc.w	r11, r0, r11
    711a:      	movs	r0, #1
    711c:      	orr.w	r7, r7, r5, lsl #1
    7120:      	orr.w	r4, r4, r5, lsr #31
    7124:      	ldr	r5, [sp, #12]
    7126:      	and.w	r0, r0, r10, asr #31
    712a:      	orrs	r4, r5
    712c:      	mov	r5, r1
    712e:      	lsls	r4, r4, #1
    7130:      	orr.w	r4, r4, r7, lsr #31
    7134:      	lsls	r7, r7, #1
    7136:      	subs.w	r7, r7, r6, asr #31
    713a:      	sbc.w	r6, r4, r6, asr #31
    713e:      	movs	r4, #0
    7140:      	lsls	r6, r6, #1
    7142:      	orr.w	r6, r6, r7, lsr #31
    7146:      	lsls	r7, r7, #1
    7148:      	subs.w	r7, r7, r8, asr #31
    714c:      	sbc.w	r6, r6, r8, asr #31
    7150:      	lsls	r6, r6, #1
    7152:      	orr.w	r6, r6, r7, lsr #31
    7156:      	lsls	r7, r7, #1
    7158:      	subs.w	r8, r7, r12, asr #31
    715c:      	mov	r7, r0
    715e:      	sbc.w	lr, r6, r12, asr #31
    7162:      	adds	r2, #4
    7164:      	bne	#-246 <_itcm_block_count+0x7071>
    7166:      	mov	r2, r9
    7168:      	ldr.w	r9, [sp]
    716c:      	cmp.w	r9, #0
    7170:      	beq	#216 <_itcm_block_count+0x724b>
    7172:      	lsls	r6, r5, #1
    7174:      	lsl.w	r1, r11, #1
    7178:      	orr.w	r6, r6, lr, lsr #31
    717c:      	orr.w	r1, r1, r5, lsr #31
    7180:      	mvns	r5, r6
    7182:      	mvns	r7, r1
    7184:      	adds	r5, r5, r2
    7186:      	adcs	r7, r3
    7188:      	and.w	r5, r2, r7, asr #31
    718c:      	and.w	r12, r3, r7, asr #31
    7190:      	subs	r5, r6, r5
    7192:      	sbc.w	r11, r1, r12
    7196:      	mov.w	r12, #1
    719a:      	and.w	r10, r12, r7, asr #31
    719e:      	orr.w	r7, r0, r8, lsl #1
    71a2:      	lsl.w	r0, lr, #1
    71a6:      	cmp.w	r9, #1
    71aa:      	orr.w	r0, r0, r8, lsr #31
    71ae:      	orr.w	r6, r4, r0
    71b2:      	bne	#24 <_itcm_block_count+0x71cd>
    71b4:      	movs	r4, #0
    71b6:      	mov	r8, r7
    71b8:      	mov	lr, r6
    71ba:      	mov	r0, r10
    71bc:      	b	#140 <_itcm_block_count+0x724b>
    71be:      	cmp	r2, #0
    71c0:      	beq	#166 <_itcm_block_count+0x7269>
    71c2:      	udiv	r0, r0, r2
    71c6:      	movs	r1, #0
    71c8:      	add	sp, #16
    71ca:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}
    71ce:      	ubfx	r4, lr, #30, #1
    71d2:      	lsl.w	r0, r11, #1
    71d6:      	orr.w	r4, r4, r5, lsl #1
    71da:      	orr.w	r0, r0, r5, lsr #31
    71de:      	mvns	r5, r4
    71e0:      	mvns	r1, r0
    71e2:      	adds	r5, r5, r2
    71e4:      	adcs	r1, r3
    71e6:      	and.w	r5, r2, r1, asr #31
    71ea:      	and.w	r8, r3, r1, asr #31
    71ee:      	subs	r5, r4, r5
    71f0:      	sbc.w	r11, r0, r8
    71f4:      	and.w	r0, r12, r1, asr #31
    71f8:      	lsls	r1, r6, #1
    71fa:      	orr.w	r8, r10, r7, lsl #1
    71fe:      	orr.w	r1, r1, r7, lsr #31
    7202:      	cmp.w	r9, #2
    7206:      	bne	#4 <_itcm_block_count+0x720d>
    7208:      	movs	r4, #0
    720a:      	mov	lr, r1
    720c:      	b	#60 <_itcm_block_count+0x724b>
    720e:      	lsl.w	r7, r11, #1
    7212:      	ubfx	r4, lr, #29, #1
    7216:      	orr.w	r7, r7, r5, lsr #31
    721a:      	orr.w	r5, r4, r5, lsl #1
    721e:      	orr.w	r0, r0, r8, lsl #1
    7222:      	lsls	r1, r1, #1
    7224:      	mvns	r4, r5
    7226:      	mvns	r6, r7
    7228:      	adds	r4, r4, r2
    722a:      	orr.w	lr, r1, r8, lsr #31
    722e:      	adcs	r6, r3
    7230:      	movs	r4, #0
    7232:      	mov	r8, r0
    7234:      	and.w	r2, r2, r6, asr #31
    7238:      	and.w	r3, r3, r6, asr #31
    723c:      	subs	r5, r5, r2
    723e:      	mov.w	r2, #1
    7242:      	and.w	r2, r2, r6, asr #31
    7246:      	sbc.w	r11, r7, r3
    724a:      	mov	r0, r2
    724c:      	ldr	r1, [sp, #52]
    724e:      	orr.w	r0, r0, r8, lsl #1
    7252:      	cmp	r1, #0
    7254:      	it	ne
    7256:      	strdne	r5, r11, [r1]
    725a:      	lsl.w	r1, lr, #1
    725e:      	orr.w	r1, r1, r8, lsr #31
    7262:      	orrs	r1, r4
    7264:      	add	sp, #16
    7266:      	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, pc}
    726a:      	trap
    726c:      	trap
    726e:      	movs	r0, r0
