============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/td/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ASUS
   Run Date =   Tue Sep  5 22:43:52 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "open_project CortexM0_SOC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../../../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../../../rtl/CortexM0_SoC.v' in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(70)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(73)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(96)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 96 in ../../../rtl/CortexM0_SoC.v(136)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 70 in ../../../rtl/CortexM0_SoC.v(216)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(965)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/out/AND.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../../../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file ../../key_16.v
HDL-1007 : analyze verilog file ../../../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../../../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../../../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../../../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../../AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/PLL.v(96)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SOC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SOC_gate.db" in  2.128053s wall, 2.046875s user + 0.062500s system = 2.109375s CPU (99.1%)

RUN-1004 : used memory is 212 MB, reserved memory is 186 MB, peak memory is 215 MB
RUN-1002 : start command "read_sdc ../../../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CLK_gen/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_dup_1 is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net kb/HCLK is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_dup_4 is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_dup_4 is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "keyboard/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_gen/clk0_out as clock net
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net kb/HCLK as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7904 instances
RUN-0007 : 6001 luts, 1631 seqs, 105 mslices, 62 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8468 nets
RUN-1001 : 4302 nets have 2 pins
RUN-1001 : 3049 nets have [3 - 5] pins
RUN-1001 : 682 nets have [6 - 10] pins
RUN-1001 : 242 nets have [11 - 20] pins
RUN-1001 : 179 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     275     
RUN-1001 :   No   |  No   |  Yes  |     419     
RUN-1001 :   No   |  Yes  |  No   |      8      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     158     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  39   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7902 instances, 6001 luts, 1631 seqs, 167 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38060, tnet num: 8422, tinst num: 7902, tnode num: 43134, tedge num: 61656.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.156764s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (98.6%)

RUN-1004 : used memory is 298 MB, reserved memory is 273 MB, peak memory is 298 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.537165s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (96.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.0356e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7902.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.78393e+06, overlap = 49.5
PHY-3002 : Step(2): len = 1.54762e+06, overlap = 54
PHY-3002 : Step(3): len = 1.49964e+06, overlap = 54
PHY-3002 : Step(4): len = 1.46827e+06, overlap = 51.75
PHY-3002 : Step(5): len = 1.44043e+06, overlap = 51.75
PHY-3002 : Step(6): len = 1.41772e+06, overlap = 51.75
PHY-3002 : Step(7): len = 1.40019e+06, overlap = 52.0312
PHY-3002 : Step(8): len = 1.26707e+06, overlap = 71.25
PHY-3002 : Step(9): len = 1.17532e+06, overlap = 74.2812
PHY-3002 : Step(10): len = 1.15133e+06, overlap = 80.9375
PHY-3002 : Step(11): len = 1.13243e+06, overlap = 82.1875
PHY-3002 : Step(12): len = 1.11922e+06, overlap = 82.6875
PHY-3002 : Step(13): len = 1.10034e+06, overlap = 91.2188
PHY-3002 : Step(14): len = 1.08024e+06, overlap = 91.25
PHY-3002 : Step(15): len = 1.07244e+06, overlap = 95.3438
PHY-3002 : Step(16): len = 1.05802e+06, overlap = 96.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101217
PHY-3002 : Step(17): len = 1.06973e+06, overlap = 95.0312
PHY-3002 : Step(18): len = 1.07774e+06, overlap = 89.1562
PHY-3002 : Step(19): len = 1.07238e+06, overlap = 86.0938
PHY-3002 : Step(20): len = 1.06178e+06, overlap = 87.2188
PHY-3002 : Step(21): len = 1.05258e+06, overlap = 88
PHY-3002 : Step(22): len = 1.04711e+06, overlap = 81.8125
PHY-3002 : Step(23): len = 1.0446e+06, overlap = 77.4688
PHY-3002 : Step(24): len = 1.03951e+06, overlap = 75.3125
PHY-3002 : Step(25): len = 1.03411e+06, overlap = 71.8438
PHY-3002 : Step(26): len = 1.02947e+06, overlap = 74.375
PHY-3002 : Step(27): len = 1.02241e+06, overlap = 71.7812
PHY-3002 : Step(28): len = 1.0179e+06, overlap = 71.1562
PHY-3002 : Step(29): len = 1.01231e+06, overlap = 69.9688
PHY-3002 : Step(30): len = 1.00511e+06, overlap = 67.2812
PHY-3002 : Step(31): len = 998830, overlap = 66.25
PHY-3002 : Step(32): len = 995098, overlap = 65.7188
PHY-3002 : Step(33): len = 987322, overlap = 60.5625
PHY-3002 : Step(34): len = 979366, overlap = 64.375
PHY-3002 : Step(35): len = 973403, overlap = 64.9375
PHY-3002 : Step(36): len = 969717, overlap = 64.625
PHY-3002 : Step(37): len = 959427, overlap = 67.75
PHY-3002 : Step(38): len = 926877, overlap = 65.1562
PHY-3002 : Step(39): len = 921831, overlap = 59.8125
PHY-3002 : Step(40): len = 919892, overlap = 60.2812
PHY-3002 : Step(41): len = 856206, overlap = 56.8125
PHY-3002 : Step(42): len = 842734, overlap = 52.125
PHY-3002 : Step(43): len = 835594, overlap = 50
PHY-3002 : Step(44): len = 825244, overlap = 34.375
PHY-3002 : Step(45): len = 819663, overlap = 29.4062
PHY-3002 : Step(46): len = 812949, overlap = 38.2812
PHY-3002 : Step(47): len = 804371, overlap = 42.9688
PHY-3002 : Step(48): len = 801731, overlap = 40.25
PHY-3002 : Step(49): len = 798914, overlap = 40.4062
PHY-3002 : Step(50): len = 788226, overlap = 41.8438
PHY-3002 : Step(51): len = 780330, overlap = 35.1875
PHY-3002 : Step(52): len = 777049, overlap = 44.2812
PHY-3002 : Step(53): len = 770692, overlap = 42.8125
PHY-3002 : Step(54): len = 765295, overlap = 45.375
PHY-3002 : Step(55): len = 762379, overlap = 31.0312
PHY-3002 : Step(56): len = 758287, overlap = 31.4375
PHY-3002 : Step(57): len = 753485, overlap = 40.0938
PHY-3002 : Step(58): len = 748444, overlap = 39.6875
PHY-3002 : Step(59): len = 743954, overlap = 48.4062
PHY-3002 : Step(60): len = 736366, overlap = 48.0312
PHY-3002 : Step(61): len = 730995, overlap = 43.25
PHY-3002 : Step(62): len = 726707, overlap = 45.4062
PHY-3002 : Step(63): len = 724348, overlap = 40
PHY-3002 : Step(64): len = 721925, overlap = 38.125
PHY-3002 : Step(65): len = 712095, overlap = 39.3125
PHY-3002 : Step(66): len = 706875, overlap = 39.8438
PHY-3002 : Step(67): len = 704235, overlap = 40.0938
PHY-3002 : Step(68): len = 701076, overlap = 40.3438
PHY-3002 : Step(69): len = 686594, overlap = 50.8438
PHY-3002 : Step(70): len = 676300, overlap = 43.0938
PHY-3002 : Step(71): len = 673176, overlap = 45.625
PHY-3002 : Step(72): len = 671197, overlap = 43.6875
PHY-3002 : Step(73): len = 668434, overlap = 41.5312
PHY-3002 : Step(74): len = 667026, overlap = 39.3438
PHY-3002 : Step(75): len = 664671, overlap = 42.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000202435
PHY-3002 : Step(76): len = 666016, overlap = 37.625
PHY-3002 : Step(77): len = 668775, overlap = 41.5938
PHY-3002 : Step(78): len = 673852, overlap = 40.9062
PHY-3002 : Step(79): len = 675409, overlap = 36.0938
PHY-3002 : Step(80): len = 675582, overlap = 33.4375
PHY-3002 : Step(81): len = 679305, overlap = 39.1875
PHY-3002 : Step(82): len = 680656, overlap = 38.75
PHY-3002 : Step(83): len = 681114, overlap = 33.4375
PHY-3002 : Step(84): len = 681307, overlap = 42.1875
PHY-3002 : Step(85): len = 682091, overlap = 37.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000333607
PHY-3002 : Step(86): len = 682622, overlap = 37.4375
PHY-3002 : Step(87): len = 689327, overlap = 23.6875
PHY-3002 : Step(88): len = 695688, overlap = 41.5
PHY-3002 : Step(89): len = 698466, overlap = 21.25
PHY-3002 : Step(90): len = 699350, overlap = 25.75
PHY-3002 : Step(91): len = 701272, overlap = 32.25
PHY-3002 : Step(92): len = 704585, overlap = 36.625
PHY-3002 : Step(93): len = 705628, overlap = 36.625
PHY-3002 : Step(94): len = 706871, overlap = 23.125
PHY-3002 : Step(95): len = 710555, overlap = 36.5625
PHY-3002 : Step(96): len = 719404, overlap = 32
PHY-3002 : Step(97): len = 720277, overlap = 23
PHY-3002 : Step(98): len = 719258, overlap = 32
PHY-3002 : Step(99): len = 718650, overlap = 36.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000578271
PHY-3002 : Step(100): len = 719300, overlap = 31.8125
PHY-3002 : Step(101): len = 724033, overlap = 20.625
PHY-3002 : Step(102): len = 735348, overlap = 20.5
PHY-3002 : Step(103): len = 735249, overlap = 24.875
PHY-3002 : Step(104): len = 735236, overlap = 15.875
PHY-3002 : Step(105): len = 734675, overlap = 22.5
PHY-3002 : Step(106): len = 734455, overlap = 18
PHY-3002 : Step(107): len = 734781, overlap = 29.25
PHY-3002 : Step(108): len = 735485, overlap = 33.75
PHY-3002 : Step(109): len = 735950, overlap = 22.5
PHY-3002 : Step(110): len = 736546, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019312s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 900616, over cnt = 2013(5%), over = 6602, worst = 54
PHY-1001 : End global iterations;  1.414617s wall, 1.906250s user + 0.046875s system = 1.953125s CPU (138.1%)

PHY-1001 : Congestion index: top1 = 78.71, top5 = 65.91, top10 = 59.74, top15 = 55.71.
PHY-3001 : End congestion estimation;  1.646752s wall, 2.109375s user + 0.062500s system = 2.171875s CPU (131.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.537436s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.17763e-05
PHY-3002 : Step(111): len = 716353, overlap = 5.78125
PHY-3002 : Step(112): len = 689985, overlap = 12.7812
PHY-3002 : Step(113): len = 671436, overlap = 17.7812
PHY-3002 : Step(114): len = 648440, overlap = 28.7812
PHY-3002 : Step(115): len = 622601, overlap = 42
PHY-3002 : Step(116): len = 602898, overlap = 60.9062
PHY-3002 : Step(117): len = 582173, overlap = 73.4688
PHY-3002 : Step(118): len = 564557, overlap = 77.2812
PHY-3002 : Step(119): len = 551790, overlap = 84.125
PHY-3002 : Step(120): len = 540384, overlap = 87.5938
PHY-3002 : Step(121): len = 526933, overlap = 91.6562
PHY-3002 : Step(122): len = 517940, overlap = 98.0938
PHY-3002 : Step(123): len = 508446, overlap = 102.562
PHY-3002 : Step(124): len = 500298, overlap = 99.4062
PHY-3002 : Step(125): len = 494367, overlap = 100.156
PHY-3002 : Step(126): len = 485549, overlap = 97.3438
PHY-3002 : Step(127): len = 479584, overlap = 99.2188
PHY-3002 : Step(128): len = 475982, overlap = 101.75
PHY-3002 : Step(129): len = 472657, overlap = 102.906
PHY-3002 : Step(130): len = 467313, overlap = 104.375
PHY-3002 : Step(131): len = 465758, overlap = 98.9375
PHY-3002 : Step(132): len = 464127, overlap = 99.25
PHY-3002 : Step(133): len = 461604, overlap = 100.812
PHY-3002 : Step(134): len = 458300, overlap = 100.562
PHY-3002 : Step(135): len = 454730, overlap = 99.1875
PHY-3002 : Step(136): len = 453248, overlap = 98.7188
PHY-3002 : Step(137): len = 451729, overlap = 99.9688
PHY-3002 : Step(138): len = 448537, overlap = 99.8438
PHY-3002 : Step(139): len = 446162, overlap = 100.781
PHY-3002 : Step(140): len = 445148, overlap = 100.625
PHY-3002 : Step(141): len = 443729, overlap = 100.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.35526e-05
PHY-3002 : Step(142): len = 449808, overlap = 93.6875
PHY-3002 : Step(143): len = 454726, overlap = 81.7812
PHY-3002 : Step(144): len = 462034, overlap = 68.8125
PHY-3002 : Step(145): len = 473568, overlap = 58.7812
PHY-3002 : Step(146): len = 480418, overlap = 49.7188
PHY-3002 : Step(147): len = 488733, overlap = 40.125
PHY-3002 : Step(148): len = 495603, overlap = 34.6875
PHY-3002 : Step(149): len = 497787, overlap = 34.625
PHY-3002 : Step(150): len = 499924, overlap = 34.9375
PHY-3002 : Step(151): len = 501463, overlap = 38.9062
PHY-3002 : Step(152): len = 501655, overlap = 39.5312
PHY-3002 : Step(153): len = 500647, overlap = 38.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000167105
PHY-3002 : Step(154): len = 507863, overlap = 32.0938
PHY-3002 : Step(155): len = 511608, overlap = 27.375
PHY-3002 : Step(156): len = 519330, overlap = 21.1875
PHY-3002 : Step(157): len = 526513, overlap = 16.8438
PHY-3002 : Step(158): len = 535655, overlap = 12.4375
PHY-3002 : Step(159): len = 542506, overlap = 10.0938
PHY-3002 : Step(160): len = 546724, overlap = 8.0625
PHY-3002 : Step(161): len = 548439, overlap = 9.125
PHY-3002 : Step(162): len = 550967, overlap = 10.375
PHY-3002 : Step(163): len = 552703, overlap = 10.9688
PHY-3002 : Step(164): len = 554003, overlap = 10.7188
PHY-3002 : Step(165): len = 554773, overlap = 10.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000327577
PHY-3002 : Step(166): len = 564500, overlap = 8.84375
PHY-3002 : Step(167): len = 567208, overlap = 8.3125
PHY-3002 : Step(168): len = 578658, overlap = 8.96875
PHY-3002 : Step(169): len = 582606, overlap = 8.53125
PHY-3002 : Step(170): len = 587844, overlap = 8.1875
PHY-3002 : Step(171): len = 590974, overlap = 7.25
PHY-3002 : Step(172): len = 594715, overlap = 6.40625
PHY-3002 : Step(173): len = 597503, overlap = 5.4375
PHY-3002 : Step(174): len = 599641, overlap = 4.90625
PHY-3002 : Step(175): len = 600891, overlap = 5.03125
PHY-3002 : Step(176): len = 602657, overlap = 3.96875
PHY-3002 : Step(177): len = 603526, overlap = 3
PHY-3002 : Step(178): len = 604244, overlap = 2.9375
PHY-3002 : Step(179): len = 604324, overlap = 3
PHY-3002 : Step(180): len = 604782, overlap = 3.40625
PHY-3002 : Step(181): len = 604784, overlap = 3.9375
PHY-3002 : Step(182): len = 605038, overlap = 3.46875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000640167
PHY-3002 : Step(183): len = 615508, overlap = 1.84375
PHY-3002 : Step(184): len = 617928, overlap = 1.46875
PHY-3002 : Step(185): len = 619493, overlap = 1.65625
PHY-3002 : Step(186): len = 622600, overlap = 1
PHY-3002 : Step(187): len = 627140, overlap = 0.9375
PHY-3002 : Step(188): len = 630563, overlap = 0.75
PHY-3002 : Step(189): len = 635126, overlap = 0.875
PHY-3002 : Step(190): len = 639188, overlap = 0.4375
PHY-3002 : Step(191): len = 639909, overlap = 0.8125
PHY-3002 : Step(192): len = 639866, overlap = 1.21875
PHY-3002 : Step(193): len = 638488, overlap = 2.375
PHY-3002 : Step(194): len = 637912, overlap = 2.84375
PHY-3002 : Step(195): len = 637256, overlap = 2.78125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 746560, over cnt = 1531(4%), over = 4954, worst = 40
PHY-1001 : End global iterations;  1.172568s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (178.6%)

PHY-1001 : Congestion index: top1 = 64.70, top5 = 51.97, top10 = 46.26, top15 = 42.74.
PHY-3001 : End congestion estimation;  1.419966s wall, 2.296875s user + 0.046875s system = 2.343750s CPU (165.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.447614s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000455503
PHY-3002 : Step(196): len = 636375, overlap = 15.3438
PHY-3002 : Step(197): len = 627607, overlap = 13.5625
PHY-3002 : Step(198): len = 621405, overlap = 11.4688
PHY-3002 : Step(199): len = 613238, overlap = 11.7188
PHY-3002 : Step(200): len = 604552, overlap = 10
PHY-3002 : Step(201): len = 595028, overlap = 12.4688
PHY-3002 : Step(202): len = 587986, overlap = 11.6875
PHY-3002 : Step(203): len = 581449, overlap = 12.4062
PHY-3002 : Step(204): len = 576433, overlap = 15.6875
PHY-3002 : Step(205): len = 571456, overlap = 18.6875
PHY-3002 : Step(206): len = 567302, overlap = 18.2812
PHY-3002 : Step(207): len = 563585, overlap = 20.7188
PHY-3002 : Step(208): len = 559591, overlap = 17.875
PHY-3002 : Step(209): len = 556345, overlap = 18.6875
PHY-3002 : Step(210): len = 553088, overlap = 18.9062
PHY-3002 : Step(211): len = 550198, overlap = 20.2812
PHY-3002 : Step(212): len = 547350, overlap = 19.5
PHY-3002 : Step(213): len = 545481, overlap = 19.625
PHY-3002 : Step(214): len = 543729, overlap = 20.5938
PHY-3002 : Step(215): len = 541448, overlap = 18.4062
PHY-3002 : Step(216): len = 539580, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000911007
PHY-3002 : Step(217): len = 549493, overlap = 15.375
PHY-3002 : Step(218): len = 558920, overlap = 13.8125
PHY-3002 : Step(219): len = 563512, overlap = 15.7812
PHY-3002 : Step(220): len = 566220, overlap = 14.0625
PHY-3002 : Step(221): len = 568226, overlap = 13.9688
PHY-3002 : Step(222): len = 570438, overlap = 10.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00176572
PHY-3002 : Step(223): len = 577506, overlap = 8.8125
PHY-3002 : Step(224): len = 583309, overlap = 8.65625
PHY-3002 : Step(225): len = 591498, overlap = 5.875
PHY-3002 : Step(226): len = 598849, overlap = 7.1875
PHY-3002 : Step(227): len = 601852, overlap = 6
PHY-3002 : Step(228): len = 603874, overlap = 7.375
PHY-3002 : Step(229): len = 606276, overlap = 6
PHY-3002 : Step(230): len = 608647, overlap = 7.96875
PHY-3002 : Step(231): len = 609943, overlap = 5.96875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0033172
PHY-3002 : Step(232): len = 613709, overlap = 6.71875
PHY-3002 : Step(233): len = 617905, overlap = 4.0625
PHY-3002 : Step(234): len = 620974, overlap = 4.25
PHY-3002 : Step(235): len = 624957, overlap = 2.5
PHY-3002 : Step(236): len = 632183, overlap = 4
PHY-3002 : Step(237): len = 635022, overlap = 3
PHY-3002 : Step(238): len = 636286, overlap = 3.875
PHY-3002 : Step(239): len = 637095, overlap = 2.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0066344
PHY-3002 : Step(240): len = 638580, overlap = 3.59375
PHY-3002 : Step(241): len = 640850, overlap = 3.125
PHY-3002 : Step(242): len = 642592, overlap = 3.28125
PHY-3002 : Step(243): len = 646213, overlap = 3.09375
PHY-3002 : Step(244): len = 648606, overlap = 2.84375
PHY-3002 : Step(245): len = 650526, overlap = 2.65625
PHY-3002 : Step(246): len = 651645, overlap = 2.5
PHY-3002 : Step(247): len = 653104, overlap = 2.5
PHY-3002 : Step(248): len = 654293, overlap = 2.46875
PHY-3002 : Step(249): len = 656838, overlap = 2.65625
PHY-3002 : Step(250): len = 658186, overlap = 2.3125
PHY-3002 : Step(251): len = 658940, overlap = 2.25
PHY-3002 : Step(252): len = 660261, overlap = 2.65625
PHY-3002 : Step(253): len = 661704, overlap = 2.375
PHY-3002 : Step(254): len = 661643, overlap = 2.21875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.012475
PHY-3002 : Step(255): len = 662458, overlap = 2.28125
PHY-3002 : Step(256): len = 664400, overlap = 1.96875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38060, tnet num: 8422, tinst num: 7902, tnode num: 43134, tedge num: 61656.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.419729s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (99.1%)

RUN-1004 : used memory is 343 MB, reserved memory is 321 MB, peak memory is 400 MB
OPT-1001 : Total overflow 102.16 peak overflow 1.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 110/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 786824, over cnt = 1509(4%), over = 4220, worst = 21
PHY-1001 : End global iterations;  1.321534s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (160.8%)

PHY-1001 : Congestion index: top1 = 60.26, top5 = 49.89, top10 = 44.42, top15 = 41.13.
PHY-1001 : End incremental global routing;  1.550889s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (152.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.569100s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (101.6%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7794 has valid locations, 125 needs to be replaced
PHY-3001 : design contains 8006 instances, 6015 luts, 1721 seqs, 167 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 677141
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7872/8572.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 794896, over cnt = 1523(4%), over = 4167, worst = 21
PHY-1001 : End global iterations;  0.205245s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (129.4%)

PHY-1001 : Congestion index: top1 = 60.32, top5 = 49.86, top10 = 44.48, top15 = 41.22.
PHY-3001 : End congestion estimation;  0.434298s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (111.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38443, tnet num: 8526, tinst num: 8006, tnode num: 43737, tedge num: 62214.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.200525s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (100.2%)

RUN-1004 : used memory is 365 MB, reserved memory is 347 MB, peak memory is 404 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8526 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.712022s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(257): len = 676461, overlap = 0
PHY-3002 : Step(258): len = 676087, overlap = 0
PHY-3002 : Step(259): len = 675962, overlap = 0
PHY-3002 : Step(260): len = 675819, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7934/8572.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 793464, over cnt = 1521(4%), over = 4201, worst = 21
PHY-1001 : End global iterations;  0.146131s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.2%)

PHY-1001 : Congestion index: top1 = 60.28, top5 = 50.05, top10 = 44.58, top15 = 41.32.
PHY-3001 : End congestion estimation;  0.370773s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8526 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.528989s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00289907
PHY-3002 : Step(261): len = 675943, overlap = 2.0625
PHY-3002 : Step(262): len = 676273, overlap = 2.09375
PHY-3001 : Final: Len = 676273, Over = 2.09375
PHY-3001 : End incremental placement;  3.537585s wall, 3.609375s user + 0.203125s system = 3.812500s CPU (107.8%)

OPT-1001 : Total overflow 102.88 peak overflow 1.47
OPT-1001 : End high-fanout net optimization;  6.039621s wall, 6.937500s user + 0.203125s system = 7.140625s CPU (118.2%)

OPT-1001 : Current memory(MB): used = 403, reserve = 386, peak = 410.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7930/8572.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 793528, over cnt = 1472(4%), over = 3972, worst = 21
PHY-1002 : len = 806208, over cnt = 856(2%), over = 1927, worst = 17
PHY-1002 : len = 817224, over cnt = 246(0%), over = 467, worst = 8
PHY-1002 : len = 819888, over cnt = 98(0%), over = 184, worst = 8
PHY-1002 : len = 819952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.935479s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (172.0%)

PHY-1001 : Congestion index: top1 = 52.03, top5 = 44.92, top10 = 41.25, top15 = 38.88.
OPT-1001 : End congestion update;  1.156192s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (158.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8526 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458586s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (95.4%)

OPT-0007 : Start: WNS -115 TNS -290 NUM_FEPS 6
OPT-0007 : Iter 1: improved WNS 1685 TNS 0 NUM_FEPS 0 with 15 cells processed and 4950 slack improved
OPT-0007 : Iter 2: improved WNS 1685 TNS 0 NUM_FEPS 0 with 13 cells processed and 9334 slack improved
OPT-0007 : Iter 3: improved WNS 1685 TNS 0 NUM_FEPS 0 with 14 cells processed and 5926 slack improved
OPT-0007 : Iter 4: improved WNS 1685 TNS 0 NUM_FEPS 0 with 11 cells processed and 5500 slack improved
OPT-0007 : Iter 5: improved WNS 1685 TNS 0 NUM_FEPS 0 with 5 cells processed and 2868 slack improved
OPT-0007 : Iter 6: improved WNS 1685 TNS 0 NUM_FEPS 0 with 6 cells processed and 1837 slack improved
OPT-1001 : End global optimization;  1.758687s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (131.5%)

OPT-1001 : Current memory(MB): used = 391, reserve = 372, peak = 410.
OPT-1001 : End physical optimization;  10.195889s wall, 11.546875s user + 0.250000s system = 11.796875s CPU (115.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6015 LUT to BLE ...
SYN-4008 : Packed 6015 LUT and 795 SEQ to BLE.
SYN-4003 : Packing 926 remaining SEQ's ...
SYN-4005 : Packed 853 SEQ with LUT/SLICE
SYN-4006 : 4377 single LUT's are left
SYN-4006 : 73 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6088/6360 primitive instances ...
PHY-3001 : End packing;  0.826036s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (98.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3851 instances
RUN-1001 : 1873 mslices, 1873 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 7936 nets
RUN-1001 : 3071 nets have 2 pins
RUN-1001 : 3474 nets have [3 - 5] pins
RUN-1001 : 800 nets have [6 - 10] pins
RUN-1001 : 314 nets have [11 - 20] pins
RUN-1001 : 275 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 696655, Over = 32.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4476/7936.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 829584, over cnt = 864(2%), over = 1297, worst = 7
PHY-1002 : len = 833296, over cnt = 493(1%), over = 633, worst = 5
PHY-1002 : len = 837232, over cnt = 130(0%), over = 158, worst = 4
PHY-1002 : len = 837872, over cnt = 74(0%), over = 91, worst = 4
PHY-1002 : len = 838648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.431158s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 56.83, top5 = 47.55, top10 = 42.86, top15 = 40.00.
PHY-3001 : End congestion estimation;  1.732758s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (136.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39360, tnet num: 7890, tinst num: 3849, tnode num: 43882, tedge num: 66537.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.809424s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (100.2%)

RUN-1004 : used memory is 380 MB, reserved memory is 361 MB, peak memory is 410 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.333464s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014392
PHY-3002 : Step(263): len = 666523, overlap = 43.75
PHY-3002 : Step(264): len = 654101, overlap = 40.5
PHY-3002 : Step(265): len = 644719, overlap = 42
PHY-3002 : Step(266): len = 635057, overlap = 52
PHY-3002 : Step(267): len = 629595, overlap = 50.25
PHY-3002 : Step(268): len = 623820, overlap = 48.5
PHY-3002 : Step(269): len = 617870, overlap = 50.75
PHY-3002 : Step(270): len = 614171, overlap = 55.25
PHY-3002 : Step(271): len = 609191, overlap = 58.5
PHY-3002 : Step(272): len = 605605, overlap = 57.75
PHY-3002 : Step(273): len = 602700, overlap = 56
PHY-3002 : Step(274): len = 600092, overlap = 55
PHY-3002 : Step(275): len = 598097, overlap = 59.25
PHY-3002 : Step(276): len = 596302, overlap = 60.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028784
PHY-3002 : Step(277): len = 608965, overlap = 45.25
PHY-3002 : Step(278): len = 615277, overlap = 37.25
PHY-3002 : Step(279): len = 623251, overlap = 36.75
PHY-3002 : Step(280): len = 627450, overlap = 35.25
PHY-3002 : Step(281): len = 629505, overlap = 34.75
PHY-3002 : Step(282): len = 631035, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000558754
PHY-3002 : Step(283): len = 641677, overlap = 24.75
PHY-3002 : Step(284): len = 645211, overlap = 25.75
PHY-3002 : Step(285): len = 650493, overlap = 22
PHY-3002 : Step(286): len = 659811, overlap = 19
PHY-3002 : Step(287): len = 662116, overlap = 17.5
PHY-3002 : Step(288): len = 663324, overlap = 19.25
PHY-3002 : Step(289): len = 662912, overlap = 21.75
PHY-3002 : Step(290): len = 663461, overlap = 21.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00104078
PHY-3002 : Step(291): len = 670316, overlap = 16.75
PHY-3002 : Step(292): len = 673383, overlap = 14.5
PHY-3002 : Step(293): len = 678406, overlap = 12.25
PHY-3002 : Step(294): len = 683164, overlap = 11
PHY-3002 : Step(295): len = 687160, overlap = 10.5
PHY-3002 : Step(296): len = 687870, overlap = 10.25
PHY-3002 : Step(297): len = 688213, overlap = 12
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00206524
PHY-3002 : Step(298): len = 693228, overlap = 10.5
PHY-3002 : Step(299): len = 695253, overlap = 11.25
PHY-3002 : Step(300): len = 697357, overlap = 10.5
PHY-3002 : Step(301): len = 702850, overlap = 10.75
PHY-3002 : Step(302): len = 704908, overlap = 10.5
PHY-3002 : Step(303): len = 705029, overlap = 11
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00408116
PHY-3002 : Step(304): len = 707398, overlap = 10.75
PHY-3002 : Step(305): len = 709577, overlap = 9.5
PHY-3002 : Step(306): len = 711157, overlap = 8
PHY-3002 : Step(307): len = 712939, overlap = 8.5
PHY-3002 : Step(308): len = 715153, overlap = 7.25
PHY-3002 : Step(309): len = 716493, overlap = 7.25
PHY-3002 : Step(310): len = 717503, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.614722s wall, 1.312500s user + 2.625000s system = 3.937500s CPU (243.9%)

PHY-3001 : Trial Legalized: Len = 727833
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 128/7936.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 854280, over cnt = 1084(3%), over = 1705, worst = 7
PHY-1002 : len = 859240, over cnt = 607(1%), over = 855, worst = 6
PHY-1002 : len = 862688, over cnt = 334(0%), over = 447, worst = 6
PHY-1002 : len = 865104, over cnt = 172(0%), over = 223, worst = 4
PHY-1002 : len = 867312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.922106s wall, 3.015625s user + 0.031250s system = 3.046875s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 61.08, top5 = 52.10, top10 = 47.14, top15 = 43.83.
PHY-3001 : End congestion estimation;  2.214370s wall, 3.312500s user + 0.031250s system = 3.343750s CPU (151.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.501033s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000382324
PHY-3002 : Step(311): len = 701893, overlap = 12.25
PHY-3002 : Step(312): len = 690412, overlap = 11.5
PHY-3002 : Step(313): len = 679826, overlap = 13.75
PHY-3002 : Step(314): len = 672119, overlap = 20
PHY-3002 : Step(315): len = 665497, overlap = 21.5
PHY-3002 : Step(316): len = 662362, overlap = 21.5
PHY-3002 : Step(317): len = 658726, overlap = 21
PHY-3002 : Step(318): len = 657021, overlap = 22
PHY-3002 : Step(319): len = 655960, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000764648
PHY-3002 : Step(320): len = 665522, overlap = 16
PHY-3002 : Step(321): len = 668592, overlap = 17.75
PHY-3002 : Step(322): len = 671635, overlap = 15
PHY-3002 : Step(323): len = 675376, overlap = 13.75
PHY-3002 : Step(324): len = 677241, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00152313
PHY-3002 : Step(325): len = 683088, overlap = 10
PHY-3002 : Step(326): len = 685863, overlap = 10.25
PHY-3002 : Step(327): len = 689577, overlap = 9.75
PHY-3002 : Step(328): len = 693007, overlap = 11.75
PHY-3002 : Step(329): len = 694351, overlap = 10.5
PHY-3002 : Step(330): len = 695895, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.3%)

PHY-3001 : Legalized: Len = 699721, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027839s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.3%)

PHY-3001 : 9 instances has been re-located, deltaX = 3, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 699767, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39360, tnet num: 7890, tinst num: 3849, tnode num: 43882, tedge num: 66537.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.891491s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (96.6%)

RUN-1004 : used memory is 394 MB, reserved memory is 384 MB, peak memory is 434 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1372/7936.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 833072, over cnt = 984(2%), over = 1483, worst = 7
PHY-1002 : len = 837480, over cnt = 446(1%), over = 613, worst = 6
PHY-1002 : len = 841488, over cnt = 115(0%), over = 146, worst = 5
PHY-1002 : len = 842456, over cnt = 30(0%), over = 42, worst = 4
PHY-1002 : len = 842832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.860898s wall, 3.046875s user + 0.093750s system = 3.140625s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 55.30, top5 = 47.53, top10 = 43.41, top15 = 40.62.
PHY-1001 : End incremental global routing;  2.154285s wall, 3.328125s user + 0.093750s system = 3.421875s CPU (158.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.532346s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.020428s wall, 4.156250s user + 0.125000s system = 4.281250s CPU (141.7%)

OPT-1001 : Current memory(MB): used = 423, reserve = 408, peak = 434.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7546/7936.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 842832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.094185s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.5%)

PHY-1001 : Congestion index: top1 = 55.30, top5 = 47.53, top10 = 43.41, top15 = 40.62.
OPT-1001 : End congestion update;  0.383303s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458907s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.7%)

OPT-0007 : Start: WNS 1477 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3762 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 700503, Over = 0
PHY-3001 : End spreading;  0.026431s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.2%)

PHY-3001 : Final: Len = 700503, Over = 0
PHY-3001 : End incremental legalization;  0.246864s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (132.9%)

OPT-0007 : Iter 1: improved WNS 1777 TNS 0 NUM_FEPS 0 with 7 cells processed and 1300 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3762 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 700813, Over = 0
PHY-3001 : End spreading;  0.026163s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.4%)

PHY-3001 : Final: Len = 700813, Over = 0
PHY-3001 : End incremental legalization;  0.291269s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.6%)

OPT-0007 : Iter 2: improved WNS 2064 TNS 0 NUM_FEPS 0 with 8 cells processed and 2614 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3762 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 702081, Over = 0
PHY-3001 : End spreading;  0.039017s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.1%)

PHY-3001 : Final: Len = 702081, Over = 0
PHY-3001 : End incremental legalization;  0.273873s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (159.7%)

OPT-0007 : Iter 3: improved WNS 2197 TNS 0 NUM_FEPS 0 with 8 cells processed and 3172 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3762 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 704375, Over = 0
PHY-3001 : End spreading;  0.028062s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.4%)

PHY-3001 : Final: Len = 704375, Over = 0
PHY-3001 : End incremental legalization;  0.283592s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (104.7%)

OPT-0007 : Iter 4: improved WNS 2395 TNS 0 NUM_FEPS 0 with 11 cells processed and 3739 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3762 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 707253, Over = 0
PHY-3001 : End spreading;  0.038346s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.2%)

PHY-3001 : Final: Len = 707253, Over = 0
PHY-3001 : End incremental legalization;  0.283074s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.4%)

OPT-0007 : Iter 5: improved WNS 2525 TNS 0 NUM_FEPS 0 with 12 cells processed and 5929 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3762 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 710109, Over = 0
PHY-3001 : End spreading;  0.028622s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.2%)

PHY-3001 : Final: Len = 710109, Over = 0
PHY-3001 : End incremental legalization;  0.289504s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (118.7%)

OPT-0007 : Iter 6: improved WNS 2679 TNS 0 NUM_FEPS 0 with 17 cells processed and 4513 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3762 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 712955, Over = 0
PHY-3001 : End spreading;  0.030637s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.0%)

PHY-3001 : Final: Len = 712955, Over = 0
PHY-3001 : End incremental legalization;  0.277691s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (101.3%)

OPT-0007 : Iter 7: improved WNS 2863 TNS 0 NUM_FEPS 0 with 16 cells processed and 4442 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3762 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3849 instances, 3746 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 714341, Over = 0
PHY-3001 : End spreading;  0.040666s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.3%)

PHY-3001 : Final: Len = 714341, Over = 0
PHY-3001 : End incremental legalization;  0.280381s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (94.7%)

OPT-0007 : Iter 8: improved WNS 3032 TNS 0 NUM_FEPS 0 with 14 cells processed and 1400 slack improved
OPT-1001 : End path based optimization;  8.566825s wall, 9.187500s user + 0.046875s system = 9.234375s CPU (107.8%)

OPT-1001 : Current memory(MB): used = 467, reserve = 452, peak = 468.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.613435s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (91.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7242/7936.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 858368, over cnt = 196(0%), over = 280, worst = 7
PHY-1002 : len = 859312, over cnt = 78(0%), over = 84, worst = 2
PHY-1002 : len = 859824, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 859912, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 859912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  3.976633s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (36.5%)

PHY-1001 : Congestion index: top1 = 57.72, top5 = 49.21, top10 = 44.64, top15 = 41.56.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.504367s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 3032 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 3032ps with logic level 17 
RUN-1001 :       #2 path slack 3032ps with logic level 17 
RUN-1001 :       #3 path slack 3077ps with logic level 9 and starts from PAD
RUN-1001 :       #4 path slack 3091ps with logic level 17 
RUN-1001 :       #5 path slack 3096ps with logic level 9 and starts from PAD
RUN-1001 :       #6 path slack 3096ps with logic level 9 and starts from PAD
RUN-1001 :       #7 path slack 3127ps with logic level 9 and starts from PAD
RUN-1001 :       #8 path slack 3127ps with logic level 9 and starts from PAD
RUN-1001 :       #9 path slack 3127ps with logic level 9 and starts from PAD
RUN-1001 :       #10 path slack 3132ps with logic level 17 
OPT-1001 : End physical optimization;  19.046713s wall, 18.078125s user + 0.265625s system = 18.343750s CPU (96.3%)

RUN-1003 : finish command "place" in  75.517222s wall, 146.421875s user + 12.046875s system = 158.468750s CPU (209.8%)

RUN-1004 : used memory is 390 MB, reserved memory is 371 MB, peak memory is 468 MB
RUN-1002 : start command "export_db CortexM0_SOC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_place.db" in  1.500113s wall, 2.453125s user + 0.015625s system = 2.468750s CPU (164.6%)

RUN-1004 : used memory is 390 MB, reserved memory is 373 MB, peak memory is 468 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3851 instances
RUN-1001 : 1873 mslices, 1873 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 7936 nets
RUN-1001 : 3071 nets have 2 pins
RUN-1001 : 3474 nets have [3 - 5] pins
RUN-1001 : 800 nets have [6 - 10] pins
RUN-1001 : 314 nets have [11 - 20] pins
RUN-1001 : 275 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39360, tnet num: 7890, tinst num: 3849, tnode num: 43882, tedge num: 66537.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.635242s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.3%)

RUN-1004 : used memory is 400 MB, reserved memory is 390 MB, peak memory is 468 MB
PHY-1001 : 1873 mslices, 1873 lslices, 81 pads, 13 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 838664, over cnt = 990(2%), over = 1534, worst = 8
PHY-1002 : len = 845088, over cnt = 440(1%), over = 571, worst = 6
PHY-1002 : len = 848000, over cnt = 182(0%), over = 228, worst = 4
PHY-1002 : len = 849632, over cnt = 43(0%), over = 49, worst = 3
PHY-1002 : len = 850256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.800184s wall, 2.921875s user + 0.046875s system = 2.968750s CPU (164.9%)

PHY-1001 : Congestion index: top1 = 58.06, top5 = 49.42, top10 = 44.65, top15 = 41.40.
PHY-1001 : End global routing;  2.071253s wall, 3.171875s user + 0.078125s system = 3.250000s CPU (156.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 439, reserve = 430, peak = 468.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : Current memory(MB): used = 698, reserve = 688, peak = 698.
PHY-1001 : End build detailed router design. 6.674838s wall, 6.515625s user + 0.125000s system = 6.640625s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 95592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.742074s wall, 2.671875s user + 0.015625s system = 2.687500s CPU (98.0%)

PHY-1001 : Current memory(MB): used = 731, reserve = 722, peak = 731.
PHY-1001 : End phase 1; 2.749957s wall, 2.671875s user + 0.015625s system = 2.687500s CPU (97.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 96% nets.
PHY-1022 : len = 2.09041e+06, over cnt = 405(0%), over = 405, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 740, reserve = 729, peak = 740.
PHY-1001 : End initial routed; 78.674290s wall, 148.500000s user + 0.625000s system = 149.125000s CPU (189.5%)

PHY-1001 : Update timing.....
PHY-1001 : 1086/7674(14%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.727   |  -830.430  |  575  
RUN-1001 :   Hold   |  -0.524   |   -0.524   |   1   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.486911s wall, 3.328125s user + 0.015625s system = 3.343750s CPU (95.9%)

PHY-1001 : Current memory(MB): used = 744, reserve = 733, peak = 744.
PHY-1001 : End phase 2; 82.161612s wall, 151.828125s user + 0.640625s system = 152.468750s CPU (185.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 104 pins with SWNS -1.714ns STNS -502.874ns FEP 517.
PHY-1001 : End OPT Iter 1; 7.209710s wall, 7.015625s user + 0.000000s system = 7.015625s CPU (97.3%)

PHY-1022 : len = 2.09108e+06, over cnt = 479(0%), over = 480, worst = 2, crit = 0
PHY-1001 : End optimize timing; 7.353607s wall, 7.171875s user + 0.000000s system = 7.171875s CPU (97.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.0801e+06, over cnt = 152(0%), over = 153, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.539740s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (142.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.07674e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.696014s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (103.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.07642e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.222915s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.07634e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.156409s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.9%)

PHY-1001 : Update timing.....
PHY-1001 : 1007/7674(13%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.573   |  -749.541  |  561  
RUN-1001 :   Hold   |  -0.524   |   -0.524   |   1   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.559862s wall, 3.546875s user + 0.000000s system = 3.546875s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 146 feed throughs used by 115 nets
PHY-1001 : End commit to database; 2.887032s wall, 2.734375s user + 0.109375s system = 2.843750s CPU (98.5%)

PHY-1001 : Current memory(MB): used = 810, reserve = 802, peak = 810.
PHY-1001 : End phase 3; 16.848109s wall, 17.156250s user + 0.109375s system = 17.265625s CPU (102.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 109 pins with SWNS -1.492ns STNS -350.499ns FEP 488.
PHY-1001 : End OPT Iter 1; 7.679894s wall, 7.578125s user + 0.015625s system = 7.593750s CPU (98.9%)

PHY-1022 : len = 2.07682e+06, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End optimize timing; 7.828666s wall, 7.718750s user + 0.015625s system = 7.734375s CPU (98.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.492ns, -350.499ns, 488}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.07532e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.252762s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (105.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.07513e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.163143s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.8%)

PHY-1001 : Update timing.....
PHY-1001 : 923/7674(12%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.602   |  -644.483  |  542  
RUN-1001 :   Hold   |  -0.524   |   -0.524   |   1   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.613991s wall, 3.515625s user + 0.015625s system = 3.531250s CPU (97.7%)

PHY-1001 : Current memory(MB): used = 816, reserve = 807, peak = 816.
PHY-1001 : End phase 4; 11.905290s wall, 11.703125s user + 0.031250s system = 11.734375s CPU (98.6%)

PHY-1003 : Routed, final wirelength = 2.07513e+06
PHY-1001 : Current memory(MB): used = 816, reserve = 807, peak = 816.
PHY-1001 : End export database. 0.072189s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (64.9%)

PHY-1001 : End detail routing;  120.850010s wall, 190.359375s user + 0.921875s system = 191.281250s CPU (158.3%)

RUN-1003 : finish command "route" in  125.470637s wall, 195.812500s user + 1.000000s system = 196.812500s CPU (156.9%)

RUN-1004 : used memory is 769 MB, reserved memory is 760 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        88
  #input                   21
  #output                  48
  #inout                   19

Utilization Statistics
#lut                     7129   out of  19600   36.37%
#reg                     1752   out of  19600    8.94%
#le                      7202
  #lut only              5450   out of   7202   75.67%
  #reg only                73   out of   7202    1.01%
  #lut&reg               1679   out of   7202   23.31%
#dsp                        3   out of     29   10.34%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       81   out of    188   43.09%
  #ireg                     3
  #oreg                    22
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                           Fanout
#1        System_clk_dup_4           GCLK               io                 System_clk_syn_5.di              1254
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di                   83
#3        kb/HCLK                    GCLK               pll                CLK_gen/pll_inst.clkc4           39
#4        LED_Interface/light_clk    GCLK               mslice             UART1_RX/reg1_syn_109.q0         16
#5        keyboard/scan_clk          GCLK               lslice             GPIO_Interface/mux2_syn_70.q0    3
#6        CLK_gen/clk0_buf           GCLK               pll                CLK_gen/pll_inst.clkc0           0
#7        QN_REF24MHz_dup_1          GCLK               pll                CLK_gen/pll_inst.clkc1           0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         P6        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        J13        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         M6        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         B8        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        J12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D3        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         A4        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT        P10        LVCMOS33           8            N/A        OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
   Row_beep[0]      OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       OREG    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       OREG    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       OREG    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS25           8            N/A        NONE    
   IO_READ[6]        INOUT        J16        LVCMOS25           8            N/A        NONE    
   IO_READ[5]        INOUT        G12        LVCMOS25           8            N/A        NONE    
   IO_READ[4]        INOUT         C8        LVCMOS25           8            N/A        NONE    
   IO_READ[3]        INOUT         E6        LVCMOS25           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         B1        LVCMOS25           8            N/A        NONE    
   IO_READ[0]        INOUT         H5        LVCMOS25           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C2        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |7202   |6974    |155     |1777    |13      |3       |
|  BlockROM1            |BlockROM1            |0      |0       |0       |0       |1       |0       |
|  BlockROM2            |BlockROM2            |0      |0       |0       |0       |1       |0       |
|  BlockROM3            |BlockROM3            |0      |0       |0       |0       |1       |0       |
|  CLK_gen              |PLL                  |0      |0       |0       |0       |0       |0       |
|  GPIO_Interface       |AHBlite_GPIO         |15     |15      |0       |6       |0       |0       |
|  Interconncet         |AHBlite_Interconnect |16     |16      |0       |11      |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |14     |14      |0       |11      |0       |0       |
|  LCD_INI              |LCD_INI              |72     |41      |31      |20      |2       |0       |
|    AddrIni            |AddrIni              |62     |31      |31      |17      |0       |0       |
|    BlockROM_Data      |BlockROM16           |0      |0       |0       |0       |1       |0       |
|    BlockROM_Flag      |BlockROM9            |0      |0       |0       |0       |1       |0       |
|    WriteCtrl          |WriteCtrl            |6      |6       |0       |3       |0       |0       |
|  LCD_Interface        |AHBlite_LCD          |100    |100     |0       |37      |0       |0       |
|  LED_Interface        |AHBlite_LED          |92     |78      |9       |57      |0       |0       |
|  Matrix_Key_Interface |AHBlite_Matrix_Key   |4      |4       |0       |2       |0       |0       |
|  PAJ_IIC_Interface    |AHBlite_PAJ_IIC      |10     |10      |0       |3       |0       |0       |
|  QN8027_IIC_Interface |AHBlite_QN8027_IIC   |10     |10      |0       |3       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |22     |22      |0       |12      |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |26     |26      |0       |13      |0       |0       |
|  RAM_CODE             |Block_RAM            |4      |4       |0       |1       |4       |0       |
|  RAM_DATA             |Block_RAM            |8      |8       |0       |0       |4       |0       |
|  SPI_Interface        |AHBlite_SPI          |38     |31      |7       |15      |0       |0       |
|  UART1_RX             |UART_RX              |37     |37      |0       |22      |0       |0       |
|  UART1_TX             |UART_TX              |84     |84      |0       |16      |0       |0       |
|    FIFO               |FIFO                 |50     |50      |0       |9       |0       |0       |
|  UART_Interface       |AHBlite_UART         |35     |35      |0       |7       |0       |0       |
|  addr_cnt             |addr_cnt             |16     |11      |5       |6       |0       |0       |
|  beat_cnt             |beat_cnt             |38     |30      |8       |24      |0       |0       |
|  bzmusic_ctrl         |bzmusic_ctrl         |79     |79      |0       |7       |0       |0       |
|  clkuart1_pwm         |clkuart_pwm          |21     |16      |5       |9       |0       |0       |
|  keyboard             |key_16               |93     |62      |20      |57      |0       |0       |
|  tune_pwm             |tune_pwm             |117    |106     |11      |20      |0       |0       |
|  u_logic              |cortexm0ds_logic     |6222   |6108    |59      |1395    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2988  
    #2         2       2010  
    #3         3       876   
    #4         4       587   
    #5        5-10     871   
    #6       11-50     491   
    #7       51-100     22   
  Average     3.82           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.255039s wall, 3.703125s user + 0.015625s system = 3.718750s CPU (164.9%)

RUN-1004 : used memory is 770 MB, reserved memory is 761 MB, peak memory is 823 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39360, tnet num: 7890, tinst num: 3849, tnode num: 43882, tedge num: 66537.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.885918s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (98.6%)

RUN-1004 : used memory is 772 MB, reserved memory is 763 MB, peak memory is 823 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		CLK_gen/clk0_out
		LED_Interface/light_clk_syn_4
		QN_REF24MHz_dup_1
		SWCLK_syn_4
		keyboard/scan_clk_syn_4
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing" in  1.710955s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (91.3%)

RUN-1004 : used memory is 774 MB, reserved memory is 765 MB, peak memory is 823 MB
RUN-1002 : start command "export_bid CortexM0_SOC_inst.bid"
PRG-1000 : <!-- HMAC is: 11bc7c323afab1d7e114d7e7edd9ebf5577451e27f34aa74fd59c14c344b2a0a -->
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3849
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7936, pip num: 115350
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 146
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3178 valid insts, and 293705 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit" in  19.903599s wall, 112.093750s user + 0.609375s system = 112.703125s CPU (566.2%)

RUN-1004 : used memory is 829 MB, reserved memory is 819 MB, peak memory is 985 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230905_224352.log"
