<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='120' type='void llvm::SIInstrInfo::addUsersToMoveToVALUWorklist(unsigned int Reg, llvm::MachineRegisterInfo &amp; MRI, SetVectorType &amp; Worklist) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4688' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4710' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4743' u='c' c='_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4774' u='c' c='_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4798' u='c' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4841' u='c' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4871' u='c' c='_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4900' u='c' c='_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4954' u='c' c='_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5025' u='c' c='_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5089' u='c' c='_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5168' u='c' c='_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5210' u='c' c='_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5229' u='c' c='_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5232' ll='5265' type='void llvm::SIInstrInfo::addUsersToMoveToVALUWorklist(unsigned int DstReg, llvm::MachineRegisterInfo &amp; MRI, SetVectorType &amp; Worklist) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5326' u='c' c='_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_'/>
