/*
Developer   - Sriram Venkata Krishna
Date        - 21-10-2025
Platform    - HDL Bits
*/

//111. 3-Bit LFSR

module top_module 
    (
        input [2:0] SW,  
        input [1:0] KEY, 
        output [2:0] LEDR
    );

    always @(posedge KEY[0]) begin
        if(KEY[1]) begin
            LEDR[2:0] <= SW[2:0];
        end
        
        else begin
            LEDR[2:0] <= {{LEDR[2] ^ LEDR[1]}, LEDR[0], LEDR[2]};
        end
    end

endmodule
