Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 17 15:46:39 2025
| Host         : DESKTOP-B6M86Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX_INST/FSM_onehot_rFSM_Current_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX_INST/FSM_onehot_rFSM_Current_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX_INST/FSM_onehot_rFSM_Current_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.222        0.000                      0                11495        0.040        0.000                      0                11495        3.500        0.000                       0                  7353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.222        0.000                      0                11495        0.040        0.000                      0                11495        3.500        0.000                       0                  7353  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[575]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 0.715ns (9.013%)  route 7.218ns (90.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.712     5.786    iClk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  FSM_onehot_rFSM_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.419     6.205 r  FSM_onehot_rFSM_reg[1]_rep__1/Q
                         net (fo=115, routed)         7.218    13.423    FSM_onehot_rFSM_reg[1]_rep__1_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I0_O)        0.296    13.719 r  rOpA[575]_i_1/O
                         net (fo=1, routed)           0.000    13.719    rOpA[575]
    SLICE_X110Y105       FDRE                                         r  rOpA_reg[575]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.860    13.625    iClk_IBUF_BUFG
    SLICE_X110Y105       FDRE                                         r  rOpA_reg[575]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029    13.941    rOpA_reg[575]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[584]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 0.715ns (9.020%)  route 7.212ns (90.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.712     5.786    iClk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  FSM_onehot_rFSM_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.419     6.205 r  FSM_onehot_rFSM_reg[1]_rep__1/Q
                         net (fo=115, routed)         7.212    13.417    FSM_onehot_rFSM_reg[1]_rep__1_n_0
    SLICE_X107Y114       LUT2 (Prop_lut2_I0_O)        0.296    13.713 r  rOpA[584]_i_1/O
                         net (fo=1, routed)           0.000    13.713    rOpA[584]
    SLICE_X107Y114       FDRE                                         r  rOpA_reg[584]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.852    13.617    iClk_IBUF_BUFG
    SLICE_X107Y114       FDRE                                         r  rOpA_reg[584]/C
                         clock pessimism              0.323    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X107Y114       FDRE (Setup_fdre_C_D)        0.031    13.935    rOpA_reg[584]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[576]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 0.715ns (9.019%)  route 7.212ns (90.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.712     5.786    iClk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  FSM_onehot_rFSM_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.419     6.205 r  FSM_onehot_rFSM_reg[1]_rep__1/Q
                         net (fo=115, routed)         7.212    13.417    FSM_onehot_rFSM_reg[1]_rep__1_n_0
    SLICE_X109Y109       LUT2 (Prop_lut2_I0_O)        0.296    13.713 r  rOpA[576]_i_1/O
                         net (fo=1, routed)           0.000    13.713    rOpA[576]
    SLICE_X109Y109       FDRE                                         r  rOpA_reg[576]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.855    13.620    iClk_IBUF_BUFG
    SLICE_X109Y109       FDRE                                         r  rOpA_reg[576]/C
                         clock pessimism              0.323    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.029    13.936    rOpA_reg[576]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[585]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 0.743ns (9.340%)  route 7.212ns (90.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.712     5.786    iClk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  FSM_onehot_rFSM_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.419     6.205 r  FSM_onehot_rFSM_reg[1]_rep__1/Q
                         net (fo=115, routed)         7.212    13.417    FSM_onehot_rFSM_reg[1]_rep__1_n_0
    SLICE_X107Y114       LUT2 (Prop_lut2_I0_O)        0.324    13.741 r  rOpA[585]_i_1/O
                         net (fo=1, routed)           0.000    13.741    rOpA[585]
    SLICE_X107Y114       FDRE                                         r  rOpA_reg[585]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.852    13.617    iClk_IBUF_BUFG
    SLICE_X107Y114       FDRE                                         r  rOpA_reg[585]/C
                         clock pessimism              0.323    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X107Y114       FDRE (Setup_fdre_C_D)        0.075    13.979    rOpA_reg[585]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[577]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 0.741ns (9.317%)  route 7.212ns (90.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.712     5.786    iClk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  FSM_onehot_rFSM_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.419     6.205 r  FSM_onehot_rFSM_reg[1]_rep__1/Q
                         net (fo=115, routed)         7.212    13.417    FSM_onehot_rFSM_reg[1]_rep__1_n_0
    SLICE_X109Y109       LUT2 (Prop_lut2_I0_O)        0.322    13.739 r  rOpA[577]_i_1/O
                         net (fo=1, routed)           0.000    13.739    rOpA[577]
    SLICE_X109Y109       FDRE                                         r  rOpA_reg[577]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.855    13.620    iClk_IBUF_BUFG
    SLICE_X109Y109       FDRE                                         r  rOpA_reg[577]/C
                         clock pessimism              0.323    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075    13.982    rOpA_reg[577]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[594]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 0.715ns (9.067%)  route 7.170ns (90.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 13.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.712     5.786    iClk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  FSM_onehot_rFSM_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.419     6.205 r  FSM_onehot_rFSM_reg[1]_rep__1/Q
                         net (fo=115, routed)         7.170    13.375    FSM_onehot_rFSM_reg[1]_rep__1_n_0
    SLICE_X107Y119       LUT2 (Prop_lut2_I0_O)        0.296    13.671 r  rOpA[594]_i_1/O
                         net (fo=1, routed)           0.000    13.671    rOpA[594]
    SLICE_X107Y119       FDRE                                         r  rOpA_reg[594]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.846    13.611    iClk_IBUF_BUFG
    SLICE_X107Y119       FDRE                                         r  rOpA_reg[594]/C
                         clock pessimism              0.323    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)        0.029    13.927    rOpA_reg[594]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                         -13.671    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpA_reg[595]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.743ns (9.389%)  route 7.170ns (90.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 13.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.712     5.786    iClk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  FSM_onehot_rFSM_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.419     6.205 r  FSM_onehot_rFSM_reg[1]_rep__1/Q
                         net (fo=115, routed)         7.170    13.375    FSM_onehot_rFSM_reg[1]_rep__1_n_0
    SLICE_X107Y119       LUT2 (Prop_lut2_I0_O)        0.324    13.699 r  rOpA[595]_i_1/O
                         net (fo=1, routed)           0.000    13.699    rOpA[595]
    SLICE_X107Y119       FDRE                                         r  rOpA_reg[595]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.846    13.611    iClk_IBUF_BUFG
    SLICE_X107Y119       FDRE                                         r  rOpA_reg[595]/C
                         clock pessimism              0.323    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)        0.075    13.973    rOpA_reg[595]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.699    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[361]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 0.580ns (7.445%)  route 7.211ns (92.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 13.543 - 8.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.718     5.792    iClk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  FSM_onehot_rFSM_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     6.248 r  FSM_onehot_rFSM_reg[4]_rep__0/Q
                         net (fo=128, routed)         7.211    13.459    MP_ADDER_INST/rBufferOut_reg[256]
    SLICE_X93Y110        LUT4 (Prop_lut4_I3_O)        0.124    13.583 r  MP_ADDER_INST/rBufferOut[361]_i_1/O
                         net (fo=1, routed)           0.000    13.583    rBufferOut[361]
    SLICE_X93Y110        FDRE                                         r  rBufferOut_reg[361]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.778    13.543    iClk_IBUF_BUFG
    SLICE_X93Y110        FDRE                                         r  rBufferOut_reg[361]/C
                         clock pessimism              0.323    13.866    
                         clock uncertainty           -0.035    13.830    
    SLICE_X93Y110        FDRE (Setup_fdre_C_D)        0.029    13.859    rBufferOut_reg[361]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[353]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 0.580ns (7.442%)  route 7.214ns (92.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 13.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.718     5.792    iClk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  FSM_onehot_rFSM_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     6.248 r  FSM_onehot_rFSM_reg[4]_rep__0/Q
                         net (fo=128, routed)         7.214    13.462    MP_ADDER_INST/rBufferOut_reg[256]
    SLICE_X95Y108        LUT4 (Prop_lut4_I3_O)        0.124    13.586 r  MP_ADDER_INST/rBufferOut[353]_i_1/O
                         net (fo=1, routed)           0.000    13.586    rBufferOut[353]
    SLICE_X95Y108        FDRE                                         r  rBufferOut_reg[353]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.781    13.546    iClk_IBUF_BUFG
    SLICE_X95Y108        FDRE                                         r  rBufferOut_reg[353]/C
                         clock pessimism              0.323    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X95Y108        FDRE (Setup_fdre_C_D)        0.031    13.864    rBufferOut_reg[353]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[364]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 0.580ns (7.414%)  route 7.243ns (92.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 13.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.718     5.792    iClk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  FSM_onehot_rFSM_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     6.248 r  FSM_onehot_rFSM_reg[4]_rep__0/Q
                         net (fo=128, routed)         7.243    13.491    MP_ADDER_INST/rBufferOut_reg[256]
    SLICE_X96Y107        LUT4 (Prop_lut4_I3_O)        0.124    13.615 r  MP_ADDER_INST/rBufferOut[364]_i_1/O
                         net (fo=1, routed)           0.000    13.615    rBufferOut[364]
    SLICE_X96Y107        FDRE                                         r  rBufferOut_reg[364]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        1.781    13.546    iClk_IBUF_BUFG
    SLICE_X96Y107        FDRE                                         r  rBufferOut_reg[364]/C
                         clock pessimism              0.323    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X96Y107        FDRE (Setup_fdre_C_D)        0.081    13.914    rBufferOut_reg[364]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  0.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rBufferOut_reg[459]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[467]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.165%)  route 0.128ns (40.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.662     1.749    iClk_IBUF_BUFG
    SLICE_X65Y100        FDRE                                         r  rBufferOut_reg[459]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rBufferOut_reg[459]/Q
                         net (fo=1, routed)           0.128     2.018    MP_ADDER_INST/in15[459]
    SLICE_X67Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.063 r  MP_ADDER_INST/rBufferOut[467]_i_1/O
                         net (fo=1, routed)           0.000     2.063    rBufferOut[467]
    SLICE_X67Y99         FDRE                                         r  rBufferOut_reg[467]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.849     2.191    iClk_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  rBufferOut_reg[467]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.092     2.022    rBufferOut_reg[467]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.933%)  route 0.113ns (35.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.662     1.749    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  MP_ADDER_INST/regResult_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.913 r  MP_ADDER_INST/regResult_reg[210]/Q
                         net (fo=1, routed)           0.113     2.025    MP_ADDER_INST/regResult[210]
    SLICE_X67Y99         LUT4 (Prop_lut4_I2_O)        0.045     2.070 r  MP_ADDER_INST/rBufferOut[210]_i_1/O
                         net (fo=1, routed)           0.000     2.070    rBufferOut[210]
    SLICE_X67Y99         FDRE                                         r  rBufferOut_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.849     2.191    iClk_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  rBufferOut_reg[210]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.091     2.021    rBufferOut_reg[210]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rOpB_reg[550]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[550]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.313%)  route 0.139ns (42.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.690     1.777    iClk_IBUF_BUFG
    SLICE_X95Y100        FDRE                                         r  rOpB_reg[550]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  rOpB_reg[550]/Q
                         net (fo=1, routed)           0.139     2.056    MP_ADDER_INST/regB_Q_reg[1023]_0[550]
    SLICE_X95Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.101 r  MP_ADDER_INST/regB_Q[550]_i_1/O
                         net (fo=1, routed)           0.000     2.101    MP_ADDER_INST/muxB_Out[550]
    SLICE_X95Y99         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.878     2.220    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X95Y99         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[550]/C
                         clock pessimism             -0.261     1.959    
    SLICE_X95Y99         FDRE (Hold_fdre_C_D)         0.092     2.051    MP_ADDER_INST/regB_Q_reg[550]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rBufferOut_reg[1015]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[1023]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.962%)  route 0.141ns (43.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.666     1.753    iClk_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  rBufferOut_reg[1015]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  rBufferOut_reg[1015]/Q
                         net (fo=1, routed)           0.141     2.034    MP_ADDER_INST/in15[1015]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.079 r  MP_ADDER_INST/rBufferOut[1023]_i_1/O
                         net (fo=1, routed)           0.000     2.079    rBufferOut[1023]
    SLICE_X81Y99         FDRE                                         r  rBufferOut_reg[1023]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.853     2.195    iClk_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  rBufferOut_reg[1023]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.092     2.026    rBufferOut_reg[1023]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rBuffer_reg[217]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.662     1.749    iClk_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  rBuffer_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rBuffer_reg[217]/Q
                         net (fo=3, routed)           0.169     2.059    in12[225]
    SLICE_X61Y98         FDRE                                         r  rBuffer_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.849     2.191    iClk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  rBuffer_reg[225]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.072     2.002    rBuffer_reg[225]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[725]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[469]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.243%)  route 0.137ns (51.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.662     1.749    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X63Y101        FDRE                                         r  MP_ADDER_INST/regResult_reg[725]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.128     1.877 r  MP_ADDER_INST/regResult_reg[725]/Q
                         net (fo=2, routed)           0.137     2.014    MP_ADDER_INST/regResult[725]
    SLICE_X63Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.849     2.191    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[469]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.025     1.955    MP_ADDER_INST/regResult_reg[469]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[459]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.576%)  route 0.154ns (48.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.662     1.749    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  MP_ADDER_INST/regResult_reg[459]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164     1.913 r  MP_ADDER_INST/regResult_reg[459]/Q
                         net (fo=2, routed)           0.154     2.067    MP_ADDER_INST/regResult[459]
    SLICE_X66Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.849     2.191    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X66Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[203]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.075     2.005    MP_ADDER_INST/regResult_reg[203]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rBuffer_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rOpB_reg[299]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.224ns (42.776%)  route 0.300ns (57.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.607     1.693    iClk_IBUF_BUFG
    SLICE_X91Y99         FDRE                                         r  rBuffer_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.128     1.821 r  rBuffer_reg[291]/Q
                         net (fo=3, routed)           0.300     2.121    in12[299]
    SLICE_X91Y100        LUT2 (Prop_lut2_I1_O)        0.096     2.217 r  rOpB[299]_i_1/O
                         net (fo=1, routed)           0.000     2.217    rOpB[299]
    SLICE_X91Y100        FDRE                                         r  rOpB_reg[299]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.963     2.305    iClk_IBUF_BUFG
    SLICE_X91Y100        FDRE                                         r  rOpB_reg[299]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.107     2.151    rOpB_reg[299]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rBufferOut_reg[719]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[727]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.233%)  route 0.157ns (45.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.662     1.749    iClk_IBUF_BUFG
    SLICE_X63Y100        FDRE                                         r  rBufferOut_reg[719]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  rBufferOut_reg[719]/Q
                         net (fo=1, routed)           0.157     2.047    MP_ADDER_INST/in15[719]
    SLICE_X64Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.092 r  MP_ADDER_INST/rBufferOut[727]_i_1/O
                         net (fo=1, routed)           0.000     2.092    rBufferOut[727]
    SLICE_X64Y99         FDRE                                         r  rBufferOut_reg[727]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.849     2.191    iClk_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  rBufferOut_reg[727]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092     2.022    rBufferOut_reg[727]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[316]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBufferOut_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.718     1.805    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X107Y100       FDRE                                         r  MP_ADDER_INST/regResult_reg[316]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  MP_ADDER_INST/regResult_reg[316]/Q
                         net (fo=2, routed)           0.196     2.141    MP_ADDER_INST/regResult[316]
    SLICE_X108Y99        LUT4 (Prop_lut4_I2_O)        0.045     2.186 r  MP_ADDER_INST/rBufferOut[316]_i_1/O
                         net (fo=1, routed)           0.000     2.186    rBufferOut[316]
    SLICE_X108Y99        FDRE                                         r  rBufferOut_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=7352, routed)        0.906     2.248    iClk_IBUF_BUFG
    SLICE_X108Y99        FDRE                                         r  rBufferOut_reg[316]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121     2.108    rBufferOut_reg[316]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X63Y88    FSM_onehot_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y89    FSM_onehot_rFSM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X81Y92    FSM_onehot_rFSM_reg[1]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y88    FSM_onehot_rFSM_reg[1]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X59Y93    FSM_onehot_rFSM_reg[1]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X62Y88    FSM_onehot_rFSM_reg[1]_rep__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X59Y93    FSM_onehot_rFSM_reg[1]_rep__3/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X62Y88    FSM_onehot_rFSM_reg[1]_rep__4/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y88    FSM_onehot_rFSM_reg[1]_rep__5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   MP_ADDER_INST/regResult_reg[974]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   MP_ADDER_INST/regResult_reg[976]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   MP_ADDER_INST/regResult_reg[981]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   MP_ADDER_INST/regResult_reg[985]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y112  rOpA_reg[323]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y112  rOpA_reg[324]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   MP_ADDER_INST/regResult_reg[420]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  MP_ADDER_INST/regA_Q_reg[836]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  MP_ADDER_INST/regA_Q_reg[837]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y113  MP_ADDER_INST/regA_Q_reg[838]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X63Y88    FSM_onehot_rFSM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y89    FSM_onehot_rFSM_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y92    FSM_onehot_rFSM_reg[1]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y88    FSM_onehot_rFSM_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X59Y93    FSM_onehot_rFSM_reg[1]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y88    FSM_onehot_rFSM_reg[1]_rep__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X59Y93    FSM_onehot_rFSM_reg[1]_rep__3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y88    FSM_onehot_rFSM_reg[1]_rep__4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y88    FSM_onehot_rFSM_reg[1]_rep__5/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y87    FSM_onehot_rFSM_reg[1]_rep__6/C



