-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

-- DATE "12/10/2023 16:42:01"

-- 
-- Device: Altera 10M08DAF484C8G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Processador IS
    PORT (
	Saida : OUT std_logic_vector(31 DOWNTO 0);
	Clock : IN std_logic
	);
END Processador;

-- Design Ports Information
-- Saida[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[5]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[6]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[8]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[9]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[10]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[12]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[13]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[14]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[15]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[16]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[17]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[18]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[19]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[20]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[21]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[22]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[23]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[24]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[25]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[26]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[27]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[28]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[29]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[30]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[31]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Processador IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Saida : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Clock : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \Saida[0]~output_o\ : std_logic;
SIGNAL \Saida[1]~output_o\ : std_logic;
SIGNAL \Saida[2]~output_o\ : std_logic;
SIGNAL \Saida[3]~output_o\ : std_logic;
SIGNAL \Saida[4]~output_o\ : std_logic;
SIGNAL \Saida[5]~output_o\ : std_logic;
SIGNAL \Saida[6]~output_o\ : std_logic;
SIGNAL \Saida[7]~output_o\ : std_logic;
SIGNAL \Saida[8]~output_o\ : std_logic;
SIGNAL \Saida[9]~output_o\ : std_logic;
SIGNAL \Saida[10]~output_o\ : std_logic;
SIGNAL \Saida[11]~output_o\ : std_logic;
SIGNAL \Saida[12]~output_o\ : std_logic;
SIGNAL \Saida[13]~output_o\ : std_logic;
SIGNAL \Saida[14]~output_o\ : std_logic;
SIGNAL \Saida[15]~output_o\ : std_logic;
SIGNAL \Saida[16]~output_o\ : std_logic;
SIGNAL \Saida[17]~output_o\ : std_logic;
SIGNAL \Saida[18]~output_o\ : std_logic;
SIGNAL \Saida[19]~output_o\ : std_logic;
SIGNAL \Saida[20]~output_o\ : std_logic;
SIGNAL \Saida[21]~output_o\ : std_logic;
SIGNAL \Saida[22]~output_o\ : std_logic;
SIGNAL \Saida[23]~output_o\ : std_logic;
SIGNAL \Saida[24]~output_o\ : std_logic;
SIGNAL \Saida[25]~output_o\ : std_logic;
SIGNAL \Saida[26]~output_o\ : std_logic;
SIGNAL \Saida[27]~output_o\ : std_logic;
SIGNAL \Saida[28]~output_o\ : std_logic;
SIGNAL \Saida[29]~output_o\ : std_logic;
SIGNAL \Saida[30]~output_o\ : std_logic;
SIGNAL \Saida[31]~output_o\ : std_logic;
SIGNAL \Clock~input_o\ : std_logic;
SIGNAL \Clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \PC|q[0]~33\ : std_logic;
SIGNAL \PC|q[1]~34_combout\ : std_logic;
SIGNAL \somaConst|output[0]~1\ : std_logic;
SIGNAL \somaConst|output[1]~2_combout\ : std_logic;
SIGNAL \CONTROLER|BRANCH~0_combout\ : std_logic;
SIGNAL \CONTROLER|Equal7~0_combout\ : std_logic;
SIGNAL \separador|INTRUCAO_24_20[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][1]~q\ : std_logic;
SIGNAL \mux_3|f[1]~93_combout\ : std_logic;
SIGNAL \ALU_1|temp~1_combout\ : std_logic;
SIGNAL \MEM_INSTRU|MI~0_combout\ : std_logic;
SIGNAL \PC|q[2]~37\ : std_logic;
SIGNAL \PC|q[3]~38_combout\ : std_logic;
SIGNAL \somaConst|output[1]~3\ : std_logic;
SIGNAL \somaConst|output[2]~5\ : std_logic;
SIGNAL \somaConst|output[3]~6_combout\ : std_logic;
SIGNAL \separador|INTRUCAO_19_15[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][5]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][3]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux28~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux28~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~3_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux60~4_combout\ : std_logic;
SIGNAL \PC|q[3]~39\ : std_logic;
SIGNAL \PC|q[4]~40_combout\ : std_logic;
SIGNAL \somaConst|output[3]~7\ : std_logic;
SIGNAL \somaConst|output[4]~8_combout\ : std_logic;
SIGNAL \mux_3|f[4]~90_combout\ : std_logic;
SIGNAL \ALU_1|temp~4_combout\ : std_logic;
SIGNAL \ALU_1|Mux63~11_combout\ : std_logic;
SIGNAL \GERA_IME|IMM[15]~2_combout\ : std_logic;
SIGNAL \PC|q[4]~41\ : std_logic;
SIGNAL \PC|q[5]~42_combout\ : std_logic;
SIGNAL \somaConst|output[4]~9\ : std_logic;
SIGNAL \somaConst|output[5]~10_combout\ : std_logic;
SIGNAL \PC|q[5]~43\ : std_logic;
SIGNAL \PC|q[6]~44_combout\ : std_logic;
SIGNAL \somaConst|output[5]~11\ : std_logic;
SIGNAL \somaConst|output[6]~12_combout\ : std_logic;
SIGNAL \PC|q[6]~45\ : std_logic;
SIGNAL \PC|q[7]~46_combout\ : std_logic;
SIGNAL \somaConst|output[6]~13\ : std_logic;
SIGNAL \somaConst|output[7]~14_combout\ : std_logic;
SIGNAL \PC|q[7]~47\ : std_logic;
SIGNAL \PC|q[8]~48_combout\ : std_logic;
SIGNAL \somaConst|output[7]~15\ : std_logic;
SIGNAL \somaConst|output[8]~16_combout\ : std_logic;
SIGNAL \PC|q[8]~49\ : std_logic;
SIGNAL \PC|q[9]~50_combout\ : std_logic;
SIGNAL \somaConst|output[8]~17\ : std_logic;
SIGNAL \somaConst|output[9]~18_combout\ : std_logic;
SIGNAL \PC|q[9]~51\ : std_logic;
SIGNAL \PC|q[10]~52_combout\ : std_logic;
SIGNAL \somaConst|output[9]~19\ : std_logic;
SIGNAL \somaConst|output[10]~20_combout\ : std_logic;
SIGNAL \PC|q[10]~53\ : std_logic;
SIGNAL \PC|q[11]~54_combout\ : std_logic;
SIGNAL \somaConst|output[10]~21\ : std_logic;
SIGNAL \somaConst|output[11]~22_combout\ : std_logic;
SIGNAL \PC|q[11]~55\ : std_logic;
SIGNAL \PC|q[12]~56_combout\ : std_logic;
SIGNAL \somaConst|output[11]~23\ : std_logic;
SIGNAL \somaConst|output[12]~24_combout\ : std_logic;
SIGNAL \PC|q[12]~57\ : std_logic;
SIGNAL \PC|q[13]~58_combout\ : std_logic;
SIGNAL \somaConst|output[12]~25\ : std_logic;
SIGNAL \somaConst|output[13]~26_combout\ : std_logic;
SIGNAL \PC|q[13]~59\ : std_logic;
SIGNAL \PC|q[14]~60_combout\ : std_logic;
SIGNAL \somaConst|output[13]~27\ : std_logic;
SIGNAL \somaConst|output[14]~28_combout\ : std_logic;
SIGNAL \PC|q[14]~61\ : std_logic;
SIGNAL \PC|q[15]~62_combout\ : std_logic;
SIGNAL \somaConst|output[14]~29\ : std_logic;
SIGNAL \somaConst|output[15]~30_combout\ : std_logic;
SIGNAL \PC|q[15]~63\ : std_logic;
SIGNAL \PC|q[16]~64_combout\ : std_logic;
SIGNAL \somaConst|output[15]~31\ : std_logic;
SIGNAL \somaConst|output[16]~32_combout\ : std_logic;
SIGNAL \PC|q[16]~65\ : std_logic;
SIGNAL \PC|q[17]~66_combout\ : std_logic;
SIGNAL \somaConst|output[16]~33\ : std_logic;
SIGNAL \somaConst|output[17]~34_combout\ : std_logic;
SIGNAL \PC|q[17]~67\ : std_logic;
SIGNAL \PC|q[18]~68_combout\ : std_logic;
SIGNAL \somaConst|output[17]~35\ : std_logic;
SIGNAL \somaConst|output[18]~36_combout\ : std_logic;
SIGNAL \PC|q[18]~69\ : std_logic;
SIGNAL \PC|q[19]~70_combout\ : std_logic;
SIGNAL \somaConst|output[18]~37\ : std_logic;
SIGNAL \somaConst|output[19]~38_combout\ : std_logic;
SIGNAL \PC|q[19]~71\ : std_logic;
SIGNAL \PC|q[20]~72_combout\ : std_logic;
SIGNAL \somaConst|output[19]~39\ : std_logic;
SIGNAL \somaConst|output[20]~40_combout\ : std_logic;
SIGNAL \PC|q[20]~73\ : std_logic;
SIGNAL \PC|q[21]~74_combout\ : std_logic;
SIGNAL \somaConst|output[20]~41\ : std_logic;
SIGNAL \somaConst|output[21]~42_combout\ : std_logic;
SIGNAL \PC|q[21]~75\ : std_logic;
SIGNAL \PC|q[22]~76_combout\ : std_logic;
SIGNAL \somaConst|output[21]~43\ : std_logic;
SIGNAL \somaConst|output[22]~44_combout\ : std_logic;
SIGNAL \PC|q[22]~77\ : std_logic;
SIGNAL \PC|q[23]~78_combout\ : std_logic;
SIGNAL \somaConst|output[22]~45\ : std_logic;
SIGNAL \somaConst|output[23]~46_combout\ : std_logic;
SIGNAL \PC|q[23]~79\ : std_logic;
SIGNAL \PC|q[24]~80_combout\ : std_logic;
SIGNAL \somaConst|output[23]~47\ : std_logic;
SIGNAL \somaConst|output[24]~48_combout\ : std_logic;
SIGNAL \PC|q[24]~81\ : std_logic;
SIGNAL \PC|q[25]~82_combout\ : std_logic;
SIGNAL \somaConst|output[24]~49\ : std_logic;
SIGNAL \somaConst|output[25]~50_combout\ : std_logic;
SIGNAL \PC|q[25]~83\ : std_logic;
SIGNAL \PC|q[26]~84_combout\ : std_logic;
SIGNAL \somaConst|output[25]~51\ : std_logic;
SIGNAL \somaConst|output[26]~52_combout\ : std_logic;
SIGNAL \PC|q[26]~85\ : std_logic;
SIGNAL \PC|q[27]~86_combout\ : std_logic;
SIGNAL \somaConst|output[26]~53\ : std_logic;
SIGNAL \somaConst|output[27]~54_combout\ : std_logic;
SIGNAL \PC|q[27]~87\ : std_logic;
SIGNAL \PC|q[28]~88_combout\ : std_logic;
SIGNAL \somaConst|output[27]~55\ : std_logic;
SIGNAL \somaConst|output[28]~56_combout\ : std_logic;
SIGNAL \PC|q[28]~89\ : std_logic;
SIGNAL \PC|q[29]~90_combout\ : std_logic;
SIGNAL \somaConst|output[28]~57\ : std_logic;
SIGNAL \somaConst|output[29]~58_combout\ : std_logic;
SIGNAL \PC|q[29]~91\ : std_logic;
SIGNAL \PC|q[30]~92_combout\ : std_logic;
SIGNAL \somaConst|output[29]~59\ : std_logic;
SIGNAL \somaConst|output[30]~60_combout\ : std_logic;
SIGNAL \PC|q[30]~93\ : std_logic;
SIGNAL \PC|q[31]~94_combout\ : std_logic;
SIGNAL \somaConst|output[30]~61\ : std_logic;
SIGNAL \somaConst|output[31]~62_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][31]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux0~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux0~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][30]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux1~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux1~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~30_combout\ : std_logic;
SIGNAL \mux_3|f[29]~65_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][28]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux3~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux3~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~28_combout\ : std_logic;
SIGNAL \mux_3|f[27]~67_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][26]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux5~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux5~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~26_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][25]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux6~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux6~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][24]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux7~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux7~1_combout\ : std_logic;
SIGNAL \mux_3|f[23]~71_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][22]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux9~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux9~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~22_combout\ : std_logic;
SIGNAL \mux_3|f[21]~73_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][20]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux11~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux11~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][19]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux12~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux12~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][18]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux13~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux13~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~18_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][17]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux14~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux14~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][16]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux15~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux15~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~16_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][15]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux16~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux16~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][14]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux17~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux17~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~14_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][13]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux18~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux18~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][12]~q\ : std_logic;
SIGNAL \mux_3|f[12]~82_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][11]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux20~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux20~1_combout\ : std_logic;
SIGNAL \mux_3|f[10]~84_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][9]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux22~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux22~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][8]~q\ : std_logic;
SIGNAL \mux_3|f[8]~86_combout\ : std_logic;
SIGNAL \mux_3|f[7]~87_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][6]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux25~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux25~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~6_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][5]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux26~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux26~1_combout\ : std_logic;
SIGNAL \ALU_1|temp~5_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][2]~q\ : std_logic;
SIGNAL \mux_3|f[2]~92_combout\ : std_logic;
SIGNAL \ALU_1|temp~2_combout\ : std_logic;
SIGNAL \mux_JAL|f[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][0]~q\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][0]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux31~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux31~1_combout\ : std_logic;
SIGNAL \mux_3|f[0]~62_combout\ : std_logic;
SIGNAL \ALU_1|Add0~1\ : std_logic;
SIGNAL \ALU_1|Add0~3\ : std_logic;
SIGNAL \ALU_1|Add0~4_combout\ : std_logic;
SIGNAL \ALU_1|Mux61~2_combout\ : std_logic;
SIGNAL \ALU_1|Mux61~3_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux61~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][2]~q\ : std_logic;
SIGNAL \separador|Equal0~0_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~9_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~70_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~21_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~40_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~37_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~281_combout\ : std_logic;
SIGNAL \mux_2|f[2]~282_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~15_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~71_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~3_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~69_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~38_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~39_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~274_combout\ : std_logic;
SIGNAL \mux_2|f[2]~275_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~7_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~57_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~19_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~60_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~28_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~26_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~276_combout\ : std_logic;
SIGNAL \mux_2|f[2]~277_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~13_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~59_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~1_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~58_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~25_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~27_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~278_combout\ : std_logic;
SIGNAL \mux_2|f[2]~279_combout\ : std_logic;
SIGNAL \mux_2|f[2]~280_combout\ : std_logic;
SIGNAL \mux_2|f[2]~283_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~68_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~64_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~32_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~36_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~250_combout\ : std_logic;
SIGNAL \mux_2|f[2]~251_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~62_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~65_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~29_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~34_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~243_combout\ : std_logic;
SIGNAL \mux_2|f[2]~244_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~67_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~63_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~31_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~35_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~247_combout\ : std_logic;
SIGNAL \mux_2|f[2]~248_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~66_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~61_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~30_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~33_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~245_combout\ : std_logic;
SIGNAL \mux_2|f[2]~246_combout\ : std_logic;
SIGNAL \mux_2|f[2]~249_combout\ : std_logic;
SIGNAL \mux_2|f[2]~252_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~10_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~22_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~0_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~54_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~55_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~270_combout\ : std_logic;
SIGNAL \mux_2|f[2]~271_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~17_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~5_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~50_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~51_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~267_combout\ : std_logic;
SIGNAL \mux_2|f[2]~268_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~11_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~23_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~42_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~43_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~265_combout\ : std_logic;
SIGNAL \mux_2|f[2]~266_combout\ : std_logic;
SIGNAL \mux_2|f[2]~269_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~16_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~46_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~47_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~263_combout\ : std_logic;
SIGNAL \mux_2|f[2]~264_combout\ : std_logic;
SIGNAL \mux_2|f[2]~272_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~18_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~12_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~53_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~45_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~253_combout\ : std_logic;
SIGNAL \mux_2|f[2]~254_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~6_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~56_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~48_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~260_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~24_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~261_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~2_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~20_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~44_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~52_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~255_combout\ : std_logic;
SIGNAL \mux_2|f[2]~256_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~14_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~8_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][2]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][2]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~41_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][2]~q\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~49_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][2]~q\ : std_logic;
SIGNAL \mux_2|f[2]~257_combout\ : std_logic;
SIGNAL \mux_2|f[2]~258_combout\ : std_logic;
SIGNAL \mux_2|f[2]~259_combout\ : std_logic;
SIGNAL \mux_2|f[2]~262_combout\ : std_logic;
SIGNAL \mux_2|f[2]~273_combout\ : std_logic;
SIGNAL \mux_2|f[2]~284_combout\ : std_logic;
SIGNAL \mux_2|f[2]~285_combout\ : std_logic;
SIGNAL \mux_2|f[2]~286_combout\ : std_logic;
SIGNAL \mux_JAL|f[2]~30_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][2]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux29~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux29~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~5\ : std_logic;
SIGNAL \ALU_1|Add0~7\ : std_logic;
SIGNAL \ALU_1|Add0~9\ : std_logic;
SIGNAL \ALU_1|Add0~10_combout\ : std_logic;
SIGNAL \ALU_1|Mux58~2_combout\ : std_logic;
SIGNAL \ALU_1|Mux58~3_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux58~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~375_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~376_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~382_combout\ : std_logic;
SIGNAL \mux_2|f[5]~383_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~379_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~380_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~377_combout\ : std_logic;
SIGNAL \mux_2|f[5]~378_combout\ : std_logic;
SIGNAL \mux_2|f[5]~381_combout\ : std_logic;
SIGNAL \mux_2|f[5]~384_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~406_combout\ : std_logic;
SIGNAL \mux_2|f[5]~407_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~413_combout\ : std_logic;
SIGNAL \mux_2|f[5]~414_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~408_combout\ : std_logic;
SIGNAL \mux_2|f[5]~409_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~410_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~411_combout\ : std_logic;
SIGNAL \mux_2|f[5]~412_combout\ : std_logic;
SIGNAL \mux_2|f[5]~415_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~402_combout\ : std_logic;
SIGNAL \mux_2|f[5]~403_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~395_combout\ : std_logic;
SIGNAL \mux_2|f[5]~396_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~399_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~400_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~397_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~398_combout\ : std_logic;
SIGNAL \mux_2|f[5]~401_combout\ : std_logic;
SIGNAL \mux_2|f[5]~404_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~385_combout\ : std_logic;
SIGNAL \mux_2|f[5]~386_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~392_combout\ : std_logic;
SIGNAL \mux_2|f[5]~393_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~389_combout\ : std_logic;
SIGNAL \mux_2|f[5]~390_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][5]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][5]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][5]~q\ : std_logic;
SIGNAL \mux_2|f[5]~387_combout\ : std_logic;
SIGNAL \mux_2|f[5]~388_combout\ : std_logic;
SIGNAL \mux_2|f[5]~391_combout\ : std_logic;
SIGNAL \mux_2|f[5]~394_combout\ : std_logic;
SIGNAL \mux_2|f[5]~405_combout\ : std_logic;
SIGNAL \mux_2|f[5]~416_combout\ : std_logic;
SIGNAL \mux_2|f[5]~417_combout\ : std_logic;
SIGNAL \mux_2|f[5]~418_combout\ : std_logic;
SIGNAL \mux_JAL|f[5]~27_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][5]~q\ : std_logic;
SIGNAL \mux_3|f[5]~89_combout\ : std_logic;
SIGNAL \ALU_1|Add0~11\ : std_logic;
SIGNAL \ALU_1|Add0~12_combout\ : std_logic;
SIGNAL \ALU_1|Mux25~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux57~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~426_combout\ : std_logic;
SIGNAL \mux_2|f[6]~427_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~419_combout\ : std_logic;
SIGNAL \mux_2|f[6]~420_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~421_combout\ : std_logic;
SIGNAL \mux_2|f[6]~422_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~423_combout\ : std_logic;
SIGNAL \mux_2|f[6]~424_combout\ : std_logic;
SIGNAL \mux_2|f[6]~425_combout\ : std_logic;
SIGNAL \mux_2|f[6]~428_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~457_combout\ : std_logic;
SIGNAL \mux_2|f[6]~458_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~454_combout\ : std_logic;
SIGNAL \mux_2|f[6]~455_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~452_combout\ : std_logic;
SIGNAL \mux_2|f[6]~453_combout\ : std_logic;
SIGNAL \mux_2|f[6]~456_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~450_combout\ : std_logic;
SIGNAL \mux_2|f[6]~451_combout\ : std_logic;
SIGNAL \mux_2|f[6]~459_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~439_combout\ : std_logic;
SIGNAL \mux_2|f[6]~440_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~446_combout\ : std_logic;
SIGNAL \mux_2|f[6]~447_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~441_combout\ : std_logic;
SIGNAL \mux_2|f[6]~442_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~443_combout\ : std_logic;
SIGNAL \mux_2|f[6]~444_combout\ : std_logic;
SIGNAL \mux_2|f[6]~445_combout\ : std_logic;
SIGNAL \mux_2|f[6]~448_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~429_combout\ : std_logic;
SIGNAL \mux_2|f[6]~430_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~436_combout\ : std_logic;
SIGNAL \mux_2|f[6]~437_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~433_combout\ : std_logic;
SIGNAL \mux_2|f[6]~434_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][6]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][6]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][6]~q\ : std_logic;
SIGNAL \mux_2|f[6]~431_combout\ : std_logic;
SIGNAL \mux_2|f[6]~432_combout\ : std_logic;
SIGNAL \mux_2|f[6]~435_combout\ : std_logic;
SIGNAL \mux_2|f[6]~438_combout\ : std_logic;
SIGNAL \mux_2|f[6]~449_combout\ : std_logic;
SIGNAL \mux_2|f[6]~460_combout\ : std_logic;
SIGNAL \mux_2|f[6]~461_combout\ : std_logic;
SIGNAL \mux_2|f[6]~462_combout\ : std_logic;
SIGNAL \mux_JAL|f[6]~26_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][6]~q\ : std_logic;
SIGNAL \mux_3|f[6]~88_combout\ : std_logic;
SIGNAL \ALU_1|Add0~13\ : std_logic;
SIGNAL \ALU_1|Add0~14_combout\ : std_logic;
SIGNAL \ALU_1|Mux24~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~7_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux56~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~463_combout\ : std_logic;
SIGNAL \mux_2|f[7]~464_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~470_combout\ : std_logic;
SIGNAL \mux_2|f[7]~471_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~467_combout\ : std_logic;
SIGNAL \mux_2|f[7]~468_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~465_combout\ : std_logic;
SIGNAL \mux_2|f[7]~466_combout\ : std_logic;
SIGNAL \mux_2|f[7]~469_combout\ : std_logic;
SIGNAL \mux_2|f[7]~472_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~494_combout\ : std_logic;
SIGNAL \mux_2|f[7]~495_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~501_combout\ : std_logic;
SIGNAL \mux_2|f[7]~502_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~496_combout\ : std_logic;
SIGNAL \mux_2|f[7]~497_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~498_combout\ : std_logic;
SIGNAL \mux_2|f[7]~499_combout\ : std_logic;
SIGNAL \mux_2|f[7]~500_combout\ : std_logic;
SIGNAL \mux_2|f[7]~503_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~473_combout\ : std_logic;
SIGNAL \mux_2|f[7]~474_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~480_combout\ : std_logic;
SIGNAL \mux_2|f[7]~481_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~475_combout\ : std_logic;
SIGNAL \mux_2|f[7]~476_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~477_combout\ : std_logic;
SIGNAL \mux_2|f[7]~478_combout\ : std_logic;
SIGNAL \mux_2|f[7]~479_combout\ : std_logic;
SIGNAL \mux_2|f[7]~482_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~490_combout\ : std_logic;
SIGNAL \mux_2|f[7]~491_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~483_combout\ : std_logic;
SIGNAL \mux_2|f[7]~484_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~485_combout\ : std_logic;
SIGNAL \mux_2|f[7]~486_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][7]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][7]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][7]~q\ : std_logic;
SIGNAL \mux_2|f[7]~487_combout\ : std_logic;
SIGNAL \mux_2|f[7]~488_combout\ : std_logic;
SIGNAL \mux_2|f[7]~489_combout\ : std_logic;
SIGNAL \mux_2|f[7]~492_combout\ : std_logic;
SIGNAL \mux_2|f[7]~493_combout\ : std_logic;
SIGNAL \mux_2|f[7]~504_combout\ : std_logic;
SIGNAL \mux_2|f[7]~505_combout\ : std_logic;
SIGNAL \mux_2|f[7]~506_combout\ : std_logic;
SIGNAL \mux_JAL|f[7]~25_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][7]~q\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][7]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux24~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux24~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~15\ : std_logic;
SIGNAL \ALU_1|Add0~16_combout\ : std_logic;
SIGNAL \ALU_1|temp~8_combout\ : std_logic;
SIGNAL \ALU_1|Mux23~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux55~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~507_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~508_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~511_combout\ : std_logic;
SIGNAL \mux_2|f[8]~512_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~509_combout\ : std_logic;
SIGNAL \mux_2|f[8]~510_combout\ : std_logic;
SIGNAL \mux_2|f[8]~513_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~514_combout\ : std_logic;
SIGNAL \mux_2|f[8]~515_combout\ : std_logic;
SIGNAL \mux_2|f[8]~516_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~545_combout\ : std_logic;
SIGNAL \mux_2|f[8]~546_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~538_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~539_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~542_combout\ : std_logic;
SIGNAL \mux_2|f[8]~543_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~540_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~541_combout\ : std_logic;
SIGNAL \mux_2|f[8]~544_combout\ : std_logic;
SIGNAL \mux_2|f[8]~547_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~527_combout\ : std_logic;
SIGNAL \mux_2|f[8]~528_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~534_combout\ : std_logic;
SIGNAL \mux_2|f[8]~535_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~531_combout\ : std_logic;
SIGNAL \mux_2|f[8]~532_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~529_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~530_combout\ : std_logic;
SIGNAL \mux_2|f[8]~533_combout\ : std_logic;
SIGNAL \mux_2|f[8]~536_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~524_combout\ : std_logic;
SIGNAL \mux_2|f[8]~525_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~517_combout\ : std_logic;
SIGNAL \mux_2|f[8]~518_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~521_combout\ : std_logic;
SIGNAL \mux_2|f[8]~522_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][8]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][8]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][8]~q\ : std_logic;
SIGNAL \mux_2|f[8]~519_combout\ : std_logic;
SIGNAL \mux_2|f[8]~520_combout\ : std_logic;
SIGNAL \mux_2|f[8]~523_combout\ : std_logic;
SIGNAL \mux_2|f[8]~526_combout\ : std_logic;
SIGNAL \mux_2|f[8]~537_combout\ : std_logic;
SIGNAL \mux_2|f[8]~548_combout\ : std_logic;
SIGNAL \mux_2|f[8]~549_combout\ : std_logic;
SIGNAL \mux_2|f[8]~550_combout\ : std_logic;
SIGNAL \mux_JAL|f[8]~24_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][8]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux23~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux23~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~17\ : std_logic;
SIGNAL \ALU_1|Add0~18_combout\ : std_logic;
SIGNAL \ALU_1|Mux22~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~9_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux54~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~582_combout\ : std_logic;
SIGNAL \mux_2|f[9]~583_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~589_combout\ : std_logic;
SIGNAL \mux_2|f[9]~590_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~586_combout\ : std_logic;
SIGNAL \mux_2|f[9]~587_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~584_combout\ : std_logic;
SIGNAL \mux_2|f[9]~585_combout\ : std_logic;
SIGNAL \mux_2|f[9]~588_combout\ : std_logic;
SIGNAL \mux_2|f[9]~591_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~553_combout\ : std_logic;
SIGNAL \mux_2|f[9]~554_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~555_combout\ : std_logic;
SIGNAL \mux_2|f[9]~556_combout\ : std_logic;
SIGNAL \mux_2|f[9]~557_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~558_combout\ : std_logic;
SIGNAL \mux_2|f[9]~559_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~551_combout\ : std_logic;
SIGNAL \mux_2|f[9]~552_combout\ : std_logic;
SIGNAL \mux_2|f[9]~560_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~571_combout\ : std_logic;
SIGNAL \mux_2|f[9]~572_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~578_combout\ : std_logic;
SIGNAL \mux_2|f[9]~579_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~575_combout\ : std_logic;
SIGNAL \mux_2|f[9]~576_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~573_combout\ : std_logic;
SIGNAL \mux_2|f[9]~574_combout\ : std_logic;
SIGNAL \mux_2|f[9]~577_combout\ : std_logic;
SIGNAL \mux_2|f[9]~580_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~561_combout\ : std_logic;
SIGNAL \mux_2|f[9]~562_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~568_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~569_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~565_combout\ : std_logic;
SIGNAL \mux_2|f[9]~566_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][9]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][9]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][9]~q\ : std_logic;
SIGNAL \mux_2|f[9]~563_combout\ : std_logic;
SIGNAL \mux_2|f[9]~564_combout\ : std_logic;
SIGNAL \mux_2|f[9]~567_combout\ : std_logic;
SIGNAL \mux_2|f[9]~570_combout\ : std_logic;
SIGNAL \mux_2|f[9]~581_combout\ : std_logic;
SIGNAL \mux_2|f[9]~592_combout\ : std_logic;
SIGNAL \mux_2|f[9]~593_combout\ : std_logic;
SIGNAL \mux_2|f[9]~594_combout\ : std_logic;
SIGNAL \mux_JAL|f[9]~23_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][9]~q\ : std_logic;
SIGNAL \mux_3|f[9]~85_combout\ : std_logic;
SIGNAL \ALU_1|Add0~19\ : std_logic;
SIGNAL \ALU_1|Add0~20_combout\ : std_logic;
SIGNAL \ALU_1|temp~10_combout\ : std_logic;
SIGNAL \ALU_1|Mux21~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux53~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~633_combout\ : std_logic;
SIGNAL \mux_2|f[10]~634_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~626_combout\ : std_logic;
SIGNAL \mux_2|f[10]~627_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~628_combout\ : std_logic;
SIGNAL \mux_2|f[10]~629_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~630_combout\ : std_logic;
SIGNAL \mux_2|f[10]~631_combout\ : std_logic;
SIGNAL \mux_2|f[10]~632_combout\ : std_logic;
SIGNAL \mux_2|f[10]~635_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~595_combout\ : std_logic;
SIGNAL \mux_2|f[10]~596_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~602_combout\ : std_logic;
SIGNAL \mux_2|f[10]~603_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~597_combout\ : std_logic;
SIGNAL \mux_2|f[10]~598_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~599_combout\ : std_logic;
SIGNAL \mux_2|f[10]~600_combout\ : std_logic;
SIGNAL \mux_2|f[10]~601_combout\ : std_logic;
SIGNAL \mux_2|f[10]~604_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~605_combout\ : std_logic;
SIGNAL \mux_2|f[10]~606_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~612_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~613_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~607_combout\ : std_logic;
SIGNAL \mux_2|f[10]~608_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~609_combout\ : std_logic;
SIGNAL \mux_2|f[10]~610_combout\ : std_logic;
SIGNAL \mux_2|f[10]~611_combout\ : std_logic;
SIGNAL \mux_2|f[10]~614_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~622_combout\ : std_logic;
SIGNAL \mux_2|f[10]~623_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~617_combout\ : std_logic;
SIGNAL \mux_2|f[10]~618_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~619_combout\ : std_logic;
SIGNAL \mux_2|f[10]~620_combout\ : std_logic;
SIGNAL \mux_2|f[10]~621_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][10]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][10]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][10]~q\ : std_logic;
SIGNAL \mux_2|f[10]~615_combout\ : std_logic;
SIGNAL \mux_2|f[10]~616_combout\ : std_logic;
SIGNAL \mux_2|f[10]~624_combout\ : std_logic;
SIGNAL \mux_2|f[10]~625_combout\ : std_logic;
SIGNAL \mux_2|f[10]~636_combout\ : std_logic;
SIGNAL \mux_2|f[10]~637_combout\ : std_logic;
SIGNAL \mux_2|f[10]~638_combout\ : std_logic;
SIGNAL \mux_JAL|f[10]~22_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][10]~q\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][10]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux21~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux21~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~21\ : std_logic;
SIGNAL \ALU_1|Add0~22_combout\ : std_logic;
SIGNAL \ALU_1|Mux20~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~11_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux52~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~646_combout\ : std_logic;
SIGNAL \mux_2|f[11]~647_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~639_combout\ : std_logic;
SIGNAL \mux_2|f[11]~640_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~643_combout\ : std_logic;
SIGNAL \mux_2|f[11]~644_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~641_combout\ : std_logic;
SIGNAL \mux_2|f[11]~642_combout\ : std_logic;
SIGNAL \mux_2|f[11]~645_combout\ : std_logic;
SIGNAL \mux_2|f[11]~648_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~677_combout\ : std_logic;
SIGNAL \mux_2|f[11]~678_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~672_combout\ : std_logic;
SIGNAL \mux_2|f[11]~673_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~674_combout\ : std_logic;
SIGNAL \mux_2|f[11]~675_combout\ : std_logic;
SIGNAL \mux_2|f[11]~676_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~670_combout\ : std_logic;
SIGNAL \mux_2|f[11]~671_combout\ : std_logic;
SIGNAL \mux_2|f[11]~679_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~666_combout\ : std_logic;
SIGNAL \mux_2|f[11]~667_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~659_combout\ : std_logic;
SIGNAL \mux_2|f[11]~660_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~663_combout\ : std_logic;
SIGNAL \mux_2|f[11]~664_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~661_combout\ : std_logic;
SIGNAL \mux_2|f[11]~662_combout\ : std_logic;
SIGNAL \mux_2|f[11]~665_combout\ : std_logic;
SIGNAL \mux_2|f[11]~668_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~656_combout\ : std_logic;
SIGNAL \mux_2|f[11]~657_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~653_combout\ : std_logic;
SIGNAL \mux_2|f[11]~654_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~651_combout\ : std_logic;
SIGNAL \mux_2|f[11]~652_combout\ : std_logic;
SIGNAL \mux_2|f[11]~655_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][11]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][11]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][11]~q\ : std_logic;
SIGNAL \mux_2|f[11]~649_combout\ : std_logic;
SIGNAL \mux_2|f[11]~650_combout\ : std_logic;
SIGNAL \mux_2|f[11]~658_combout\ : std_logic;
SIGNAL \mux_2|f[11]~669_combout\ : std_logic;
SIGNAL \mux_2|f[11]~680_combout\ : std_logic;
SIGNAL \mux_2|f[11]~681_combout\ : std_logic;
SIGNAL \mux_2|f[11]~682_combout\ : std_logic;
SIGNAL \mux_JAL|f[11]~21_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][11]~q\ : std_logic;
SIGNAL \mux_3|f[11]~83_combout\ : std_logic;
SIGNAL \ALU_1|Add0~23\ : std_logic;
SIGNAL \ALU_1|Add0~24_combout\ : std_logic;
SIGNAL \ALU_1|temp~12_combout\ : std_logic;
SIGNAL \ALU_1|Mux19~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux51~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~687_combout\ : std_logic;
SIGNAL \mux_2|f[12]~688_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~685_combout\ : std_logic;
SIGNAL \mux_2|f[12]~686_combout\ : std_logic;
SIGNAL \mux_2|f[12]~689_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~683_combout\ : std_logic;
SIGNAL \mux_2|f[12]~684_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~690_combout\ : std_logic;
SIGNAL \mux_2|f[12]~691_combout\ : std_logic;
SIGNAL \mux_2|f[12]~692_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~721_combout\ : std_logic;
SIGNAL \mux_2|f[12]~722_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~714_combout\ : std_logic;
SIGNAL \mux_2|f[12]~715_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~716_combout\ : std_logic;
SIGNAL \mux_2|f[12]~717_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~718_combout\ : std_logic;
SIGNAL \mux_2|f[12]~719_combout\ : std_logic;
SIGNAL \mux_2|f[12]~720_combout\ : std_logic;
SIGNAL \mux_2|f[12]~723_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~707_combout\ : std_logic;
SIGNAL \mux_2|f[12]~708_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~705_combout\ : std_logic;
SIGNAL \mux_2|f[12]~706_combout\ : std_logic;
SIGNAL \mux_2|f[12]~709_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~710_combout\ : std_logic;
SIGNAL \mux_2|f[12]~711_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~703_combout\ : std_logic;
SIGNAL \mux_2|f[12]~704_combout\ : std_logic;
SIGNAL \mux_2|f[12]~712_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~700_combout\ : std_logic;
SIGNAL \mux_2|f[12]~701_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~693_combout\ : std_logic;
SIGNAL \mux_2|f[12]~694_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][12]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~697_combout\ : std_logic;
SIGNAL \mux_2|f[12]~698_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][12]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][12]~q\ : std_logic;
SIGNAL \mux_2|f[12]~695_combout\ : std_logic;
SIGNAL \mux_2|f[12]~696_combout\ : std_logic;
SIGNAL \mux_2|f[12]~699_combout\ : std_logic;
SIGNAL \mux_2|f[12]~702_combout\ : std_logic;
SIGNAL \mux_2|f[12]~713_combout\ : std_logic;
SIGNAL \mux_2|f[12]~724_combout\ : std_logic;
SIGNAL \mux_2|f[12]~725_combout\ : std_logic;
SIGNAL \mux_2|f[12]~726_combout\ : std_logic;
SIGNAL \mux_JAL|f[12]~20_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][12]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux19~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux19~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~25\ : std_logic;
SIGNAL \ALU_1|Add0~26_combout\ : std_logic;
SIGNAL \ALU_1|Mux18~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~13_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux50~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~727_combout\ : std_logic;
SIGNAL \mux_2|f[13]~728_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~734_combout\ : std_logic;
SIGNAL \mux_2|f[13]~735_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~729_combout\ : std_logic;
SIGNAL \mux_2|f[13]~730_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~731_combout\ : std_logic;
SIGNAL \mux_2|f[13]~732_combout\ : std_logic;
SIGNAL \mux_2|f[13]~733_combout\ : std_logic;
SIGNAL \mux_2|f[13]~736_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~737_combout\ : std_logic;
SIGNAL \mux_2|f[13]~738_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~744_combout\ : std_logic;
SIGNAL \mux_2|f[13]~745_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~741_combout\ : std_logic;
SIGNAL \mux_2|f[13]~742_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~739_combout\ : std_logic;
SIGNAL \mux_2|f[13]~740_combout\ : std_logic;
SIGNAL \mux_2|f[13]~743_combout\ : std_logic;
SIGNAL \mux_2|f[13]~746_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~754_combout\ : std_logic;
SIGNAL \mux_2|f[13]~755_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~747_combout\ : std_logic;
SIGNAL \mux_2|f[13]~748_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~751_combout\ : std_logic;
SIGNAL \mux_2|f[13]~752_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~749_combout\ : std_logic;
SIGNAL \mux_2|f[13]~750_combout\ : std_logic;
SIGNAL \mux_2|f[13]~753_combout\ : std_logic;
SIGNAL \mux_2|f[13]~756_combout\ : std_logic;
SIGNAL \mux_2|f[13]~757_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~758_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~759_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~765_combout\ : std_logic;
SIGNAL \mux_2|f[13]~766_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~762_combout\ : std_logic;
SIGNAL \mux_2|f[13]~763_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][13]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][13]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][13]~q\ : std_logic;
SIGNAL \mux_2|f[13]~760_combout\ : std_logic;
SIGNAL \mux_2|f[13]~761_combout\ : std_logic;
SIGNAL \mux_2|f[13]~764_combout\ : std_logic;
SIGNAL \mux_2|f[13]~767_combout\ : std_logic;
SIGNAL \mux_2|f[13]~768_combout\ : std_logic;
SIGNAL \mux_2|f[13]~769_combout\ : std_logic;
SIGNAL \mux_2|f[13]~770_combout\ : std_logic;
SIGNAL \mux_JAL|f[13]~19_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][13]~q\ : std_logic;
SIGNAL \mux_3|f[13]~81_combout\ : std_logic;
SIGNAL \ALU_1|Add0~27\ : std_logic;
SIGNAL \ALU_1|Add0~28_combout\ : std_logic;
SIGNAL \ALU_1|Mux17~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux49~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~771_combout\ : std_logic;
SIGNAL \mux_2|f[14]~772_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~778_combout\ : std_logic;
SIGNAL \mux_2|f[14]~779_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~773_combout\ : std_logic;
SIGNAL \mux_2|f[14]~774_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~775_combout\ : std_logic;
SIGNAL \mux_2|f[14]~776_combout\ : std_logic;
SIGNAL \mux_2|f[14]~777_combout\ : std_logic;
SIGNAL \mux_2|f[14]~780_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~809_combout\ : std_logic;
SIGNAL \mux_2|f[14]~810_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~802_combout\ : std_logic;
SIGNAL \mux_2|f[14]~803_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~806_combout\ : std_logic;
SIGNAL \mux_2|f[14]~807_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~804_combout\ : std_logic;
SIGNAL \mux_2|f[14]~805_combout\ : std_logic;
SIGNAL \mux_2|f[14]~808_combout\ : std_logic;
SIGNAL \mux_2|f[14]~811_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~798_combout\ : std_logic;
SIGNAL \mux_2|f[14]~799_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~795_combout\ : std_logic;
SIGNAL \mux_2|f[14]~796_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~793_combout\ : std_logic;
SIGNAL \mux_2|f[14]~794_combout\ : std_logic;
SIGNAL \mux_2|f[14]~797_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~791_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~792_combout\ : std_logic;
SIGNAL \mux_2|f[14]~800_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~788_combout\ : std_logic;
SIGNAL \mux_2|f[14]~789_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~781_combout\ : std_logic;
SIGNAL \mux_2|f[14]~782_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~785_combout\ : std_logic;
SIGNAL \mux_2|f[14]~786_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][14]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][14]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][14]~q\ : std_logic;
SIGNAL \mux_2|f[14]~783_combout\ : std_logic;
SIGNAL \mux_2|f[14]~784_combout\ : std_logic;
SIGNAL \mux_2|f[14]~787_combout\ : std_logic;
SIGNAL \mux_2|f[14]~790_combout\ : std_logic;
SIGNAL \mux_2|f[14]~801_combout\ : std_logic;
SIGNAL \mux_2|f[14]~812_combout\ : std_logic;
SIGNAL \mux_2|f[14]~813_combout\ : std_logic;
SIGNAL \mux_2|f[14]~814_combout\ : std_logic;
SIGNAL \mux_JAL|f[14]~18_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][14]~q\ : std_logic;
SIGNAL \mux_3|f[14]~80_combout\ : std_logic;
SIGNAL \ALU_1|Add0~29\ : std_logic;
SIGNAL \ALU_1|Add0~30_combout\ : std_logic;
SIGNAL \ALU_1|Mux16~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~15_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux48~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~822_combout\ : std_logic;
SIGNAL \mux_2|f[15]~823_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~815_combout\ : std_logic;
SIGNAL \mux_2|f[15]~816_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~819_combout\ : std_logic;
SIGNAL \mux_2|f[15]~820_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~817_combout\ : std_logic;
SIGNAL \mux_2|f[15]~818_combout\ : std_logic;
SIGNAL \mux_2|f[15]~821_combout\ : std_logic;
SIGNAL \mux_2|f[15]~824_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~846_combout\ : std_logic;
SIGNAL \mux_2|f[15]~847_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~853_combout\ : std_logic;
SIGNAL \mux_2|f[15]~854_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~848_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~849_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~850_combout\ : std_logic;
SIGNAL \mux_2|f[15]~851_combout\ : std_logic;
SIGNAL \mux_2|f[15]~852_combout\ : std_logic;
SIGNAL \mux_2|f[15]~855_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~842_combout\ : std_logic;
SIGNAL \mux_2|f[15]~843_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~839_combout\ : std_logic;
SIGNAL \mux_2|f[15]~840_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~837_combout\ : std_logic;
SIGNAL \mux_2|f[15]~838_combout\ : std_logic;
SIGNAL \mux_2|f[15]~841_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~835_combout\ : std_logic;
SIGNAL \mux_2|f[15]~836_combout\ : std_logic;
SIGNAL \mux_2|f[15]~844_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][15]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~832_combout\ : std_logic;
SIGNAL \mux_2|f[15]~833_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~825_combout\ : std_logic;
SIGNAL \mux_2|f[15]~826_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~827_combout\ : std_logic;
SIGNAL \mux_2|f[15]~828_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][15]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][15]~q\ : std_logic;
SIGNAL \mux_2|f[15]~829_combout\ : std_logic;
SIGNAL \mux_2|f[15]~830_combout\ : std_logic;
SIGNAL \mux_2|f[15]~831_combout\ : std_logic;
SIGNAL \mux_2|f[15]~834_combout\ : std_logic;
SIGNAL \mux_2|f[15]~845_combout\ : std_logic;
SIGNAL \mux_2|f[15]~856_combout\ : std_logic;
SIGNAL \mux_2|f[15]~857_combout\ : std_logic;
SIGNAL \mux_2|f[15]~858_combout\ : std_logic;
SIGNAL \mux_JAL|f[15]~17_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][15]~q\ : std_logic;
SIGNAL \mux_3|f[15]~79_combout\ : std_logic;
SIGNAL \ALU_1|Add0~31\ : std_logic;
SIGNAL \ALU_1|Add0~32_combout\ : std_logic;
SIGNAL \ALU_1|Mux15~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux47~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~866_combout\ : std_logic;
SIGNAL \mux_2|f[16]~867_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~859_combout\ : std_logic;
SIGNAL \mux_2|f[16]~860_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~861_combout\ : std_logic;
SIGNAL \mux_2|f[16]~862_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~863_combout\ : std_logic;
SIGNAL \mux_2|f[16]~864_combout\ : std_logic;
SIGNAL \mux_2|f[16]~865_combout\ : std_logic;
SIGNAL \mux_2|f[16]~868_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~897_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~898_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~890_combout\ : std_logic;
SIGNAL \mux_2|f[16]~891_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~892_combout\ : std_logic;
SIGNAL \mux_2|f[16]~893_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~894_combout\ : std_logic;
SIGNAL \mux_2|f[16]~895_combout\ : std_logic;
SIGNAL \mux_2|f[16]~896_combout\ : std_logic;
SIGNAL \mux_2|f[16]~899_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~876_combout\ : std_logic;
SIGNAL \mux_2|f[16]~877_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~871_combout\ : std_logic;
SIGNAL \mux_2|f[16]~872_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~873_combout\ : std_logic;
SIGNAL \mux_2|f[16]~874_combout\ : std_logic;
SIGNAL \mux_2|f[16]~875_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~869_combout\ : std_logic;
SIGNAL \mux_2|f[16]~870_combout\ : std_logic;
SIGNAL \mux_2|f[16]~878_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~883_combout\ : std_logic;
SIGNAL \mux_2|f[16]~884_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~881_combout\ : std_logic;
SIGNAL \mux_2|f[16]~882_combout\ : std_logic;
SIGNAL \mux_2|f[16]~885_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~886_combout\ : std_logic;
SIGNAL \mux_2|f[16]~887_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][16]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][16]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][16]~q\ : std_logic;
SIGNAL \mux_2|f[16]~879_combout\ : std_logic;
SIGNAL \mux_2|f[16]~880_combout\ : std_logic;
SIGNAL \mux_2|f[16]~888_combout\ : std_logic;
SIGNAL \mux_2|f[16]~889_combout\ : std_logic;
SIGNAL \mux_2|f[16]~900_combout\ : std_logic;
SIGNAL \mux_2|f[16]~901_combout\ : std_logic;
SIGNAL \mux_2|f[16]~902_combout\ : std_logic;
SIGNAL \mux_JAL|f[16]~16_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][16]~q\ : std_logic;
SIGNAL \mux_3|f[16]~78_combout\ : std_logic;
SIGNAL \ALU_1|Add0~33\ : std_logic;
SIGNAL \ALU_1|Add0~34_combout\ : std_logic;
SIGNAL \ALU_1|Mux14~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~17_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux46~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~903_combout\ : std_logic;
SIGNAL \mux_2|f[17]~904_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~907_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~908_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~905_combout\ : std_logic;
SIGNAL \mux_2|f[17]~906_combout\ : std_logic;
SIGNAL \mux_2|f[17]~909_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~910_combout\ : std_logic;
SIGNAL \mux_2|f[17]~911_combout\ : std_logic;
SIGNAL \mux_2|f[17]~912_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~938_combout\ : std_logic;
SIGNAL \mux_2|f[17]~939_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~936_combout\ : std_logic;
SIGNAL \mux_2|f[17]~937_combout\ : std_logic;
SIGNAL \mux_2|f[17]~940_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~941_combout\ : std_logic;
SIGNAL \mux_2|f[17]~942_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~934_combout\ : std_logic;
SIGNAL \mux_2|f[17]~935_combout\ : std_logic;
SIGNAL \mux_2|f[17]~943_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~930_combout\ : std_logic;
SIGNAL \mux_2|f[17]~931_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~927_combout\ : std_logic;
SIGNAL \mux_2|f[17]~928_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~925_combout\ : std_logic;
SIGNAL \mux_2|f[17]~926_combout\ : std_logic;
SIGNAL \mux_2|f[17]~929_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~923_combout\ : std_logic;
SIGNAL \mux_2|f[17]~924_combout\ : std_logic;
SIGNAL \mux_2|f[17]~932_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~920_combout\ : std_logic;
SIGNAL \mux_2|f[17]~921_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~917_combout\ : std_logic;
SIGNAL \mux_2|f[17]~918_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~915_combout\ : std_logic;
SIGNAL \mux_2|f[17]~916_combout\ : std_logic;
SIGNAL \mux_2|f[17]~919_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][17]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][17]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][17]~q\ : std_logic;
SIGNAL \mux_2|f[17]~913_combout\ : std_logic;
SIGNAL \mux_2|f[17]~914_combout\ : std_logic;
SIGNAL \mux_2|f[17]~922_combout\ : std_logic;
SIGNAL \mux_2|f[17]~933_combout\ : std_logic;
SIGNAL \mux_2|f[17]~944_combout\ : std_logic;
SIGNAL \mux_2|f[17]~945_combout\ : std_logic;
SIGNAL \mux_2|f[17]~946_combout\ : std_logic;
SIGNAL \mux_JAL|f[17]~15_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][17]~q\ : std_logic;
SIGNAL \mux_3|f[17]~77_combout\ : std_logic;
SIGNAL \ALU_1|Add0~35\ : std_logic;
SIGNAL \ALU_1|Add0~36_combout\ : std_logic;
SIGNAL \ALU_1|Mux13~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux45~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~985_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~986_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~978_combout\ : std_logic;
SIGNAL \mux_2|f[18]~979_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~980_combout\ : std_logic;
SIGNAL \mux_2|f[18]~981_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~982_combout\ : std_logic;
SIGNAL \mux_2|f[18]~983_combout\ : std_logic;
SIGNAL \mux_2|f[18]~984_combout\ : std_logic;
SIGNAL \mux_2|f[18]~987_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~947_combout\ : std_logic;
SIGNAL \mux_2|f[18]~948_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~951_combout\ : std_logic;
SIGNAL \mux_2|f[18]~952_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~949_combout\ : std_logic;
SIGNAL \mux_2|f[18]~950_combout\ : std_logic;
SIGNAL \mux_2|f[18]~953_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~954_combout\ : std_logic;
SIGNAL \mux_2|f[18]~955_combout\ : std_logic;
SIGNAL \mux_2|f[18]~956_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~974_combout\ : std_logic;
SIGNAL \mux_2|f[18]~975_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~969_combout\ : std_logic;
SIGNAL \mux_2|f[18]~970_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~971_combout\ : std_logic;
SIGNAL \mux_2|f[18]~972_combout\ : std_logic;
SIGNAL \mux_2|f[18]~973_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~967_combout\ : std_logic;
SIGNAL \mux_2|f[18]~968_combout\ : std_logic;
SIGNAL \mux_2|f[18]~976_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~964_combout\ : std_logic;
SIGNAL \mux_2|f[18]~965_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~957_combout\ : std_logic;
SIGNAL \mux_2|f[18]~958_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~961_combout\ : std_logic;
SIGNAL \mux_2|f[18]~962_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][18]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][18]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][18]~q\ : std_logic;
SIGNAL \mux_2|f[18]~959_combout\ : std_logic;
SIGNAL \mux_2|f[18]~960_combout\ : std_logic;
SIGNAL \mux_2|f[18]~963_combout\ : std_logic;
SIGNAL \mux_2|f[18]~966_combout\ : std_logic;
SIGNAL \mux_2|f[18]~977_combout\ : std_logic;
SIGNAL \mux_2|f[18]~988_combout\ : std_logic;
SIGNAL \mux_2|f[18]~989_combout\ : std_logic;
SIGNAL \mux_2|f[18]~990_combout\ : std_logic;
SIGNAL \mux_JAL|f[18]~14_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][18]~q\ : std_logic;
SIGNAL \mux_3|f[18]~76_combout\ : std_logic;
SIGNAL \ALU_1|Add0~37\ : std_logic;
SIGNAL \ALU_1|Add0~38_combout\ : std_logic;
SIGNAL \ALU_1|Mux12~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~19_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux44~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~991_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~992_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~998_combout\ : std_logic;
SIGNAL \mux_2|f[19]~999_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~993_combout\ : std_logic;
SIGNAL \mux_2|f[19]~994_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~995_combout\ : std_logic;
SIGNAL \mux_2|f[19]~996_combout\ : std_logic;
SIGNAL \mux_2|f[19]~997_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1000_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1001_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1002_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1008_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1009_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1005_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1006_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1003_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1004_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1007_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1010_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1018_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1019_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1011_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1012_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1013_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1014_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1015_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1016_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1017_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1020_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1021_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1029_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1030_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1022_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1023_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1024_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1025_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][19]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][19]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][19]~q\ : std_logic;
SIGNAL \mux_2|f[19]~1026_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1027_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1028_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1031_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1032_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1033_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1034_combout\ : std_logic;
SIGNAL \mux_JAL|f[19]~13_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][19]~q\ : std_logic;
SIGNAL \mux_3|f[19]~75_combout\ : std_logic;
SIGNAL \ALU_1|Add0~39\ : std_logic;
SIGNAL \ALU_1|Add0~40_combout\ : std_logic;
SIGNAL \ALU_1|temp~20_combout\ : std_logic;
SIGNAL \ALU_1|Mux11~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux43~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1066_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1067_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1070_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1071_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1068_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1069_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1072_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1073_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1074_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1075_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1035_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1036_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1037_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1038_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1039_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1040_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1041_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1042_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1043_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1044_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1062_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1063_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1059_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1060_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1057_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1058_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1061_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1055_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1056_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1064_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1052_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1053_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1047_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1048_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1049_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1050_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1051_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][20]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][20]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][20]~q\ : std_logic;
SIGNAL \mux_2|f[20]~1045_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1046_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1054_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1065_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1076_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1077_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1078_combout\ : std_logic;
SIGNAL \mux_JAL|f[20]~12_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][20]~q\ : std_logic;
SIGNAL \mux_3|f[20]~74_combout\ : std_logic;
SIGNAL \ALU_1|Add0~41\ : std_logic;
SIGNAL \ALU_1|Add0~42_combout\ : std_logic;
SIGNAL \ALU_1|Mux10~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~21_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux42~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1114_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1115_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1112_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1113_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1116_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1117_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1118_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1110_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1111_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1119_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1079_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1080_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1086_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1087_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1081_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1082_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1083_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1084_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1085_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1088_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1099_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1100_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1106_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1107_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1103_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1104_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1101_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1102_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1105_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1108_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1096_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1097_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1089_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1090_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1093_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1094_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][21]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][21]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][21]~q\ : std_logic;
SIGNAL \mux_2|f[21]~1091_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1092_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1095_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1098_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1109_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1120_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1121_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1122_combout\ : std_logic;
SIGNAL \mux_JAL|f[21]~11_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][21]~q\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][21]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux10~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux10~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~43\ : std_logic;
SIGNAL \ALU_1|Add0~44_combout\ : std_logic;
SIGNAL \ALU_1|Mux9~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux41~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1123_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1124_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1130_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1131_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1127_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1128_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1125_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1126_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1129_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1132_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1133_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1134_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1135_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1136_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1137_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1138_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1139_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1140_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1141_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1142_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1143_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1144_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1150_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1151_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1147_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1148_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1145_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1146_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1149_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1152_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1153_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1154_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1155_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1161_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1162_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1156_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1157_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][22]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][22]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][22]~q\ : std_logic;
SIGNAL \mux_2|f[22]~1158_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1159_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1160_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1163_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1164_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1165_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1166_combout\ : std_logic;
SIGNAL \mux_JAL|f[22]~10_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][22]~q\ : std_logic;
SIGNAL \mux_3|f[22]~72_combout\ : std_logic;
SIGNAL \ALU_1|Add0~45\ : std_logic;
SIGNAL \ALU_1|Add0~46_combout\ : std_logic;
SIGNAL \ALU_1|Mux8~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~23_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux40~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1167_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1168_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1169_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1170_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1171_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1172_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1173_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1174_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1175_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1176_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1200_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1201_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1202_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1203_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1204_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1205_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1206_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1198_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1199_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1207_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1194_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1195_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1191_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1192_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1189_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1190_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1193_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1187_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1188_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1196_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1184_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1185_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1181_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1182_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1179_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1180_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1183_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][23]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][23]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][23]~q\ : std_logic;
SIGNAL \mux_2|f[23]~1177_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1178_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1186_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1197_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1208_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1209_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1210_combout\ : std_logic;
SIGNAL \mux_JAL|f[23]~9_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][23]~q\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][23]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux8~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux8~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~47\ : std_logic;
SIGNAL \ALU_1|Add0~48_combout\ : std_logic;
SIGNAL \ALU_1|temp~24_combout\ : std_logic;
SIGNAL \ALU_1|Mux7~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux39~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1249_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1250_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1242_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1243_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1246_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1247_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1244_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1245_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1248_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1251_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1211_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1212_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1218_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1219_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1215_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1216_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1213_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1214_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1217_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1220_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1233_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1234_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1235_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1236_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1237_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1238_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1239_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1231_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1232_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1240_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1228_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1229_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1223_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1224_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1225_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1226_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1227_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][24]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][24]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][24]~q\ : std_logic;
SIGNAL \mux_2|f[24]~1221_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1222_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1230_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1241_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1252_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1253_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1254_combout\ : std_logic;
SIGNAL \mux_JAL|f[24]~8_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][24]~q\ : std_logic;
SIGNAL \mux_3|f[24]~70_combout\ : std_logic;
SIGNAL \ALU_1|Add0~49\ : std_logic;
SIGNAL \ALU_1|Add0~50_combout\ : std_logic;
SIGNAL \ALU_1|Mux6~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~25_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux38~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1257_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1258_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1259_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1260_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1261_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1255_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1256_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1262_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1263_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1264_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1272_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1273_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1269_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1270_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1267_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1268_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1271_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1265_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1266_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1274_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1282_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1283_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1275_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1276_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1279_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1280_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1277_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1278_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1281_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1284_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1285_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1293_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1294_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1288_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1289_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1290_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1291_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1292_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][25]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][25]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][25]~q\ : std_logic;
SIGNAL \mux_2|f[25]~1286_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1287_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1295_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1296_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1297_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1298_combout\ : std_logic;
SIGNAL \mux_JAL|f[25]~7_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][25]~q\ : std_logic;
SIGNAL \mux_3|f[25]~69_combout\ : std_logic;
SIGNAL \ALU_1|Add0~51\ : std_logic;
SIGNAL \ALU_1|Add0~52_combout\ : std_logic;
SIGNAL \ALU_1|Mux5~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux37~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][26]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1303_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1304_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][26]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][26]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][26]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1301_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1302_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1305_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1299_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1300_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1306_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1307_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1308_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1337_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1338_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1334_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1335_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][26]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1332_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1333_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1336_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][26]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1330_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1331_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1339_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1319_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1320_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][26]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1326_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][26]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1327_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1323_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1324_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1321_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1322_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1325_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1328_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1309_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1310_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1316_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1317_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1311_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1312_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][26]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][26]~q\ : std_logic;
SIGNAL \mux_2|f[26]~1313_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1314_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1315_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1318_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1329_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1340_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1341_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1342_combout\ : std_logic;
SIGNAL \mux_JAL|f[26]~6_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][26]~q\ : std_logic;
SIGNAL \mux_3|f[26]~68_combout\ : std_logic;
SIGNAL \ALU_1|Add0~53\ : std_logic;
SIGNAL \ALU_1|Add0~54_combout\ : std_logic;
SIGNAL \ALU_1|Mux4~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~27_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux36~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1381_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1382_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1374_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1375_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1378_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1379_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1376_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1377_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1380_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1383_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1350_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1351_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1347_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1348_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1345_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1346_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1349_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1343_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1344_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1352_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1363_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1364_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1370_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1371_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1365_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1366_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1367_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1368_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1369_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1372_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1360_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1361_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1353_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1354_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1357_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1358_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][27]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][27]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][27]~q\ : std_logic;
SIGNAL \mux_2|f[27]~1355_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1356_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1359_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1362_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1373_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1384_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1385_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1386_combout\ : std_logic;
SIGNAL \mux_JAL|f[27]~5_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][27]~q\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][27]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux4~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux4~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~55\ : std_logic;
SIGNAL \ALU_1|Add0~56_combout\ : std_logic;
SIGNAL \ALU_1|Mux3~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux35~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1425_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1426_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1418_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1419_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1422_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1423_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1420_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1421_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1424_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1427_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1387_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1388_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1394_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1395_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1389_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1390_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1391_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1392_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1393_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1396_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1407_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1408_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1414_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1415_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1411_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1412_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1409_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1410_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1413_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1416_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1397_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1398_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1404_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1405_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1401_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1402_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][28]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][28]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][28]~q\ : std_logic;
SIGNAL \mux_2|f[28]~1399_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1400_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1403_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1406_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1417_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1428_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1429_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1430_combout\ : std_logic;
SIGNAL \mux_JAL|f[28]~4_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][28]~q\ : std_logic;
SIGNAL \mux_3|f[28]~66_combout\ : std_logic;
SIGNAL \ALU_1|Add0~57\ : std_logic;
SIGNAL \ALU_1|Add0~58_combout\ : std_logic;
SIGNAL \ALU_1|Mux2~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~29_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux34~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1469_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1470_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1464_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1465_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1466_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1467_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1468_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1462_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1463_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1471_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1431_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1432_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1438_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1439_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1435_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1436_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1433_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1434_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1437_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1440_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1448_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1449_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1441_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1442_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1445_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1446_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1443_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1444_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1447_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1450_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1451_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1452_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1458_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1459_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1453_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1454_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][29]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][29]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][29]~q\ : std_logic;
SIGNAL \mux_2|f[29]~1455_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1456_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1457_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1460_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1461_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1472_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1473_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1474_combout\ : std_logic;
SIGNAL \mux_JAL|f[29]~3_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][29]~q\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][29]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux2~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux2~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~59\ : std_logic;
SIGNAL \ALU_1|Add0~60_combout\ : std_logic;
SIGNAL \ALU_1|Mux1~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux33~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1479_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1480_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1477_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1478_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1481_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1475_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1476_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1482_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1483_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1484_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1492_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1493_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1485_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1486_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1489_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1490_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1487_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1488_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1491_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1494_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1502_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1503_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1499_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1500_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1497_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1498_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1501_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1495_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1496_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1504_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1505_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1506_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1507_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1513_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1514_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1508_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1509_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][30]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][30]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][30]~q\ : std_logic;
SIGNAL \mux_2|f[30]~1510_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1511_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1512_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1515_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1516_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1517_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1518_combout\ : std_logic;
SIGNAL \mux_JAL|f[30]~2_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][30]~q\ : std_logic;
SIGNAL \mux_3|f[30]~64_combout\ : std_logic;
SIGNAL \ALU_1|Add0~61\ : std_logic;
SIGNAL \ALU_1|Add0~62_combout\ : std_logic;
SIGNAL \ALU_1|Mux0~0_combout\ : std_logic;
SIGNAL \ALU_1|temp~31_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux32~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1550_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1551_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1557_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1558_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1554_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1555_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1552_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1553_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1556_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1559_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1519_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1520_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1526_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1527_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1521_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1522_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1523_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1524_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1525_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1528_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1536_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1537_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1533_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1534_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1531_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1532_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1535_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1529_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1530_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1538_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1539_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1540_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1546_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1547_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1543_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1544_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][31]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][31]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][31]~q\ : std_logic;
SIGNAL \mux_2|f[31]~1541_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1542_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1545_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1548_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1549_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1560_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1561_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1562_combout\ : std_logic;
SIGNAL \mux_JAL|f[31]~1_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][31]~q\ : std_logic;
SIGNAL \mux_3|f[31]~63_combout\ : std_logic;
SIGNAL \ALU_1|LessThan0~1_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~3_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~5_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~7_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~9_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~11_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~13_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~15_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~17_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~19_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~21_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~23_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~25_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~27_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~29_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~31_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~33_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~35_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~37_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~39_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~41_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~43_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~45_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~47_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~49_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~51_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~53_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~55_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~57_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~59_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~61_cout\ : std_logic;
SIGNAL \ALU_1|LessThan0~62_combout\ : std_logic;
SIGNAL \ALU_1|Add0~0_combout\ : std_logic;
SIGNAL \ALU_1|Mux63~8_combout\ : std_logic;
SIGNAL \ALU_1|Mux63~10_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux59~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~338_combout\ : std_logic;
SIGNAL \mux_2|f[4]~339_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~331_combout\ : std_logic;
SIGNAL \mux_2|f[4]~332_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~333_combout\ : std_logic;
SIGNAL \mux_2|f[4]~334_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~335_combout\ : std_logic;
SIGNAL \mux_2|f[4]~336_combout\ : std_logic;
SIGNAL \mux_2|f[4]~337_combout\ : std_logic;
SIGNAL \mux_2|f[4]~340_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~362_combout\ : std_logic;
SIGNAL \mux_2|f[4]~363_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~369_combout\ : std_logic;
SIGNAL \mux_2|f[4]~370_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~364_combout\ : std_logic;
SIGNAL \mux_2|f[4]~365_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~366_combout\ : std_logic;
SIGNAL \mux_2|f[4]~367_combout\ : std_logic;
SIGNAL \mux_2|f[4]~368_combout\ : std_logic;
SIGNAL \mux_2|f[4]~371_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~341_combout\ : std_logic;
SIGNAL \mux_2|f[4]~342_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~343_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~344_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~345_combout\ : std_logic;
SIGNAL \mux_2|f[4]~346_combout\ : std_logic;
SIGNAL \mux_2|f[4]~347_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~348_combout\ : std_logic;
SIGNAL \mux_2|f[4]~349_combout\ : std_logic;
SIGNAL \mux_2|f[4]~350_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~358_combout\ : std_logic;
SIGNAL \mux_2|f[4]~359_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~351_combout\ : std_logic;
SIGNAL \mux_2|f[4]~352_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~355_combout\ : std_logic;
SIGNAL \mux_2|f[4]~356_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][4]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][4]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][4]~q\ : std_logic;
SIGNAL \mux_2|f[4]~353_combout\ : std_logic;
SIGNAL \mux_2|f[4]~354_combout\ : std_logic;
SIGNAL \mux_2|f[4]~357_combout\ : std_logic;
SIGNAL \mux_2|f[4]~360_combout\ : std_logic;
SIGNAL \mux_2|f[4]~361_combout\ : std_logic;
SIGNAL \mux_2|f[4]~372_combout\ : std_logic;
SIGNAL \mux_2|f[4]~373_combout\ : std_logic;
SIGNAL \mux_2|f[4]~374_combout\ : std_logic;
SIGNAL \mux_JAL|f[4]~28_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][4]~q\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][4]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux27~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux27~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~8_combout\ : std_logic;
SIGNAL \ALU_1|Mux59~2_combout\ : std_logic;
SIGNAL \ALU_1|Mux59~3_combout\ : std_logic;
SIGNAL \MEM_RAM|Decoder0~72_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~325_combout\ : std_logic;
SIGNAL \mux_2|f[3]~326_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~318_combout\ : std_logic;
SIGNAL \mux_2|f[3]~319_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~320_combout\ : std_logic;
SIGNAL \mux_2|f[3]~321_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~322_combout\ : std_logic;
SIGNAL \mux_2|f[3]~323_combout\ : std_logic;
SIGNAL \mux_2|f[3]~324_combout\ : std_logic;
SIGNAL \mux_2|f[3]~327_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~291_combout\ : std_logic;
SIGNAL \mux_2|f[3]~292_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~289_combout\ : std_logic;
SIGNAL \mux_2|f[3]~290_combout\ : std_logic;
SIGNAL \mux_2|f[3]~293_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~294_combout\ : std_logic;
SIGNAL \mux_2|f[3]~295_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~287_combout\ : std_logic;
SIGNAL \mux_2|f[3]~288_combout\ : std_logic;
SIGNAL \mux_2|f[3]~296_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~309_combout\ : std_logic;
SIGNAL \mux_2|f[3]~310_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~311_combout\ : std_logic;
SIGNAL \mux_2|f[3]~312_combout\ : std_logic;
SIGNAL \mux_2|f[3]~313_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~307_combout\ : std_logic;
SIGNAL \mux_2|f[3]~308_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~314_combout\ : std_logic;
SIGNAL \mux_2|f[3]~315_combout\ : std_logic;
SIGNAL \mux_2|f[3]~316_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~297_combout\ : std_logic;
SIGNAL \mux_2|f[3]~298_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~304_combout\ : std_logic;
SIGNAL \mux_2|f[3]~305_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~299_combout\ : std_logic;
SIGNAL \mux_2|f[3]~300_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][3]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][3]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][3]~q\ : std_logic;
SIGNAL \mux_2|f[3]~301_combout\ : std_logic;
SIGNAL \mux_2|f[3]~302_combout\ : std_logic;
SIGNAL \mux_2|f[3]~303_combout\ : std_logic;
SIGNAL \mux_2|f[3]~306_combout\ : std_logic;
SIGNAL \mux_2|f[3]~317_combout\ : std_logic;
SIGNAL \mux_2|f[3]~328_combout\ : std_logic;
SIGNAL \mux_2|f[3]~329_combout\ : std_logic;
SIGNAL \mux_2|f[3]~330_combout\ : std_logic;
SIGNAL \mux_JAL|f[3]~29_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[2][3]~q\ : std_logic;
SIGNAL \mux_3|f[3]~91_combout\ : std_logic;
SIGNAL \ALU_1|Add0~6_combout\ : std_logic;
SIGNAL \ALU_1|Mux60~2_combout\ : std_logic;
SIGNAL \ALU_1|Mux60~3_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux62~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~199_combout\ : std_logic;
SIGNAL \mux_2|f[1]~200_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~206_combout\ : std_logic;
SIGNAL \mux_2|f[1]~207_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~201_combout\ : std_logic;
SIGNAL \mux_2|f[1]~202_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~203_combout\ : std_logic;
SIGNAL \mux_2|f[1]~204_combout\ : std_logic;
SIGNAL \mux_2|f[1]~205_combout\ : std_logic;
SIGNAL \mux_2|f[1]~208_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~230_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~231_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~237_combout\ : std_logic;
SIGNAL \mux_2|f[1]~238_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~232_combout\ : std_logic;
SIGNAL \mux_2|f[1]~233_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~234_combout\ : std_logic;
SIGNAL \mux_2|f[1]~235_combout\ : std_logic;
SIGNAL \mux_2|f[1]~236_combout\ : std_logic;
SIGNAL \mux_2|f[1]~239_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~211_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~212_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~213_combout\ : std_logic;
SIGNAL \mux_2|f[1]~214_combout\ : std_logic;
SIGNAL \mux_2|f[1]~215_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~209_combout\ : std_logic;
SIGNAL \mux_2|f[1]~210_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~216_combout\ : std_logic;
SIGNAL \mux_2|f[1]~217_combout\ : std_logic;
SIGNAL \mux_2|f[1]~218_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~226_combout\ : std_logic;
SIGNAL \mux_2|f[1]~227_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~223_combout\ : std_logic;
SIGNAL \mux_2|f[1]~224_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~221_combout\ : std_logic;
SIGNAL \mux_2|f[1]~222_combout\ : std_logic;
SIGNAL \mux_2|f[1]~225_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][1]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][1]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][1]~q\ : std_logic;
SIGNAL \mux_2|f[1]~219_combout\ : std_logic;
SIGNAL \mux_2|f[1]~220_combout\ : std_logic;
SIGNAL \mux_2|f[1]~228_combout\ : std_logic;
SIGNAL \mux_2|f[1]~229_combout\ : std_logic;
SIGNAL \mux_2|f[1]~240_combout\ : std_logic;
SIGNAL \mux_2|f[1]~241_combout\ : std_logic;
SIGNAL \mux_2|f[1]~242_combout\ : std_logic;
SIGNAL \mux_JAL|f[1]~31_combout\ : std_logic;
SIGNAL \BANCO_REG|MEMORY[10][1]~q\ : std_logic;
SIGNAL \BANCO_REG|Mux30~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux30~1_combout\ : std_logic;
SIGNAL \ALU_1|Add0~2_combout\ : std_logic;
SIGNAL \ALU_1|Mux62~2_combout\ : std_logic;
SIGNAL \ALU_1|Mux62~3_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~9_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~6_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~5_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~7_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~2_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~1_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~0_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~3_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~4_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~8_combout\ : std_logic;
SIGNAL \PORTA_AND_1|OUTPUT~10_combout\ : std_logic;
SIGNAL \GERA_IME|IMM[2]~1_combout\ : std_logic;
SIGNAL \PC|q[1]~35\ : std_logic;
SIGNAL \PC|q[2]~36_combout\ : std_logic;
SIGNAL \somaConst|output[2]~4_combout\ : std_logic;
SIGNAL \GERA_IME|IMM[2]~0_combout\ : std_logic;
SIGNAL \PC|q[0]~32_combout\ : std_logic;
SIGNAL \somaConst|output[0]~0_combout\ : std_logic;
SIGNAL \mux_2|f[1]~154_combout\ : std_logic;
SIGNAL \ALU_1|Mux63~9_combout\ : std_logic;
SIGNAL \ALU_1|temp~0_combout\ : std_logic;
SIGNAL \BANCO_REG|Mux63~4_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[43][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[47][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[39][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[35][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~162_combout\ : std_logic;
SIGNAL \mux_2|f[0]~163_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[46][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[42][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[38][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[34][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~155_combout\ : std_logic;
SIGNAL \mux_2|f[0]~156_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[44][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[40][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[36][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[32][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~159_combout\ : std_logic;
SIGNAL \mux_2|f[0]~160_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[41][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[45][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[37][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[33][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~157_combout\ : std_logic;
SIGNAL \mux_2|f[0]~158_combout\ : std_logic;
SIGNAL \mux_2|f[0]~161_combout\ : std_logic;
SIGNAL \mux_2|f[0]~164_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[9][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[11][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[3][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[1][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~175_combout\ : std_logic;
SIGNAL \mux_2|f[0]~176_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[13][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[15][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[7][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[5][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~182_combout\ : std_logic;
SIGNAL \mux_2|f[0]~183_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[12][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[14][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[6][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[4][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~177_combout\ : std_logic;
SIGNAL \mux_2|f[0]~178_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[8][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[10][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[2][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[0][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~179_combout\ : std_logic;
SIGNAL \mux_2|f[0]~180_combout\ : std_logic;
SIGNAL \mux_2|f[0]~181_combout\ : std_logic;
SIGNAL \mux_2|f[0]~184_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[26][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[27][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[25][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[24][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~165_combout\ : std_logic;
SIGNAL \mux_2|f[0]~166_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[29][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[31][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[30][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[28][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~172_combout\ : std_logic;
SIGNAL \mux_2|f[0]~173_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[21][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[23][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[22][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[20][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~167_combout\ : std_logic;
SIGNAL \mux_2|f[0]~168_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[18][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[19][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[17][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[16][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~169_combout\ : std_logic;
SIGNAL \mux_2|f[0]~170_combout\ : std_logic;
SIGNAL \mux_2|f[0]~171_combout\ : std_logic;
SIGNAL \mux_2|f[0]~174_combout\ : std_logic;
SIGNAL \mux_2|f[0]~185_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[63][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[62][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[61][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[60][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~193_combout\ : std_logic;
SIGNAL \mux_2|f[0]~194_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[57][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[59][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[58][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[56][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~186_combout\ : std_logic;
SIGNAL \mux_2|f[0]~187_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][0]~feeder_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[54][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[55][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[53][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[52][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~188_combout\ : std_logic;
SIGNAL \mux_2|f[0]~189_combout\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[49][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[51][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[50][0]~q\ : std_logic;
SIGNAL \MEM_RAM|MEMORY[48][0]~q\ : std_logic;
SIGNAL \mux_2|f[0]~190_combout\ : std_logic;
SIGNAL \mux_2|f[0]~191_combout\ : std_logic;
SIGNAL \mux_2|f[0]~192_combout\ : std_logic;
SIGNAL \mux_2|f[0]~195_combout\ : std_logic;
SIGNAL \mux_2|f[0]~196_combout\ : std_logic;
SIGNAL \mux_2|f[0]~197_combout\ : std_logic;
SIGNAL \mux_2|f[0]~198_combout\ : std_logic;
SIGNAL \mux_2|f[0]~1563_combout\ : std_logic;
SIGNAL \mux_2|f[1]~1564_combout\ : std_logic;
SIGNAL \mux_2|f[2]~1580_combout\ : std_logic;
SIGNAL \mux_2|f[3]~1565_combout\ : std_logic;
SIGNAL \mux_2|f[4]~1581_combout\ : std_logic;
SIGNAL \mux_2|f[5]~1566_combout\ : std_logic;
SIGNAL \mux_2|f[6]~1582_combout\ : std_logic;
SIGNAL \mux_2|f[7]~1567_combout\ : std_logic;
SIGNAL \mux_2|f[8]~1583_combout\ : std_logic;
SIGNAL \mux_2|f[9]~1568_combout\ : std_logic;
SIGNAL \mux_2|f[10]~1584_combout\ : std_logic;
SIGNAL \mux_2|f[11]~1569_combout\ : std_logic;
SIGNAL \mux_2|f[12]~1585_combout\ : std_logic;
SIGNAL \mux_2|f[13]~1570_combout\ : std_logic;
SIGNAL \mux_2|f[14]~1586_combout\ : std_logic;
SIGNAL \mux_2|f[15]~1571_combout\ : std_logic;
SIGNAL \mux_2|f[16]~1587_combout\ : std_logic;
SIGNAL \mux_2|f[17]~1572_combout\ : std_logic;
SIGNAL \mux_2|f[18]~1588_combout\ : std_logic;
SIGNAL \mux_2|f[19]~1573_combout\ : std_logic;
SIGNAL \mux_2|f[20]~1589_combout\ : std_logic;
SIGNAL \mux_2|f[21]~1574_combout\ : std_logic;
SIGNAL \mux_2|f[22]~1590_combout\ : std_logic;
SIGNAL \mux_2|f[23]~1575_combout\ : std_logic;
SIGNAL \mux_2|f[24]~1591_combout\ : std_logic;
SIGNAL \mux_2|f[25]~1576_combout\ : std_logic;
SIGNAL \mux_2|f[26]~1592_combout\ : std_logic;
SIGNAL \mux_2|f[27]~1577_combout\ : std_logic;
SIGNAL \mux_2|f[28]~1593_combout\ : std_logic;
SIGNAL \mux_2|f[29]~1578_combout\ : std_logic;
SIGNAL \mux_2|f[30]~1594_combout\ : std_logic;
SIGNAL \mux_2|f[31]~1579_combout\ : std_logic;
SIGNAL \PC|q\ : std_logic_vector(31 DOWNTO 0);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

Saida <= ww_Saida;
ww_Clock <= Clock;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\Clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Clock~input_o\);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X11_Y12_N2
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X10_Y16_N9
\Saida[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[0]~1563_combout\,
	devoe => ww_devoe,
	o => \Saida[0]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\Saida[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[1]~1564_combout\,
	devoe => ww_devoe,
	o => \Saida[1]~output_o\);

-- Location: IOOBUF_X31_Y5_N9
\Saida[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[2]~1580_combout\,
	devoe => ww_devoe,
	o => \Saida[2]~output_o\);

-- Location: IOOBUF_X22_Y0_N30
\Saida[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[3]~1565_combout\,
	devoe => ww_devoe,
	o => \Saida[3]~output_o\);

-- Location: IOOBUF_X31_Y4_N16
\Saida[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[4]~1581_combout\,
	devoe => ww_devoe,
	o => \Saida[4]~output_o\);

-- Location: IOOBUF_X17_Y0_N23
\Saida[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[5]~1566_combout\,
	devoe => ww_devoe,
	o => \Saida[5]~output_o\);

-- Location: IOOBUF_X31_Y5_N23
\Saida[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[6]~1582_combout\,
	devoe => ww_devoe,
	o => \Saida[6]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\Saida[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[7]~1567_combout\,
	devoe => ww_devoe,
	o => \Saida[7]~output_o\);

-- Location: IOOBUF_X19_Y0_N30
\Saida[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[8]~1583_combout\,
	devoe => ww_devoe,
	o => \Saida[8]~output_o\);

-- Location: IOOBUF_X13_Y0_N2
\Saida[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[9]~1568_combout\,
	devoe => ww_devoe,
	o => \Saida[9]~output_o\);

-- Location: IOOBUF_X15_Y0_N23
\Saida[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[10]~1584_combout\,
	devoe => ww_devoe,
	o => \Saida[10]~output_o\);

-- Location: IOOBUF_X24_Y0_N30
\Saida[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[11]~1569_combout\,
	devoe => ww_devoe,
	o => \Saida[11]~output_o\);

-- Location: IOOBUF_X15_Y0_N2
\Saida[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[12]~1585_combout\,
	devoe => ww_devoe,
	o => \Saida[12]~output_o\);

-- Location: IOOBUF_X6_Y10_N2
\Saida[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[13]~1570_combout\,
	devoe => ww_devoe,
	o => \Saida[13]~output_o\);

-- Location: IOOBUF_X31_Y5_N16
\Saida[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[14]~1586_combout\,
	devoe => ww_devoe,
	o => \Saida[14]~output_o\);

-- Location: IOOBUF_X13_Y0_N23
\Saida[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[15]~1571_combout\,
	devoe => ww_devoe,
	o => \Saida[15]~output_o\);

-- Location: IOOBUF_X22_Y0_N16
\Saida[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[16]~1587_combout\,
	devoe => ww_devoe,
	o => \Saida[16]~output_o\);

-- Location: IOOBUF_X17_Y0_N30
\Saida[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[17]~1572_combout\,
	devoe => ww_devoe,
	o => \Saida[17]~output_o\);

-- Location: IOOBUF_X19_Y0_N9
\Saida[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[18]~1588_combout\,
	devoe => ww_devoe,
	o => \Saida[18]~output_o\);

-- Location: IOOBUF_X15_Y0_N30
\Saida[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[19]~1573_combout\,
	devoe => ww_devoe,
	o => \Saida[19]~output_o\);

-- Location: IOOBUF_X19_Y0_N2
\Saida[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[20]~1589_combout\,
	devoe => ww_devoe,
	o => \Saida[20]~output_o\);

-- Location: IOOBUF_X24_Y0_N16
\Saida[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[21]~1574_combout\,
	devoe => ww_devoe,
	o => \Saida[21]~output_o\);

-- Location: IOOBUF_X15_Y0_N16
\Saida[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[22]~1590_combout\,
	devoe => ww_devoe,
	o => \Saida[22]~output_o\);

-- Location: IOOBUF_X15_Y0_N9
\Saida[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[23]~1575_combout\,
	devoe => ww_devoe,
	o => \Saida[23]~output_o\);

-- Location: IOOBUF_X19_Y0_N23
\Saida[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[24]~1591_combout\,
	devoe => ww_devoe,
	o => \Saida[24]~output_o\);

-- Location: IOOBUF_X17_Y0_N9
\Saida[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[25]~1576_combout\,
	devoe => ww_devoe,
	o => \Saida[25]~output_o\);

-- Location: IOOBUF_X17_Y0_N2
\Saida[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[26]~1592_combout\,
	devoe => ww_devoe,
	o => \Saida[26]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\Saida[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[27]~1577_combout\,
	devoe => ww_devoe,
	o => \Saida[27]~output_o\);

-- Location: IOOBUF_X17_Y0_N16
\Saida[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[28]~1593_combout\,
	devoe => ww_devoe,
	o => \Saida[28]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\Saida[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[29]~1578_combout\,
	devoe => ww_devoe,
	o => \Saida[29]~output_o\);

-- Location: IOOBUF_X19_Y0_N16
\Saida[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[30]~1594_combout\,
	devoe => ww_devoe,
	o => \Saida[30]~output_o\);

-- Location: IOOBUF_X13_Y0_N9
\Saida[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_2|f[31]~1579_combout\,
	devoe => ww_devoe,
	o => \Saida[31]~output_o\);

-- Location: IOIBUF_X0_Y6_N15
\Clock~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock,
	o => \Clock~input_o\);

-- Location: CLKCTRL_G3
\Clock~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clock~inputclkctrl_outclk\);

-- Location: LCCOMB_X18_Y8_N0
\PC|q[0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[0]~32_combout\ = (\GERA_IME|IMM[2]~0_combout\ & (\PC|q\(0) $ (VCC))) # (!\GERA_IME|IMM[2]~0_combout\ & (\PC|q\(0) & VCC))
-- \PC|q[0]~33\ = CARRY((\GERA_IME|IMM[2]~0_combout\ & \PC|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GERA_IME|IMM[2]~0_combout\,
	datab => \PC|q\(0),
	datad => VCC,
	combout => \PC|q[0]~32_combout\,
	cout => \PC|q[0]~33\);

-- Location: LCCOMB_X18_Y8_N2
\PC|q[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[1]~34_combout\ = (\GERA_IME|IMM[2]~1_combout\ & ((\PC|q\(1) & (\PC|q[0]~33\ & VCC)) # (!\PC|q\(1) & (!\PC|q[0]~33\)))) # (!\GERA_IME|IMM[2]~1_combout\ & ((\PC|q\(1) & (!\PC|q[0]~33\)) # (!\PC|q\(1) & ((\PC|q[0]~33\) # (GND)))))
-- \PC|q[1]~35\ = CARRY((\GERA_IME|IMM[2]~1_combout\ & (!\PC|q\(1) & !\PC|q[0]~33\)) # (!\GERA_IME|IMM[2]~1_combout\ & ((!\PC|q[0]~33\) # (!\PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GERA_IME|IMM[2]~1_combout\,
	datab => \PC|q\(1),
	datad => VCC,
	cin => \PC|q[0]~33\,
	combout => \PC|q[1]~34_combout\,
	cout => \PC|q[1]~35\);

-- Location: LCCOMB_X14_Y8_N0
\somaConst|output[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[0]~0_combout\ = \PC|q\(0) $ (VCC)
-- \somaConst|output[0]~1\ = CARRY(\PC|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(0),
	datad => VCC,
	combout => \somaConst|output[0]~0_combout\,
	cout => \somaConst|output[0]~1\);

-- Location: LCCOMB_X14_Y8_N2
\somaConst|output[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[1]~2_combout\ = (\PC|q\(1) & (!\somaConst|output[0]~1\)) # (!\PC|q\(1) & ((\somaConst|output[0]~1\) # (GND)))
-- \somaConst|output[1]~3\ = CARRY((!\somaConst|output[0]~1\) # (!\PC|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datad => VCC,
	cin => \somaConst|output[0]~1\,
	combout => \somaConst|output[1]~2_combout\,
	cout => \somaConst|output[1]~3\);

-- Location: LCCOMB_X18_Y10_N8
\CONTROLER|BRANCH~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CONTROLER|BRANCH~0_combout\ = (!\PC|q\(1) & (\PC|q\(0) $ (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \CONTROLER|BRANCH~0_combout\);

-- Location: LCCOMB_X22_Y4_N16
\CONTROLER|Equal7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CONTROLER|Equal7~0_combout\ = (!\PC|q\(0) & (!\PC|q\(2) & !\PC|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	combout => \CONTROLER|Equal7~0_combout\);

-- Location: LCCOMB_X18_Y4_N14
\separador|INTRUCAO_24_20[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \separador|INTRUCAO_24_20[0]~0_combout\ = (!\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \separador|INTRUCAO_24_20[0]~0_combout\);

-- Location: FF_X19_Y11_N29
\BANCO_REG|MEMORY[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[1]~31_combout\,
	sload => VCC,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][1]~q\);

-- Location: LCCOMB_X19_Y11_N10
\mux_3|f[1]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[1]~93_combout\ = (!\PC|q\(1) & (((\BANCO_REG|MEMORY[2][1]~q\ & \PC|q\(0))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][1]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_3|f[1]~93_combout\);

-- Location: LCCOMB_X16_Y11_N10
\ALU_1|temp~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~1_combout\ = (\BANCO_REG|Mux30~1_combout\) # (\mux_3|f[1]~93_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux30~1_combout\,
	datad => \mux_3|f[1]~93_combout\,
	combout => \ALU_1|temp~1_combout\);

-- Location: LCCOMB_X19_Y8_N0
\MEM_INSTRU|MI~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_INSTRU|MI~0_combout\ = (!\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \MEM_INSTRU|MI~0_combout\);

-- Location: LCCOMB_X18_Y8_N4
\PC|q[2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[2]~36_combout\ = (\PC|q\(2) & (\PC|q[1]~35\ $ (GND))) # (!\PC|q\(2) & (!\PC|q[1]~35\ & VCC))
-- \PC|q[2]~37\ = CARRY((\PC|q\(2) & !\PC|q[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(2),
	datad => VCC,
	cin => \PC|q[1]~35\,
	combout => \PC|q[2]~36_combout\,
	cout => \PC|q[2]~37\);

-- Location: LCCOMB_X18_Y8_N6
\PC|q[3]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[3]~38_combout\ = (\PC|q\(3) & ((\MEM_INSTRU|MI~0_combout\ & (\PC|q[2]~37\ & VCC)) # (!\MEM_INSTRU|MI~0_combout\ & (!\PC|q[2]~37\)))) # (!\PC|q\(3) & ((\MEM_INSTRU|MI~0_combout\ & (!\PC|q[2]~37\)) # (!\MEM_INSTRU|MI~0_combout\ & ((\PC|q[2]~37\) # 
-- (GND)))))
-- \PC|q[3]~39\ = CARRY((\PC|q\(3) & (!\MEM_INSTRU|MI~0_combout\ & !\PC|q[2]~37\)) # (!\PC|q\(3) & ((!\PC|q[2]~37\) # (!\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(3),
	datab => \MEM_INSTRU|MI~0_combout\,
	datad => VCC,
	cin => \PC|q[2]~37\,
	combout => \PC|q[3]~38_combout\,
	cout => \PC|q[3]~39\);

-- Location: FF_X18_Y8_N7
\PC|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[3]~38_combout\,
	asdata => \somaConst|output[3]~6_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(3));

-- Location: LCCOMB_X14_Y8_N4
\somaConst|output[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[2]~4_combout\ = (\PC|q\(2) & (\somaConst|output[1]~3\ $ (GND))) # (!\PC|q\(2) & (!\somaConst|output[1]~3\ & VCC))
-- \somaConst|output[2]~5\ = CARRY((\PC|q\(2) & !\somaConst|output[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datad => VCC,
	cin => \somaConst|output[1]~3\,
	combout => \somaConst|output[2]~4_combout\,
	cout => \somaConst|output[2]~5\);

-- Location: LCCOMB_X14_Y8_N6
\somaConst|output[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[3]~6_combout\ = (\PC|q\(3) & (!\somaConst|output[2]~5\)) # (!\PC|q\(3) & ((\somaConst|output[2]~5\) # (GND)))
-- \somaConst|output[3]~7\ = CARRY((!\somaConst|output[2]~5\) # (!\PC|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(3),
	datad => VCC,
	cin => \somaConst|output[2]~5\,
	combout => \somaConst|output[3]~6_combout\,
	cout => \somaConst|output[3]~7\);

-- Location: LCCOMB_X17_Y8_N24
\separador|INTRUCAO_19_15[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \separador|INTRUCAO_19_15[0]~0_combout\ = (\PC|q\(2) & (\PC|q\(0) & !\PC|q\(1))) # (!\PC|q\(2) & (!\PC|q\(0) & \PC|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datac => \PC|q\(0),
	datad => \PC|q\(1),
	combout => \separador|INTRUCAO_19_15[0]~0_combout\);

-- Location: LCCOMB_X20_Y12_N18
\BANCO_REG|MEMORY[10][5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|MEMORY[10][5]~0_combout\ = (\PC|q\(2) & (!\PC|q\(1) & !\PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & \PC|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \BANCO_REG|MEMORY[10][5]~0_combout\);

-- Location: FF_X20_Y8_N25
\BANCO_REG|MEMORY[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[3]~29_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][3]~q\);

-- Location: LCCOMB_X20_Y8_N24
\BANCO_REG|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux28~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][3]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][3]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux28~0_combout\);

-- Location: LCCOMB_X20_Y8_N12
\BANCO_REG|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux28~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux28~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][3]~q\ & !\BANCO_REG|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_INSTRU|MI~0_combout\,
	datab => \BANCO_REG|MEMORY[2][3]~q\,
	datac => \separador|INTRUCAO_19_15[0]~0_combout\,
	datad => \BANCO_REG|Mux28~0_combout\,
	combout => \BANCO_REG|Mux28~1_combout\);

-- Location: LCCOMB_X20_Y10_N10
\ALU_1|temp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~3_combout\ = (\mux_3|f[3]~91_combout\) # (\BANCO_REG|Mux28~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[3]~91_combout\,
	datab => \BANCO_REG|Mux28~1_combout\,
	combout => \ALU_1|temp~3_combout\);

-- Location: LCCOMB_X22_Y4_N20
\BANCO_REG|Mux60~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux60~4_combout\ = (\BANCO_REG|MEMORY[2][3]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][3]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux60~4_combout\);

-- Location: LCCOMB_X18_Y8_N8
\PC|q[4]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[4]~40_combout\ = ((\PC|q\(4) $ (\CONTROLER|Equal7~0_combout\ $ (!\PC|q[3]~39\)))) # (GND)
-- \PC|q[4]~41\ = CARRY((\PC|q\(4) & ((\CONTROLER|Equal7~0_combout\) # (!\PC|q[3]~39\))) # (!\PC|q\(4) & (\CONTROLER|Equal7~0_combout\ & !\PC|q[3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(4),
	datab => \CONTROLER|Equal7~0_combout\,
	datad => VCC,
	cin => \PC|q[3]~39\,
	combout => \PC|q[4]~40_combout\,
	cout => \PC|q[4]~41\);

-- Location: FF_X18_Y8_N9
\PC|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[4]~40_combout\,
	asdata => \somaConst|output[4]~8_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(4));

-- Location: LCCOMB_X14_Y8_N8
\somaConst|output[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[4]~8_combout\ = (\PC|q\(4) & (\somaConst|output[3]~7\ $ (GND))) # (!\PC|q\(4) & (!\somaConst|output[3]~7\ & VCC))
-- \somaConst|output[4]~9\ = CARRY((\PC|q\(4) & !\somaConst|output[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(4),
	datad => VCC,
	cin => \somaConst|output[3]~7\,
	combout => \somaConst|output[4]~8_combout\,
	cout => \somaConst|output[4]~9\);

-- Location: LCCOMB_X17_Y10_N26
\mux_3|f[4]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[4]~90_combout\ = (!\PC|q\(1) & (\PC|q\(2) & (\BANCO_REG|MEMORY[2][4]~q\ & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[2][4]~q\,
	datad => \PC|q\(0),
	combout => \mux_3|f[4]~90_combout\);

-- Location: LCCOMB_X17_Y11_N28
\ALU_1|temp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~4_combout\ = (\mux_3|f[4]~90_combout\) # (\BANCO_REG|Mux27~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[4]~90_combout\,
	datac => \BANCO_REG|Mux27~1_combout\,
	combout => \ALU_1|temp~4_combout\);

-- Location: LCCOMB_X14_Y6_N24
\ALU_1|Mux63~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux63~11_combout\ = (!\PC|q\(1) & (\PC|q\(2) $ (!\PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \ALU_1|Mux63~11_combout\);

-- Location: LCCOMB_X18_Y4_N2
\GERA_IME|IMM[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GERA_IME|IMM[15]~2_combout\ = ((\PC|q\(1)) # (\PC|q\(0))) # (!\PC|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \GERA_IME|IMM[15]~2_combout\);

-- Location: LCCOMB_X18_Y8_N10
\PC|q[5]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[5]~42_combout\ = (\PC|q\(5) & (!\PC|q[4]~41\)) # (!\PC|q\(5) & ((\PC|q[4]~41\) # (GND)))
-- \PC|q[5]~43\ = CARRY((!\PC|q[4]~41\) # (!\PC|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(5),
	datad => VCC,
	cin => \PC|q[4]~41\,
	combout => \PC|q[5]~42_combout\,
	cout => \PC|q[5]~43\);

-- Location: LCCOMB_X14_Y8_N10
\somaConst|output[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[5]~10_combout\ = (\PC|q\(5) & (!\somaConst|output[4]~9\)) # (!\PC|q\(5) & ((\somaConst|output[4]~9\) # (GND)))
-- \somaConst|output[5]~11\ = CARRY((!\somaConst|output[4]~9\) # (!\PC|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(5),
	datad => VCC,
	cin => \somaConst|output[4]~9\,
	combout => \somaConst|output[5]~10_combout\,
	cout => \somaConst|output[5]~11\);

-- Location: FF_X18_Y8_N11
\PC|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[5]~42_combout\,
	asdata => \somaConst|output[5]~10_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(5));

-- Location: LCCOMB_X18_Y8_N12
\PC|q[6]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[6]~44_combout\ = (\PC|q\(6) & (\PC|q[5]~43\ $ (GND))) # (!\PC|q\(6) & (!\PC|q[5]~43\ & VCC))
-- \PC|q[6]~45\ = CARRY((\PC|q\(6) & !\PC|q[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(6),
	datad => VCC,
	cin => \PC|q[5]~43\,
	combout => \PC|q[6]~44_combout\,
	cout => \PC|q[6]~45\);

-- Location: LCCOMB_X14_Y8_N12
\somaConst|output[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[6]~12_combout\ = (\PC|q\(6) & (\somaConst|output[5]~11\ $ (GND))) # (!\PC|q\(6) & (!\somaConst|output[5]~11\ & VCC))
-- \somaConst|output[6]~13\ = CARRY((\PC|q\(6) & !\somaConst|output[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(6),
	datad => VCC,
	cin => \somaConst|output[5]~11\,
	combout => \somaConst|output[6]~12_combout\,
	cout => \somaConst|output[6]~13\);

-- Location: FF_X18_Y8_N13
\PC|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[6]~44_combout\,
	asdata => \somaConst|output[6]~12_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(6));

-- Location: LCCOMB_X18_Y8_N14
\PC|q[7]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[7]~46_combout\ = (\PC|q\(7) & (!\PC|q[6]~45\)) # (!\PC|q\(7) & ((\PC|q[6]~45\) # (GND)))
-- \PC|q[7]~47\ = CARRY((!\PC|q[6]~45\) # (!\PC|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(7),
	datad => VCC,
	cin => \PC|q[6]~45\,
	combout => \PC|q[7]~46_combout\,
	cout => \PC|q[7]~47\);

-- Location: LCCOMB_X14_Y8_N14
\somaConst|output[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[7]~14_combout\ = (\PC|q\(7) & (!\somaConst|output[6]~13\)) # (!\PC|q\(7) & ((\somaConst|output[6]~13\) # (GND)))
-- \somaConst|output[7]~15\ = CARRY((!\somaConst|output[6]~13\) # (!\PC|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(7),
	datad => VCC,
	cin => \somaConst|output[6]~13\,
	combout => \somaConst|output[7]~14_combout\,
	cout => \somaConst|output[7]~15\);

-- Location: FF_X18_Y8_N15
\PC|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[7]~46_combout\,
	asdata => \somaConst|output[7]~14_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(7));

-- Location: LCCOMB_X18_Y8_N16
\PC|q[8]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[8]~48_combout\ = (\PC|q\(8) & (\PC|q[7]~47\ $ (GND))) # (!\PC|q\(8) & (!\PC|q[7]~47\ & VCC))
-- \PC|q[8]~49\ = CARRY((\PC|q\(8) & !\PC|q[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(8),
	datad => VCC,
	cin => \PC|q[7]~47\,
	combout => \PC|q[8]~48_combout\,
	cout => \PC|q[8]~49\);

-- Location: LCCOMB_X14_Y8_N16
\somaConst|output[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[8]~16_combout\ = (\PC|q\(8) & (\somaConst|output[7]~15\ $ (GND))) # (!\PC|q\(8) & (!\somaConst|output[7]~15\ & VCC))
-- \somaConst|output[8]~17\ = CARRY((\PC|q\(8) & !\somaConst|output[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(8),
	datad => VCC,
	cin => \somaConst|output[7]~15\,
	combout => \somaConst|output[8]~16_combout\,
	cout => \somaConst|output[8]~17\);

-- Location: FF_X18_Y8_N17
\PC|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[8]~48_combout\,
	asdata => \somaConst|output[8]~16_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(8));

-- Location: LCCOMB_X18_Y8_N18
\PC|q[9]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[9]~50_combout\ = (\PC|q\(9) & (!\PC|q[8]~49\)) # (!\PC|q\(9) & ((\PC|q[8]~49\) # (GND)))
-- \PC|q[9]~51\ = CARRY((!\PC|q[8]~49\) # (!\PC|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(9),
	datad => VCC,
	cin => \PC|q[8]~49\,
	combout => \PC|q[9]~50_combout\,
	cout => \PC|q[9]~51\);

-- Location: LCCOMB_X14_Y8_N18
\somaConst|output[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[9]~18_combout\ = (\PC|q\(9) & (!\somaConst|output[8]~17\)) # (!\PC|q\(9) & ((\somaConst|output[8]~17\) # (GND)))
-- \somaConst|output[9]~19\ = CARRY((!\somaConst|output[8]~17\) # (!\PC|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(9),
	datad => VCC,
	cin => \somaConst|output[8]~17\,
	combout => \somaConst|output[9]~18_combout\,
	cout => \somaConst|output[9]~19\);

-- Location: FF_X18_Y8_N19
\PC|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[9]~50_combout\,
	asdata => \somaConst|output[9]~18_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(9));

-- Location: LCCOMB_X18_Y8_N20
\PC|q[10]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[10]~52_combout\ = (\PC|q\(10) & (\PC|q[9]~51\ $ (GND))) # (!\PC|q\(10) & (!\PC|q[9]~51\ & VCC))
-- \PC|q[10]~53\ = CARRY((\PC|q\(10) & !\PC|q[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(10),
	datad => VCC,
	cin => \PC|q[9]~51\,
	combout => \PC|q[10]~52_combout\,
	cout => \PC|q[10]~53\);

-- Location: LCCOMB_X14_Y8_N20
\somaConst|output[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[10]~20_combout\ = (\PC|q\(10) & (\somaConst|output[9]~19\ $ (GND))) # (!\PC|q\(10) & (!\somaConst|output[9]~19\ & VCC))
-- \somaConst|output[10]~21\ = CARRY((\PC|q\(10) & !\somaConst|output[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(10),
	datad => VCC,
	cin => \somaConst|output[9]~19\,
	combout => \somaConst|output[10]~20_combout\,
	cout => \somaConst|output[10]~21\);

-- Location: FF_X18_Y8_N21
\PC|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[10]~52_combout\,
	asdata => \somaConst|output[10]~20_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(10));

-- Location: LCCOMB_X18_Y8_N22
\PC|q[11]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[11]~54_combout\ = (\PC|q\(11) & (!\PC|q[10]~53\)) # (!\PC|q\(11) & ((\PC|q[10]~53\) # (GND)))
-- \PC|q[11]~55\ = CARRY((!\PC|q[10]~53\) # (!\PC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(11),
	datad => VCC,
	cin => \PC|q[10]~53\,
	combout => \PC|q[11]~54_combout\,
	cout => \PC|q[11]~55\);

-- Location: LCCOMB_X14_Y8_N22
\somaConst|output[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[11]~22_combout\ = (\PC|q\(11) & (!\somaConst|output[10]~21\)) # (!\PC|q\(11) & ((\somaConst|output[10]~21\) # (GND)))
-- \somaConst|output[11]~23\ = CARRY((!\somaConst|output[10]~21\) # (!\PC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(11),
	datad => VCC,
	cin => \somaConst|output[10]~21\,
	combout => \somaConst|output[11]~22_combout\,
	cout => \somaConst|output[11]~23\);

-- Location: FF_X18_Y8_N23
\PC|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[11]~54_combout\,
	asdata => \somaConst|output[11]~22_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(11));

-- Location: LCCOMB_X18_Y8_N24
\PC|q[12]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[12]~56_combout\ = (\PC|q\(12) & (\PC|q[11]~55\ $ (GND))) # (!\PC|q\(12) & (!\PC|q[11]~55\ & VCC))
-- \PC|q[12]~57\ = CARRY((\PC|q\(12) & !\PC|q[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(12),
	datad => VCC,
	cin => \PC|q[11]~55\,
	combout => \PC|q[12]~56_combout\,
	cout => \PC|q[12]~57\);

-- Location: LCCOMB_X14_Y8_N24
\somaConst|output[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[12]~24_combout\ = (\PC|q\(12) & (\somaConst|output[11]~23\ $ (GND))) # (!\PC|q\(12) & (!\somaConst|output[11]~23\ & VCC))
-- \somaConst|output[12]~25\ = CARRY((\PC|q\(12) & !\somaConst|output[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(12),
	datad => VCC,
	cin => \somaConst|output[11]~23\,
	combout => \somaConst|output[12]~24_combout\,
	cout => \somaConst|output[12]~25\);

-- Location: FF_X18_Y8_N25
\PC|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[12]~56_combout\,
	asdata => \somaConst|output[12]~24_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(12));

-- Location: LCCOMB_X18_Y8_N26
\PC|q[13]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[13]~58_combout\ = (\PC|q\(13) & (!\PC|q[12]~57\)) # (!\PC|q\(13) & ((\PC|q[12]~57\) # (GND)))
-- \PC|q[13]~59\ = CARRY((!\PC|q[12]~57\) # (!\PC|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(13),
	datad => VCC,
	cin => \PC|q[12]~57\,
	combout => \PC|q[13]~58_combout\,
	cout => \PC|q[13]~59\);

-- Location: LCCOMB_X14_Y8_N26
\somaConst|output[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[13]~26_combout\ = (\PC|q\(13) & (!\somaConst|output[12]~25\)) # (!\PC|q\(13) & ((\somaConst|output[12]~25\) # (GND)))
-- \somaConst|output[13]~27\ = CARRY((!\somaConst|output[12]~25\) # (!\PC|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(13),
	datad => VCC,
	cin => \somaConst|output[12]~25\,
	combout => \somaConst|output[13]~26_combout\,
	cout => \somaConst|output[13]~27\);

-- Location: FF_X18_Y8_N27
\PC|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[13]~58_combout\,
	asdata => \somaConst|output[13]~26_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(13));

-- Location: LCCOMB_X18_Y8_N28
\PC|q[14]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[14]~60_combout\ = ((\GERA_IME|IMM[15]~2_combout\ $ (\PC|q\(14) $ (\PC|q[13]~59\)))) # (GND)
-- \PC|q[14]~61\ = CARRY((\GERA_IME|IMM[15]~2_combout\ & (\PC|q\(14) & !\PC|q[13]~59\)) # (!\GERA_IME|IMM[15]~2_combout\ & ((\PC|q\(14)) # (!\PC|q[13]~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GERA_IME|IMM[15]~2_combout\,
	datab => \PC|q\(14),
	datad => VCC,
	cin => \PC|q[13]~59\,
	combout => \PC|q[14]~60_combout\,
	cout => \PC|q[14]~61\);

-- Location: LCCOMB_X14_Y8_N28
\somaConst|output[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[14]~28_combout\ = (\PC|q\(14) & (\somaConst|output[13]~27\ $ (GND))) # (!\PC|q\(14) & (!\somaConst|output[13]~27\ & VCC))
-- \somaConst|output[14]~29\ = CARRY((\PC|q\(14) & !\somaConst|output[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(14),
	datad => VCC,
	cin => \somaConst|output[13]~27\,
	combout => \somaConst|output[14]~28_combout\,
	cout => \somaConst|output[14]~29\);

-- Location: FF_X18_Y8_N29
\PC|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[14]~60_combout\,
	asdata => \somaConst|output[14]~28_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(14));

-- Location: LCCOMB_X18_Y8_N30
\PC|q[15]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[15]~62_combout\ = (\PC|q\(15) & (!\PC|q[14]~61\)) # (!\PC|q\(15) & ((\PC|q[14]~61\) # (GND)))
-- \PC|q[15]~63\ = CARRY((!\PC|q[14]~61\) # (!\PC|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(15),
	datad => VCC,
	cin => \PC|q[14]~61\,
	combout => \PC|q[15]~62_combout\,
	cout => \PC|q[15]~63\);

-- Location: LCCOMB_X14_Y8_N30
\somaConst|output[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[15]~30_combout\ = (\PC|q\(15) & (!\somaConst|output[14]~29\)) # (!\PC|q\(15) & ((\somaConst|output[14]~29\) # (GND)))
-- \somaConst|output[15]~31\ = CARRY((!\somaConst|output[14]~29\) # (!\PC|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(15),
	datad => VCC,
	cin => \somaConst|output[14]~29\,
	combout => \somaConst|output[15]~30_combout\,
	cout => \somaConst|output[15]~31\);

-- Location: FF_X18_Y8_N31
\PC|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[15]~62_combout\,
	asdata => \somaConst|output[15]~30_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(15));

-- Location: LCCOMB_X18_Y7_N0
\PC|q[16]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[16]~64_combout\ = ((\MEM_INSTRU|MI~0_combout\ $ (\PC|q\(16) $ (!\PC|q[15]~63\)))) # (GND)
-- \PC|q[16]~65\ = CARRY((\MEM_INSTRU|MI~0_combout\ & ((\PC|q\(16)) # (!\PC|q[15]~63\))) # (!\MEM_INSTRU|MI~0_combout\ & (\PC|q\(16) & !\PC|q[15]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_INSTRU|MI~0_combout\,
	datab => \PC|q\(16),
	datad => VCC,
	cin => \PC|q[15]~63\,
	combout => \PC|q[16]~64_combout\,
	cout => \PC|q[16]~65\);

-- Location: LCCOMB_X14_Y7_N0
\somaConst|output[16]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[16]~32_combout\ = (\PC|q\(16) & (\somaConst|output[15]~31\ $ (GND))) # (!\PC|q\(16) & (!\somaConst|output[15]~31\ & VCC))
-- \somaConst|output[16]~33\ = CARRY((\PC|q\(16) & !\somaConst|output[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(16),
	datad => VCC,
	cin => \somaConst|output[15]~31\,
	combout => \somaConst|output[16]~32_combout\,
	cout => \somaConst|output[16]~33\);

-- Location: FF_X18_Y7_N1
\PC|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[16]~64_combout\,
	asdata => \somaConst|output[16]~32_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(16));

-- Location: LCCOMB_X18_Y7_N2
\PC|q[17]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[17]~66_combout\ = (\PC|q\(17) & (!\PC|q[16]~65\)) # (!\PC|q\(17) & ((\PC|q[16]~65\) # (GND)))
-- \PC|q[17]~67\ = CARRY((!\PC|q[16]~65\) # (!\PC|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(17),
	datad => VCC,
	cin => \PC|q[16]~65\,
	combout => \PC|q[17]~66_combout\,
	cout => \PC|q[17]~67\);

-- Location: LCCOMB_X14_Y7_N2
\somaConst|output[17]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[17]~34_combout\ = (\PC|q\(17) & (!\somaConst|output[16]~33\)) # (!\PC|q\(17) & ((\somaConst|output[16]~33\) # (GND)))
-- \somaConst|output[17]~35\ = CARRY((!\somaConst|output[16]~33\) # (!\PC|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(17),
	datad => VCC,
	cin => \somaConst|output[16]~33\,
	combout => \somaConst|output[17]~34_combout\,
	cout => \somaConst|output[17]~35\);

-- Location: FF_X18_Y7_N3
\PC|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[17]~66_combout\,
	asdata => \somaConst|output[17]~34_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(17));

-- Location: LCCOMB_X18_Y7_N4
\PC|q[18]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[18]~68_combout\ = (\PC|q\(18) & (\PC|q[17]~67\ $ (GND))) # (!\PC|q\(18) & (!\PC|q[17]~67\ & VCC))
-- \PC|q[18]~69\ = CARRY((\PC|q\(18) & !\PC|q[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(18),
	datad => VCC,
	cin => \PC|q[17]~67\,
	combout => \PC|q[18]~68_combout\,
	cout => \PC|q[18]~69\);

-- Location: LCCOMB_X14_Y7_N4
\somaConst|output[18]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[18]~36_combout\ = (\PC|q\(18) & (\somaConst|output[17]~35\ $ (GND))) # (!\PC|q\(18) & (!\somaConst|output[17]~35\ & VCC))
-- \somaConst|output[18]~37\ = CARRY((\PC|q\(18) & !\somaConst|output[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(18),
	datad => VCC,
	cin => \somaConst|output[17]~35\,
	combout => \somaConst|output[18]~36_combout\,
	cout => \somaConst|output[18]~37\);

-- Location: FF_X18_Y7_N5
\PC|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[18]~68_combout\,
	asdata => \somaConst|output[18]~36_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(18));

-- Location: LCCOMB_X18_Y7_N6
\PC|q[19]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[19]~70_combout\ = (\PC|q\(19) & (!\PC|q[18]~69\)) # (!\PC|q\(19) & ((\PC|q[18]~69\) # (GND)))
-- \PC|q[19]~71\ = CARRY((!\PC|q[18]~69\) # (!\PC|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(19),
	datad => VCC,
	cin => \PC|q[18]~69\,
	combout => \PC|q[19]~70_combout\,
	cout => \PC|q[19]~71\);

-- Location: LCCOMB_X14_Y7_N6
\somaConst|output[19]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[19]~38_combout\ = (\PC|q\(19) & (!\somaConst|output[18]~37\)) # (!\PC|q\(19) & ((\somaConst|output[18]~37\) # (GND)))
-- \somaConst|output[19]~39\ = CARRY((!\somaConst|output[18]~37\) # (!\PC|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(19),
	datad => VCC,
	cin => \somaConst|output[18]~37\,
	combout => \somaConst|output[19]~38_combout\,
	cout => \somaConst|output[19]~39\);

-- Location: FF_X18_Y7_N7
\PC|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[19]~70_combout\,
	asdata => \somaConst|output[19]~38_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(19));

-- Location: LCCOMB_X18_Y7_N8
\PC|q[20]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[20]~72_combout\ = (\PC|q\(20) & (\PC|q[19]~71\ $ (GND))) # (!\PC|q\(20) & (!\PC|q[19]~71\ & VCC))
-- \PC|q[20]~73\ = CARRY((\PC|q\(20) & !\PC|q[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(20),
	datad => VCC,
	cin => \PC|q[19]~71\,
	combout => \PC|q[20]~72_combout\,
	cout => \PC|q[20]~73\);

-- Location: LCCOMB_X14_Y7_N8
\somaConst|output[20]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[20]~40_combout\ = (\PC|q\(20) & (\somaConst|output[19]~39\ $ (GND))) # (!\PC|q\(20) & (!\somaConst|output[19]~39\ & VCC))
-- \somaConst|output[20]~41\ = CARRY((\PC|q\(20) & !\somaConst|output[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(20),
	datad => VCC,
	cin => \somaConst|output[19]~39\,
	combout => \somaConst|output[20]~40_combout\,
	cout => \somaConst|output[20]~41\);

-- Location: FF_X18_Y7_N9
\PC|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[20]~72_combout\,
	asdata => \somaConst|output[20]~40_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(20));

-- Location: LCCOMB_X18_Y7_N10
\PC|q[21]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[21]~74_combout\ = (\PC|q\(21) & (!\PC|q[20]~73\)) # (!\PC|q\(21) & ((\PC|q[20]~73\) # (GND)))
-- \PC|q[21]~75\ = CARRY((!\PC|q[20]~73\) # (!\PC|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(21),
	datad => VCC,
	cin => \PC|q[20]~73\,
	combout => \PC|q[21]~74_combout\,
	cout => \PC|q[21]~75\);

-- Location: LCCOMB_X14_Y7_N10
\somaConst|output[21]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[21]~42_combout\ = (\PC|q\(21) & (!\somaConst|output[20]~41\)) # (!\PC|q\(21) & ((\somaConst|output[20]~41\) # (GND)))
-- \somaConst|output[21]~43\ = CARRY((!\somaConst|output[20]~41\) # (!\PC|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(21),
	datad => VCC,
	cin => \somaConst|output[20]~41\,
	combout => \somaConst|output[21]~42_combout\,
	cout => \somaConst|output[21]~43\);

-- Location: FF_X18_Y7_N11
\PC|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[21]~74_combout\,
	asdata => \somaConst|output[21]~42_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(21));

-- Location: LCCOMB_X18_Y7_N12
\PC|q[22]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[22]~76_combout\ = (\PC|q\(22) & (\PC|q[21]~75\ $ (GND))) # (!\PC|q\(22) & (!\PC|q[21]~75\ & VCC))
-- \PC|q[22]~77\ = CARRY((\PC|q\(22) & !\PC|q[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(22),
	datad => VCC,
	cin => \PC|q[21]~75\,
	combout => \PC|q[22]~76_combout\,
	cout => \PC|q[22]~77\);

-- Location: LCCOMB_X14_Y7_N12
\somaConst|output[22]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[22]~44_combout\ = (\PC|q\(22) & (\somaConst|output[21]~43\ $ (GND))) # (!\PC|q\(22) & (!\somaConst|output[21]~43\ & VCC))
-- \somaConst|output[22]~45\ = CARRY((\PC|q\(22) & !\somaConst|output[21]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(22),
	datad => VCC,
	cin => \somaConst|output[21]~43\,
	combout => \somaConst|output[22]~44_combout\,
	cout => \somaConst|output[22]~45\);

-- Location: FF_X18_Y7_N13
\PC|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[22]~76_combout\,
	asdata => \somaConst|output[22]~44_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(22));

-- Location: LCCOMB_X18_Y7_N14
\PC|q[23]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[23]~78_combout\ = (\PC|q\(23) & (!\PC|q[22]~77\)) # (!\PC|q\(23) & ((\PC|q[22]~77\) # (GND)))
-- \PC|q[23]~79\ = CARRY((!\PC|q[22]~77\) # (!\PC|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(23),
	datad => VCC,
	cin => \PC|q[22]~77\,
	combout => \PC|q[23]~78_combout\,
	cout => \PC|q[23]~79\);

-- Location: LCCOMB_X14_Y7_N14
\somaConst|output[23]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[23]~46_combout\ = (\PC|q\(23) & (!\somaConst|output[22]~45\)) # (!\PC|q\(23) & ((\somaConst|output[22]~45\) # (GND)))
-- \somaConst|output[23]~47\ = CARRY((!\somaConst|output[22]~45\) # (!\PC|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(23),
	datad => VCC,
	cin => \somaConst|output[22]~45\,
	combout => \somaConst|output[23]~46_combout\,
	cout => \somaConst|output[23]~47\);

-- Location: FF_X18_Y7_N15
\PC|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[23]~78_combout\,
	asdata => \somaConst|output[23]~46_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(23));

-- Location: LCCOMB_X18_Y7_N16
\PC|q[24]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[24]~80_combout\ = (\PC|q\(24) & (\PC|q[23]~79\ $ (GND))) # (!\PC|q\(24) & (!\PC|q[23]~79\ & VCC))
-- \PC|q[24]~81\ = CARRY((\PC|q\(24) & !\PC|q[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(24),
	datad => VCC,
	cin => \PC|q[23]~79\,
	combout => \PC|q[24]~80_combout\,
	cout => \PC|q[24]~81\);

-- Location: LCCOMB_X14_Y7_N16
\somaConst|output[24]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[24]~48_combout\ = (\PC|q\(24) & (\somaConst|output[23]~47\ $ (GND))) # (!\PC|q\(24) & (!\somaConst|output[23]~47\ & VCC))
-- \somaConst|output[24]~49\ = CARRY((\PC|q\(24) & !\somaConst|output[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(24),
	datad => VCC,
	cin => \somaConst|output[23]~47\,
	combout => \somaConst|output[24]~48_combout\,
	cout => \somaConst|output[24]~49\);

-- Location: FF_X18_Y7_N17
\PC|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[24]~80_combout\,
	asdata => \somaConst|output[24]~48_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(24));

-- Location: LCCOMB_X18_Y7_N18
\PC|q[25]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[25]~82_combout\ = (\PC|q\(25) & (!\PC|q[24]~81\)) # (!\PC|q\(25) & ((\PC|q[24]~81\) # (GND)))
-- \PC|q[25]~83\ = CARRY((!\PC|q[24]~81\) # (!\PC|q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(25),
	datad => VCC,
	cin => \PC|q[24]~81\,
	combout => \PC|q[25]~82_combout\,
	cout => \PC|q[25]~83\);

-- Location: LCCOMB_X14_Y7_N18
\somaConst|output[25]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[25]~50_combout\ = (\PC|q\(25) & (!\somaConst|output[24]~49\)) # (!\PC|q\(25) & ((\somaConst|output[24]~49\) # (GND)))
-- \somaConst|output[25]~51\ = CARRY((!\somaConst|output[24]~49\) # (!\PC|q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(25),
	datad => VCC,
	cin => \somaConst|output[24]~49\,
	combout => \somaConst|output[25]~50_combout\,
	cout => \somaConst|output[25]~51\);

-- Location: FF_X18_Y7_N19
\PC|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[25]~82_combout\,
	asdata => \somaConst|output[25]~50_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(25));

-- Location: LCCOMB_X18_Y7_N20
\PC|q[26]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[26]~84_combout\ = (\PC|q\(26) & (\PC|q[25]~83\ $ (GND))) # (!\PC|q\(26) & (!\PC|q[25]~83\ & VCC))
-- \PC|q[26]~85\ = CARRY((\PC|q\(26) & !\PC|q[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(26),
	datad => VCC,
	cin => \PC|q[25]~83\,
	combout => \PC|q[26]~84_combout\,
	cout => \PC|q[26]~85\);

-- Location: LCCOMB_X14_Y7_N20
\somaConst|output[26]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[26]~52_combout\ = (\PC|q\(26) & (\somaConst|output[25]~51\ $ (GND))) # (!\PC|q\(26) & (!\somaConst|output[25]~51\ & VCC))
-- \somaConst|output[26]~53\ = CARRY((\PC|q\(26) & !\somaConst|output[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(26),
	datad => VCC,
	cin => \somaConst|output[25]~51\,
	combout => \somaConst|output[26]~52_combout\,
	cout => \somaConst|output[26]~53\);

-- Location: FF_X18_Y7_N21
\PC|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[26]~84_combout\,
	asdata => \somaConst|output[26]~52_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(26));

-- Location: LCCOMB_X18_Y7_N22
\PC|q[27]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[27]~86_combout\ = (\PC|q\(27) & (!\PC|q[26]~85\)) # (!\PC|q\(27) & ((\PC|q[26]~85\) # (GND)))
-- \PC|q[27]~87\ = CARRY((!\PC|q[26]~85\) # (!\PC|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(27),
	datad => VCC,
	cin => \PC|q[26]~85\,
	combout => \PC|q[27]~86_combout\,
	cout => \PC|q[27]~87\);

-- Location: LCCOMB_X14_Y7_N22
\somaConst|output[27]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[27]~54_combout\ = (\PC|q\(27) & (!\somaConst|output[26]~53\)) # (!\PC|q\(27) & ((\somaConst|output[26]~53\) # (GND)))
-- \somaConst|output[27]~55\ = CARRY((!\somaConst|output[26]~53\) # (!\PC|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(27),
	datad => VCC,
	cin => \somaConst|output[26]~53\,
	combout => \somaConst|output[27]~54_combout\,
	cout => \somaConst|output[27]~55\);

-- Location: FF_X18_Y7_N23
\PC|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[27]~86_combout\,
	asdata => \somaConst|output[27]~54_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(27));

-- Location: LCCOMB_X18_Y7_N24
\PC|q[28]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[28]~88_combout\ = (\PC|q\(28) & (\PC|q[27]~87\ $ (GND))) # (!\PC|q\(28) & (!\PC|q[27]~87\ & VCC))
-- \PC|q[28]~89\ = CARRY((\PC|q\(28) & !\PC|q[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(28),
	datad => VCC,
	cin => \PC|q[27]~87\,
	combout => \PC|q[28]~88_combout\,
	cout => \PC|q[28]~89\);

-- Location: LCCOMB_X14_Y7_N24
\somaConst|output[28]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[28]~56_combout\ = (\PC|q\(28) & (\somaConst|output[27]~55\ $ (GND))) # (!\PC|q\(28) & (!\somaConst|output[27]~55\ & VCC))
-- \somaConst|output[28]~57\ = CARRY((\PC|q\(28) & !\somaConst|output[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(28),
	datad => VCC,
	cin => \somaConst|output[27]~55\,
	combout => \somaConst|output[28]~56_combout\,
	cout => \somaConst|output[28]~57\);

-- Location: FF_X18_Y7_N25
\PC|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[28]~88_combout\,
	asdata => \somaConst|output[28]~56_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(28));

-- Location: LCCOMB_X18_Y7_N26
\PC|q[29]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[29]~90_combout\ = (\PC|q\(29) & (!\PC|q[28]~89\)) # (!\PC|q\(29) & ((\PC|q[28]~89\) # (GND)))
-- \PC|q[29]~91\ = CARRY((!\PC|q[28]~89\) # (!\PC|q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(29),
	datad => VCC,
	cin => \PC|q[28]~89\,
	combout => \PC|q[29]~90_combout\,
	cout => \PC|q[29]~91\);

-- Location: LCCOMB_X14_Y7_N26
\somaConst|output[29]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[29]~58_combout\ = (\PC|q\(29) & (!\somaConst|output[28]~57\)) # (!\PC|q\(29) & ((\somaConst|output[28]~57\) # (GND)))
-- \somaConst|output[29]~59\ = CARRY((!\somaConst|output[28]~57\) # (!\PC|q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(29),
	datad => VCC,
	cin => \somaConst|output[28]~57\,
	combout => \somaConst|output[29]~58_combout\,
	cout => \somaConst|output[29]~59\);

-- Location: FF_X18_Y7_N27
\PC|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[29]~90_combout\,
	asdata => \somaConst|output[29]~58_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(29));

-- Location: LCCOMB_X18_Y7_N28
\PC|q[30]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[30]~92_combout\ = (\PC|q\(30) & (\PC|q[29]~91\ $ (GND))) # (!\PC|q\(30) & (!\PC|q[29]~91\ & VCC))
-- \PC|q[30]~93\ = CARRY((\PC|q\(30) & !\PC|q[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(30),
	datad => VCC,
	cin => \PC|q[29]~91\,
	combout => \PC|q[30]~92_combout\,
	cout => \PC|q[30]~93\);

-- Location: LCCOMB_X14_Y7_N28
\somaConst|output[30]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[30]~60_combout\ = (\PC|q\(30) & (\somaConst|output[29]~59\ $ (GND))) # (!\PC|q\(30) & (!\somaConst|output[29]~59\ & VCC))
-- \somaConst|output[30]~61\ = CARRY((\PC|q\(30) & !\somaConst|output[29]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|q\(30),
	datad => VCC,
	cin => \somaConst|output[29]~59\,
	combout => \somaConst|output[30]~60_combout\,
	cout => \somaConst|output[30]~61\);

-- Location: FF_X18_Y7_N29
\PC|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[30]~92_combout\,
	asdata => \somaConst|output[30]~60_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(30));

-- Location: LCCOMB_X18_Y7_N30
\PC|q[31]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|q[31]~94_combout\ = \PC|q\(31) $ (\PC|q[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(31),
	cin => \PC|q[30]~93\,
	combout => \PC|q[31]~94_combout\);

-- Location: FF_X18_Y7_N31
\PC|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[31]~94_combout\,
	asdata => \somaConst|output[31]~62_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(31));

-- Location: LCCOMB_X14_Y7_N30
\somaConst|output[31]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \somaConst|output[31]~62_combout\ = \somaConst|output[30]~61\ $ (\PC|q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC|q\(31),
	cin => \somaConst|output[30]~61\,
	combout => \somaConst|output[31]~62_combout\);

-- Location: FF_X17_Y6_N15
\BANCO_REG|MEMORY[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[31]~1_combout\,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][31]~q\);

-- Location: LCCOMB_X17_Y6_N24
\BANCO_REG|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux0~0_combout\ = (\PC|q\(2) & ((\BANCO_REG|MEMORY[10][31]~q\) # ((\PC|q\(1)) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[10][31]~q\,
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y6_N20
\BANCO_REG|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux0~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux0~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][31]~q\ & !\BANCO_REG|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][31]~q\,
	datab => \MEM_INSTRU|MI~0_combout\,
	datac => \BANCO_REG|Mux0~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux0~1_combout\);

-- Location: FF_X16_Y10_N9
\BANCO_REG|MEMORY[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[30]~2_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][30]~q\);

-- Location: LCCOMB_X16_Y10_N8
\BANCO_REG|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux1~0_combout\ = (\PC|q\(0) & (((\PC|q\(2))))) # (!\PC|q\(0) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][30]~q\) # (!\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(0),
	datac => \BANCO_REG|MEMORY[10][30]~q\,
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y10_N12
\BANCO_REG|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux1~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux1~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux1~0_combout\ & (\BANCO_REG|MEMORY[2][30]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux1~0_combout\,
	datab => \BANCO_REG|MEMORY[2][30]~q\,
	datac => \separador|INTRUCAO_19_15[0]~0_combout\,
	datad => \MEM_INSTRU|MI~0_combout\,
	combout => \BANCO_REG|Mux1~1_combout\);

-- Location: LCCOMB_X16_Y11_N8
\ALU_1|temp~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~30_combout\ = (\mux_3|f[30]~64_combout\) # (\BANCO_REG|Mux1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[30]~64_combout\,
	datad => \BANCO_REG|Mux1~1_combout\,
	combout => \ALU_1|temp~30_combout\);

-- Location: LCCOMB_X19_Y4_N20
\mux_3|f[29]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[29]~65_combout\ = (\PC|q\(0) & (\BANCO_REG|MEMORY[2][29]~q\ & (\PC|q\(2) & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][29]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_3|f[29]~65_combout\);

-- Location: FF_X20_Y6_N13
\BANCO_REG|MEMORY[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[28]~4_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][28]~q\);

-- Location: LCCOMB_X20_Y6_N12
\BANCO_REG|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux3~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][28]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][28]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux3~0_combout\);

-- Location: LCCOMB_X20_Y6_N28
\BANCO_REG|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux3~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux3~0_combout\ & (\MEM_INSTRU|MI~0_combout\)) # (!\BANCO_REG|Mux3~0_combout\ & (!\MEM_INSTRU|MI~0_combout\ & \BANCO_REG|MEMORY[2][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux3~0_combout\,
	datab => \MEM_INSTRU|MI~0_combout\,
	datac => \BANCO_REG|MEMORY[2][28]~q\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux3~1_combout\);

-- Location: LCCOMB_X20_Y5_N18
\ALU_1|temp~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~28_combout\ = (\mux_3|f[28]~66_combout\) # (\BANCO_REG|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_3|f[28]~66_combout\,
	datad => \BANCO_REG|Mux3~1_combout\,
	combout => \ALU_1|temp~28_combout\);

-- Location: LCCOMB_X16_Y6_N26
\mux_3|f[27]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[27]~67_combout\ = (\BANCO_REG|MEMORY[2][27]~q\ & (\PC|q\(2) & (\PC|q\(0) & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][27]~q\,
	datab => \PC|q\(2),
	datac => \PC|q\(0),
	datad => \PC|q\(1),
	combout => \mux_3|f[27]~67_combout\);

-- Location: FF_X20_Y9_N17
\BANCO_REG|MEMORY[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[26]~6_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][26]~q\);

-- Location: LCCOMB_X20_Y9_N16
\BANCO_REG|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux5~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][26]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][26]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux5~0_combout\);

-- Location: LCCOMB_X20_Y9_N0
\BANCO_REG|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux5~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux5~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][26]~q\ & !\BANCO_REG|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \separador|INTRUCAO_19_15[0]~0_combout\,
	datab => \BANCO_REG|MEMORY[2][26]~q\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \BANCO_REG|Mux5~0_combout\,
	combout => \BANCO_REG|Mux5~1_combout\);

-- Location: LCCOMB_X23_Y8_N4
\ALU_1|temp~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~26_combout\ = (\mux_3|f[26]~68_combout\) # (\BANCO_REG|Mux5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_3|f[26]~68_combout\,
	datad => \BANCO_REG|Mux5~1_combout\,
	combout => \ALU_1|temp~26_combout\);

-- Location: FF_X16_Y8_N13
\BANCO_REG|MEMORY[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[25]~7_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][25]~q\);

-- Location: LCCOMB_X16_Y8_N12
\BANCO_REG|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux6~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][25]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][25]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux6~0_combout\);

-- Location: LCCOMB_X16_Y8_N24
\BANCO_REG|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux6~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux6~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux6~0_combout\ & (\BANCO_REG|MEMORY[2][25]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux6~0_combout\,
	datab => \BANCO_REG|MEMORY[2][25]~q\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux6~1_combout\);

-- Location: FF_X19_Y4_N15
\BANCO_REG|MEMORY[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[24]~8_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][24]~q\);

-- Location: LCCOMB_X19_Y4_N14
\BANCO_REG|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux7~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][24]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][24]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux7~0_combout\);

-- Location: LCCOMB_X19_Y4_N22
\BANCO_REG|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux7~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux7~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][24]~q\ & !\BANCO_REG|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][24]~q\,
	datab => \MEM_INSTRU|MI~0_combout\,
	datac => \BANCO_REG|Mux7~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux7~1_combout\);

-- Location: LCCOMB_X20_Y6_N14
\mux_3|f[23]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[23]~71_combout\ = (\BANCO_REG|MEMORY[2][23]~q\ & (!\PC|q\(1) & (\PC|q\(2) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][23]~q\,
	datab => \PC|q\(1),
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_3|f[23]~71_combout\);

-- Location: FF_X19_Y12_N25
\BANCO_REG|MEMORY[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[22]~10_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][22]~q\);

-- Location: LCCOMB_X19_Y12_N24
\BANCO_REG|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux9~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][22]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][22]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux9~0_combout\);

-- Location: LCCOMB_X19_Y12_N20
\BANCO_REG|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux9~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux9~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux9~0_combout\ & (\BANCO_REG|MEMORY[2][22]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][22]~q\,
	datab => \BANCO_REG|Mux9~0_combout\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux9~1_combout\);

-- Location: LCCOMB_X20_Y12_N26
\ALU_1|temp~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~22_combout\ = (\mux_3|f[22]~72_combout\) # (\BANCO_REG|Mux9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_3|f[22]~72_combout\,
	datad => \BANCO_REG|Mux9~1_combout\,
	combout => \ALU_1|temp~22_combout\);

-- Location: LCCOMB_X22_Y8_N18
\mux_3|f[21]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[21]~73_combout\ = (\PC|q\(0) & (\BANCO_REG|MEMORY[2][21]~q\ & (\PC|q\(2) & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][21]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_3|f[21]~73_combout\);

-- Location: FF_X22_Y8_N27
\BANCO_REG|MEMORY[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[20]~12_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][20]~q\);

-- Location: LCCOMB_X22_Y8_N26
\BANCO_REG|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux11~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][20]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][20]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux11~0_combout\);

-- Location: LCCOMB_X22_Y8_N30
\BANCO_REG|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux11~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux11~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux11~0_combout\ & (\BANCO_REG|MEMORY[2][20]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux11~0_combout\,
	datab => \BANCO_REG|MEMORY[2][20]~q\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux11~1_combout\);

-- Location: FF_X18_Y9_N29
\BANCO_REG|MEMORY[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[19]~13_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][19]~q\);

-- Location: LCCOMB_X18_Y9_N28
\BANCO_REG|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux12~0_combout\ = (\PC|q\(2) & ((\PC|q\(0)) # ((\BANCO_REG|MEMORY[10][19]~q\) # (\PC|q\(1))))) # (!\PC|q\(2) & (!\PC|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \BANCO_REG|MEMORY[10][19]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux12~0_combout\);

-- Location: LCCOMB_X18_Y9_N0
\BANCO_REG|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux12~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux12~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux12~0_combout\ & (\BANCO_REG|MEMORY[2][19]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \separador|INTRUCAO_19_15[0]~0_combout\,
	datab => \BANCO_REG|Mux12~0_combout\,
	datac => \BANCO_REG|MEMORY[2][19]~q\,
	datad => \MEM_INSTRU|MI~0_combout\,
	combout => \BANCO_REG|Mux12~1_combout\);

-- Location: FF_X22_Y8_N21
\BANCO_REG|MEMORY[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[18]~14_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][18]~q\);

-- Location: LCCOMB_X22_Y8_N20
\BANCO_REG|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux13~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][18]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][18]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux13~0_combout\);

-- Location: LCCOMB_X22_Y8_N24
\BANCO_REG|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux13~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux13~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux13~0_combout\ & (\BANCO_REG|MEMORY[2][18]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][18]~q\,
	datab => \BANCO_REG|Mux13~0_combout\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux13~1_combout\);

-- Location: LCCOMB_X22_Y5_N12
\ALU_1|temp~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~18_combout\ = (\BANCO_REG|Mux13~1_combout\) # (\mux_3|f[18]~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux13~1_combout\,
	datad => \mux_3|f[18]~76_combout\,
	combout => \ALU_1|temp~18_combout\);

-- Location: FF_X22_Y8_N11
\BANCO_REG|MEMORY[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[17]~15_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][17]~q\);

-- Location: LCCOMB_X22_Y8_N10
\BANCO_REG|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux14~0_combout\ = (\PC|q\(2) & ((\PC|q\(0)) # ((\BANCO_REG|MEMORY[10][17]~q\) # (\PC|q\(1))))) # (!\PC|q\(2) & (!\PC|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \BANCO_REG|MEMORY[10][17]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux14~0_combout\);

-- Location: LCCOMB_X22_Y8_N6
\BANCO_REG|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux14~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux14~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux14~0_combout\ & (\BANCO_REG|MEMORY[2][17]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux14~0_combout\,
	datab => \BANCO_REG|MEMORY[2][17]~q\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux14~1_combout\);

-- Location: FF_X17_Y6_N31
\BANCO_REG|MEMORY[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[16]~16_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][16]~q\);

-- Location: LCCOMB_X17_Y6_N30
\BANCO_REG|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux15~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][16]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][16]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux15~0_combout\);

-- Location: LCCOMB_X17_Y6_N18
\BANCO_REG|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux15~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux15~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux15~0_combout\ & (\BANCO_REG|MEMORY[2][16]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \separador|INTRUCAO_19_15[0]~0_combout\,
	datab => \BANCO_REG|MEMORY[2][16]~q\,
	datac => \BANCO_REG|Mux15~0_combout\,
	datad => \MEM_INSTRU|MI~0_combout\,
	combout => \BANCO_REG|Mux15~1_combout\);

-- Location: LCCOMB_X17_Y11_N18
\ALU_1|temp~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~16_combout\ = (\BANCO_REG|Mux15~1_combout\) # (\mux_3|f[16]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|Mux15~1_combout\,
	datad => \mux_3|f[16]~78_combout\,
	combout => \ALU_1|temp~16_combout\);

-- Location: FF_X19_Y5_N5
\BANCO_REG|MEMORY[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[15]~17_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][15]~q\);

-- Location: LCCOMB_X19_Y5_N4
\BANCO_REG|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux16~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][15]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][15]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux16~0_combout\);

-- Location: LCCOMB_X19_Y5_N20
\BANCO_REG|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux16~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux16~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux16~0_combout\ & (\BANCO_REG|MEMORY[2][15]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux16~0_combout\,
	datab => \BANCO_REG|MEMORY[2][15]~q\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux16~1_combout\);

-- Location: FF_X20_Y7_N25
\BANCO_REG|MEMORY[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[14]~18_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][14]~q\);

-- Location: LCCOMB_X20_Y7_N24
\BANCO_REG|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux17~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][14]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][14]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux17~0_combout\);

-- Location: LCCOMB_X20_Y7_N4
\BANCO_REG|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux17~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux17~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][14]~q\ & !\BANCO_REG|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_INSTRU|MI~0_combout\,
	datab => \BANCO_REG|MEMORY[2][14]~q\,
	datac => \separador|INTRUCAO_19_15[0]~0_combout\,
	datad => \BANCO_REG|Mux17~0_combout\,
	combout => \BANCO_REG|Mux17~1_combout\);

-- Location: LCCOMB_X23_Y7_N18
\ALU_1|temp~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~14_combout\ = (\BANCO_REG|Mux17~1_combout\) # (\mux_3|f[14]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|Mux17~1_combout\,
	datad => \mux_3|f[14]~80_combout\,
	combout => \ALU_1|temp~14_combout\);

-- Location: FF_X16_Y10_N27
\BANCO_REG|MEMORY[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[13]~19_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][13]~q\);

-- Location: LCCOMB_X16_Y10_N26
\BANCO_REG|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux18~0_combout\ = (\PC|q\(0) & (((\PC|q\(2))))) # (!\PC|q\(0) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][13]~q\) # (!\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(0),
	datac => \BANCO_REG|MEMORY[10][13]~q\,
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux18~0_combout\);

-- Location: LCCOMB_X16_Y10_N22
\BANCO_REG|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux18~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux18~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux18~0_combout\ & (\BANCO_REG|MEMORY[2][13]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux18~0_combout\,
	datab => \BANCO_REG|MEMORY[2][13]~q\,
	datac => \separador|INTRUCAO_19_15[0]~0_combout\,
	datad => \MEM_INSTRU|MI~0_combout\,
	combout => \BANCO_REG|Mux18~1_combout\);

-- Location: FF_X20_Y7_N17
\BANCO_REG|MEMORY[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[12]~20_combout\,
	sload => VCC,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][12]~q\);

-- Location: LCCOMB_X20_Y7_N0
\mux_3|f[12]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[12]~82_combout\ = (\PC|q\(2) & (\BANCO_REG|MEMORY[2][12]~q\ & (\PC|q\(0) & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][12]~q\,
	datac => \PC|q\(0),
	datad => \PC|q\(1),
	combout => \mux_3|f[12]~82_combout\);

-- Location: FF_X20_Y7_N13
\BANCO_REG|MEMORY[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[11]~21_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][11]~q\);

-- Location: LCCOMB_X20_Y7_N12
\BANCO_REG|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux20~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][11]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][11]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux20~0_combout\);

-- Location: LCCOMB_X20_Y7_N28
\BANCO_REG|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux20~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux20~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][11]~q\ & !\BANCO_REG|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][11]~q\,
	datab => \MEM_INSTRU|MI~0_combout\,
	datac => \separador|INTRUCAO_19_15[0]~0_combout\,
	datad => \BANCO_REG|Mux20~0_combout\,
	combout => \BANCO_REG|Mux20~1_combout\);

-- Location: LCCOMB_X17_Y7_N10
\mux_3|f[10]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[10]~84_combout\ = (!\PC|q\(1) & (\PC|q\(0) & (\PC|q\(2) & \BANCO_REG|MEMORY[2][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(0),
	datac => \PC|q\(2),
	datad => \BANCO_REG|MEMORY[2][10]~q\,
	combout => \mux_3|f[10]~84_combout\);

-- Location: FF_X15_Y7_N29
\BANCO_REG|MEMORY[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[9]~23_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][9]~q\);

-- Location: LCCOMB_X15_Y7_N28
\BANCO_REG|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux22~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][9]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][9]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux22~0_combout\);

-- Location: LCCOMB_X15_Y7_N16
\BANCO_REG|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux22~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux22~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux22~0_combout\ & (\BANCO_REG|MEMORY[2][9]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][9]~q\,
	datab => \BANCO_REG|Mux22~0_combout\,
	datac => \separador|INTRUCAO_19_15[0]~0_combout\,
	datad => \MEM_INSTRU|MI~0_combout\,
	combout => \BANCO_REG|Mux22~1_combout\);

-- Location: FF_X20_Y11_N27
\BANCO_REG|MEMORY[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[8]~24_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][8]~q\);

-- Location: LCCOMB_X20_Y11_N14
\mux_3|f[8]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[8]~86_combout\ = (\PC|q\(2) & (\BANCO_REG|MEMORY[2][8]~q\ & (!\PC|q\(1) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][8]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_3|f[8]~86_combout\);

-- Location: LCCOMB_X18_Y4_N16
\mux_3|f[7]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[7]~87_combout\ = (\PC|q\(2) & (\BANCO_REG|MEMORY[2][7]~q\ & (!\PC|q\(1) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][7]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_3|f[7]~87_combout\);

-- Location: FF_X15_Y8_N17
\BANCO_REG|MEMORY[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[6]~26_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][6]~q\);

-- Location: LCCOMB_X15_Y8_N16
\BANCO_REG|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux25~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][6]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][6]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux25~0_combout\);

-- Location: LCCOMB_X15_Y8_N20
\BANCO_REG|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux25~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux25~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][6]~q\ & !\BANCO_REG|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][6]~q\,
	datab => \separador|INTRUCAO_19_15[0]~0_combout\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \BANCO_REG|Mux25~0_combout\,
	combout => \BANCO_REG|Mux25~1_combout\);

-- Location: LCCOMB_X15_Y9_N14
\ALU_1|temp~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~6_combout\ = (\mux_3|f[6]~88_combout\) # (\BANCO_REG|Mux25~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_3|f[6]~88_combout\,
	datad => \BANCO_REG|Mux25~1_combout\,
	combout => \ALU_1|temp~6_combout\);

-- Location: FF_X18_Y11_N5
\BANCO_REG|MEMORY[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[5]~27_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][5]~q\);

-- Location: LCCOMB_X18_Y11_N4
\BANCO_REG|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux26~0_combout\ = (\PC|q\(0) & (((\PC|q\(2))))) # (!\PC|q\(0) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][5]~q\) # (!\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][5]~q\,
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux26~0_combout\);

-- Location: LCCOMB_X18_Y11_N28
\BANCO_REG|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux26~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux26~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux26~0_combout\ & (\BANCO_REG|MEMORY[2][5]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \separador|INTRUCAO_19_15[0]~0_combout\,
	datab => \BANCO_REG|MEMORY[2][5]~q\,
	datac => \BANCO_REG|Mux26~0_combout\,
	datad => \MEM_INSTRU|MI~0_combout\,
	combout => \BANCO_REG|Mux26~1_combout\);

-- Location: LCCOMB_X18_Y12_N0
\ALU_1|temp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~5_combout\ = (\BANCO_REG|Mux26~1_combout\) # (\mux_3|f[5]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux26~1_combout\,
	datad => \mux_3|f[5]~89_combout\,
	combout => \ALU_1|temp~5_combout\);

-- Location: FF_X18_Y9_N9
\BANCO_REG|MEMORY[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[2]~30_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][2]~q\);

-- Location: LCCOMB_X18_Y9_N30
\mux_3|f[2]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[2]~92_combout\ = (\PC|q\(0) & (!\PC|q\(1) & ((\BANCO_REG|MEMORY[2][2]~q\) # (!\PC|q\(2))))) # (!\PC|q\(0) & (((!\PC|q\(2) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][2]~q\,
	datab => \PC|q\(0),
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_3|f[2]~92_combout\);

-- Location: LCCOMB_X17_Y9_N4
\ALU_1|temp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~2_combout\ = (\mux_3|f[2]~92_combout\) # (\BANCO_REG|Mux29~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_3|f[2]~92_combout\,
	datad => \BANCO_REG|Mux29~1_combout\,
	combout => \ALU_1|temp~2_combout\);

-- Location: LCCOMB_X19_Y12_N4
\mux_JAL|f[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[0]~0_combout\ = (\CONTROLER|Equal7~0_combout\) # ((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[0]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|Equal7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[0]~198_combout\,
	combout => \mux_JAL|f[0]~0_combout\);

-- Location: FF_X19_Y12_N23
\BANCO_REG|MEMORY[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[0]~0_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][0]~q\);

-- Location: FF_X19_Y12_N13
\BANCO_REG|MEMORY[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[0]~0_combout\,
	sload => VCC,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][0]~q\);

-- Location: LCCOMB_X19_Y12_N12
\BANCO_REG|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux31~0_combout\ = (\PC|q\(0) & ((\BANCO_REG|MEMORY[2][0]~q\))) # (!\PC|q\(0) & (\BANCO_REG|MEMORY[10][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[10][0]~q\,
	datac => \BANCO_REG|MEMORY[2][0]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux31~0_combout\);

-- Location: LCCOMB_X19_Y12_N0
\BANCO_REG|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux31~1_combout\ = (\BANCO_REG|Mux31~0_combout\ & ((\PC|q\(0) & (!\PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \BANCO_REG|Mux31~0_combout\,
	combout => \BANCO_REG|Mux31~1_combout\);

-- Location: LCCOMB_X19_Y12_N30
\mux_3|f[0]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[0]~62_combout\ = (!\PC|q\(1) & (\PC|q\(0) & ((\BANCO_REG|MEMORY[2][0]~q\) # (!\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][0]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_3|f[0]~62_combout\);

-- Location: LCCOMB_X19_Y10_N0
\ALU_1|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~0_combout\ = (\BANCO_REG|Mux31~1_combout\ & (\mux_3|f[0]~62_combout\ $ (VCC))) # (!\BANCO_REG|Mux31~1_combout\ & (\mux_3|f[0]~62_combout\ & VCC))
-- \ALU_1|Add0~1\ = CARRY((\BANCO_REG|Mux31~1_combout\ & \mux_3|f[0]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux31~1_combout\,
	datab => \mux_3|f[0]~62_combout\,
	datad => VCC,
	combout => \ALU_1|Add0~0_combout\,
	cout => \ALU_1|Add0~1\);

-- Location: LCCOMB_X19_Y10_N2
\ALU_1|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~2_combout\ = (\BANCO_REG|Mux30~1_combout\ & ((\mux_3|f[1]~93_combout\ & (\ALU_1|Add0~1\ & VCC)) # (!\mux_3|f[1]~93_combout\ & (!\ALU_1|Add0~1\)))) # (!\BANCO_REG|Mux30~1_combout\ & ((\mux_3|f[1]~93_combout\ & (!\ALU_1|Add0~1\)) # 
-- (!\mux_3|f[1]~93_combout\ & ((\ALU_1|Add0~1\) # (GND)))))
-- \ALU_1|Add0~3\ = CARRY((\BANCO_REG|Mux30~1_combout\ & (!\mux_3|f[1]~93_combout\ & !\ALU_1|Add0~1\)) # (!\BANCO_REG|Mux30~1_combout\ & ((!\ALU_1|Add0~1\) # (!\mux_3|f[1]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux30~1_combout\,
	datab => \mux_3|f[1]~93_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~1\,
	combout => \ALU_1|Add0~2_combout\,
	cout => \ALU_1|Add0~3\);

-- Location: LCCOMB_X19_Y10_N4
\ALU_1|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~4_combout\ = ((\BANCO_REG|Mux29~1_combout\ $ (\mux_3|f[2]~92_combout\ $ (!\ALU_1|Add0~3\)))) # (GND)
-- \ALU_1|Add0~5\ = CARRY((\BANCO_REG|Mux29~1_combout\ & ((\mux_3|f[2]~92_combout\) # (!\ALU_1|Add0~3\))) # (!\BANCO_REG|Mux29~1_combout\ & (\mux_3|f[2]~92_combout\ & !\ALU_1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux29~1_combout\,
	datab => \mux_3|f[2]~92_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~3\,
	combout => \ALU_1|Add0~4_combout\,
	cout => \ALU_1|Add0~5\);

-- Location: LCCOMB_X18_Y10_N16
\ALU_1|Mux61~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux61~2_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~4_combout\,
	combout => \ALU_1|Mux61~2_combout\);

-- Location: LCCOMB_X18_Y10_N10
\ALU_1|Mux61~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux61~3_combout\ = (\ALU_1|Mux61~2_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(1),
	datac => \PC|q\(2),
	datad => \ALU_1|Mux61~2_combout\,
	combout => \ALU_1|Mux61~3_combout\);

-- Location: LCCOMB_X22_Y4_N2
\BANCO_REG|Mux61~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux61~4_combout\ = (\BANCO_REG|MEMORY[2][2]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][2]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux61~4_combout\);

-- Location: LCCOMB_X22_Y4_N26
\MEM_RAM|MEMORY[63][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[63][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[63][2]~feeder_combout\);

-- Location: FF_X22_Y4_N27
\MEM_RAM|MEMORY[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[63][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][2]~q\);

-- Location: LCCOMB_X18_Y5_N28
\separador|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \separador|Equal0~0_combout\ = (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \separador|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y7_N0
\MEM_RAM|Decoder0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~9_combout\ = (\ALU_1|Mux61~3_combout\ & (\separador|Equal0~0_combout\ & (!\ALU_1|Mux62~3_combout\ & \ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \separador|Equal0~0_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \MEM_RAM|Decoder0~9_combout\);

-- Location: LCCOMB_X17_Y7_N20
\MEM_RAM|Decoder0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~70_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~9_combout\,
	combout => \MEM_RAM|Decoder0~70_combout\);

-- Location: FF_X24_Y8_N1
\MEM_RAM|MEMORY[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][2]~q\);

-- Location: LCCOMB_X19_Y16_N24
\MEM_RAM|MEMORY[31][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[31][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[31][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N4
\MEM_RAM|Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~21_combout\ = (\ALU_1|Mux61~3_combout\ & (\separador|Equal0~0_combout\ & (\ALU_1|Mux62~3_combout\ & \ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \separador|Equal0~0_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \MEM_RAM|Decoder0~21_combout\);

-- Location: LCCOMB_X14_Y9_N30
\MEM_RAM|Decoder0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~40_combout\ = (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & (\MEM_RAM|Decoder0~21_combout\ & !\ALU_1|Mux58~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|Decoder0~21_combout\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \MEM_RAM|Decoder0~40_combout\);

-- Location: FF_X19_Y16_N25
\MEM_RAM|MEMORY[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[31][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][2]~q\);

-- Location: LCCOMB_X17_Y7_N12
\MEM_RAM|Decoder0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~37_combout\ = (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~9_combout\,
	combout => \MEM_RAM|Decoder0~37_combout\);

-- Location: FF_X16_Y12_N25
\MEM_RAM|MEMORY[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][2]~q\);

-- Location: LCCOMB_X16_Y12_N24
\mux_2|f[2]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~281_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[31][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[29][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[31][2]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[29][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~281_combout\);

-- Location: LCCOMB_X24_Y8_N0
\mux_2|f[2]~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~282_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~281_combout\ & (\MEM_RAM|MEMORY[63][2]~q\)) # (!\mux_2|f[2]~281_combout\ & ((\MEM_RAM|MEMORY[61][2]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[63][2]~q\,
	datac => \MEM_RAM|MEMORY[61][2]~q\,
	datad => \mux_2|f[2]~281_combout\,
	combout => \mux_2|f[2]~282_combout\);

-- Location: LCCOMB_X17_Y7_N6
\MEM_RAM|Decoder0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~15_combout\ = (\ALU_1|Mux61~3_combout\ & (\separador|Equal0~0_combout\ & (!\ALU_1|Mux62~3_combout\ & !\ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \separador|Equal0~0_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \MEM_RAM|Decoder0~15_combout\);

-- Location: LCCOMB_X23_Y10_N28
\MEM_RAM|Decoder0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~71_combout\ = (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & \MEM_RAM|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \MEM_RAM|Decoder0~15_combout\,
	combout => \MEM_RAM|Decoder0~71_combout\);

-- Location: FF_X29_Y13_N17
\MEM_RAM|MEMORY[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][2]~q\);

-- Location: LCCOMB_X14_Y9_N28
\MEM_RAM|Decoder0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~3_combout\ = (\ALU_1|Mux61~3_combout\ & (\separador|Equal0~0_combout\ & (\ALU_1|Mux62~3_combout\ & !\ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \separador|Equal0~0_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \MEM_RAM|Decoder0~3_combout\);

-- Location: LCCOMB_X14_Y9_N0
\MEM_RAM|Decoder0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~69_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~3_combout\,
	combout => \MEM_RAM|Decoder0~69_combout\);

-- Location: FF_X29_Y13_N15
\MEM_RAM|MEMORY[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][2]~q\);

-- Location: LCCOMB_X14_Y9_N8
\MEM_RAM|Decoder0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~38_combout\ = (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~3_combout\,
	combout => \MEM_RAM|Decoder0~38_combout\);

-- Location: FF_X28_Y13_N17
\MEM_RAM|MEMORY[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][2]~q\);

-- Location: LCCOMB_X17_Y7_N22
\MEM_RAM|Decoder0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~39_combout\ = (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~15_combout\,
	combout => \MEM_RAM|Decoder0~39_combout\);

-- Location: FF_X28_Y13_N11
\MEM_RAM|MEMORY[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][2]~q\);

-- Location: LCCOMB_X28_Y13_N10
\mux_2|f[2]~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~274_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[28][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[30][2]~q\,
	datac => \MEM_RAM|MEMORY[28][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~274_combout\);

-- Location: LCCOMB_X29_Y13_N14
\mux_2|f[2]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~275_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~274_combout\ & ((\MEM_RAM|MEMORY[62][2]~q\))) # (!\mux_2|f[2]~274_combout\ & (\MEM_RAM|MEMORY[60][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[60][2]~q\,
	datac => \MEM_RAM|MEMORY[62][2]~q\,
	datad => \mux_2|f[2]~274_combout\,
	combout => \mux_2|f[2]~275_combout\);

-- Location: LCCOMB_X17_Y13_N2
\MEM_RAM|Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~7_combout\ = (!\ALU_1|Mux62~3_combout\ & (\separador|Equal0~0_combout\ & (!\ALU_1|Mux61~3_combout\ & \ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \separador|Equal0~0_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \MEM_RAM|Decoder0~7_combout\);

-- Location: LCCOMB_X17_Y13_N22
\MEM_RAM|Decoder0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~57_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~7_combout\,
	combout => \MEM_RAM|Decoder0~57_combout\);

-- Location: FF_X25_Y17_N13
\MEM_RAM|MEMORY[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][2]~q\);

-- Location: LCCOMB_X15_Y12_N24
\MEM_RAM|Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~19_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux61~3_combout\ & \separador|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \separador|Equal0~0_combout\,
	combout => \MEM_RAM|Decoder0~19_combout\);

-- Location: LCCOMB_X15_Y12_N2
\MEM_RAM|Decoder0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~60_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~19_combout\,
	combout => \MEM_RAM|Decoder0~60_combout\);

-- Location: FF_X23_Y13_N11
\MEM_RAM|MEMORY[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][2]~q\);

-- Location: LCCOMB_X15_Y12_N20
\MEM_RAM|Decoder0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~28_combout\ = (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~19_combout\,
	combout => \MEM_RAM|Decoder0~28_combout\);

-- Location: FF_X15_Y17_N3
\MEM_RAM|MEMORY[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][2]~q\);

-- Location: LCCOMB_X17_Y13_N6
\MEM_RAM|Decoder0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~26_combout\ = (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~7_combout\,
	combout => \MEM_RAM|Decoder0~26_combout\);

-- Location: FF_X23_Y13_N29
\MEM_RAM|MEMORY[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][2]~q\);

-- Location: LCCOMB_X23_Y13_N28
\mux_2|f[2]~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~276_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[27][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[25][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[27][2]~q\,
	datac => \MEM_RAM|MEMORY[25][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~276_combout\);

-- Location: LCCOMB_X23_Y13_N10
\mux_2|f[2]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~277_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~276_combout\ & ((\MEM_RAM|MEMORY[59][2]~q\))) # (!\mux_2|f[2]~276_combout\ & (\MEM_RAM|MEMORY[57][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[57][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[59][2]~q\,
	datad => \mux_2|f[2]~276_combout\,
	combout => \mux_2|f[2]~277_combout\);

-- Location: LCCOMB_X22_Y18_N14
\MEM_RAM|MEMORY[56][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[56][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N10
\MEM_RAM|Decoder0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~13_combout\ = (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\separador|Equal0~0_combout\ & !\ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \separador|Equal0~0_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \MEM_RAM|Decoder0~13_combout\);

-- Location: LCCOMB_X19_Y13_N2
\MEM_RAM|Decoder0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~59_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~13_combout\,
	combout => \MEM_RAM|Decoder0~59_combout\);

-- Location: FF_X22_Y18_N15
\MEM_RAM|MEMORY[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][2]~q\);

-- Location: LCCOMB_X17_Y13_N0
\MEM_RAM|Decoder0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~1_combout\ = (\ALU_1|Mux62~3_combout\ & (\separador|Equal0~0_combout\ & (!\ALU_1|Mux61~3_combout\ & !\ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \separador|Equal0~0_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \MEM_RAM|Decoder0~1_combout\);

-- Location: LCCOMB_X16_Y18_N20
\MEM_RAM|Decoder0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~58_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\ & \MEM_RAM|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \MEM_RAM|Decoder0~1_combout\,
	combout => \MEM_RAM|Decoder0~58_combout\);

-- Location: FF_X23_Y18_N1
\MEM_RAM|MEMORY[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][2]~q\);

-- Location: LCCOMB_X13_Y14_N8
\MEM_RAM|MEMORY[26][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[26][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N12
\MEM_RAM|Decoder0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~25_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux58~3_combout\ & \MEM_RAM|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \MEM_RAM|Decoder0~1_combout\,
	combout => \MEM_RAM|Decoder0~25_combout\);

-- Location: FF_X13_Y14_N9
\MEM_RAM|MEMORY[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][2]~q\);

-- Location: LCCOMB_X19_Y13_N0
\MEM_RAM|Decoder0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~27_combout\ = (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~13_combout\,
	combout => \MEM_RAM|Decoder0~27_combout\);

-- Location: FF_X23_Y14_N5
\MEM_RAM|MEMORY[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][2]~q\);

-- Location: LCCOMB_X23_Y14_N4
\mux_2|f[2]~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~278_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[26][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[24][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][2]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[24][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~278_combout\);

-- Location: LCCOMB_X23_Y18_N0
\mux_2|f[2]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~279_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~278_combout\ & ((\MEM_RAM|MEMORY[58][2]~q\))) # (!\mux_2|f[2]~278_combout\ & (\MEM_RAM|MEMORY[56][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[58][2]~q\,
	datad => \mux_2|f[2]~278_combout\,
	combout => \mux_2|f[2]~279_combout\);

-- Location: LCCOMB_X18_Y9_N16
\mux_2|f[2]~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~280_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[2]~277_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[2]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[2]~277_combout\,
	datad => \mux_2|f[2]~279_combout\,
	combout => \mux_2|f[2]~280_combout\);

-- Location: LCCOMB_X18_Y9_N26
\mux_2|f[2]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~283_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[2]~280_combout\ & (\mux_2|f[2]~282_combout\)) # (!\mux_2|f[2]~280_combout\ & ((\mux_2|f[2]~275_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[2]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[2]~282_combout\,
	datac => \mux_2|f[2]~275_combout\,
	datad => \mux_2|f[2]~280_combout\,
	combout => \mux_2|f[2]~283_combout\);

-- Location: LCCOMB_X15_Y12_N16
\MEM_RAM|Decoder0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~68_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~19_combout\,
	combout => \MEM_RAM|Decoder0~68_combout\);

-- Location: FF_X23_Y15_N13
\MEM_RAM|MEMORY[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][2]~q\);

-- Location: LCCOMB_X14_Y9_N26
\MEM_RAM|Decoder0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~64_combout\ = (\ALU_1|Mux59~3_combout\ & (\MEM_RAM|Decoder0~21_combout\ & (!\ALU_1|Mux60~3_combout\ & \ALU_1|Mux58~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|Decoder0~21_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \MEM_RAM|Decoder0~64_combout\);

-- Location: FF_X23_Y15_N27
\MEM_RAM|MEMORY[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][2]~q\);

-- Location: LCCOMB_X15_Y13_N30
\MEM_RAM|Decoder0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~32_combout\ = (!\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & \MEM_RAM|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \MEM_RAM|Decoder0~21_combout\,
	combout => \MEM_RAM|Decoder0~32_combout\);

-- Location: FF_X15_Y13_N25
\MEM_RAM|MEMORY[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][2]~q\);

-- Location: LCCOMB_X15_Y12_N14
\MEM_RAM|Decoder0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~36_combout\ = (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~19_combout\,
	combout => \MEM_RAM|Decoder0~36_combout\);

-- Location: FF_X18_Y15_N25
\MEM_RAM|MEMORY[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][2]~q\);

-- Location: LCCOMB_X18_Y15_N24
\mux_2|f[2]~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~250_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[23][2]~q\,
	datac => \MEM_RAM|MEMORY[19][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~250_combout\);

-- Location: LCCOMB_X23_Y15_N26
\mux_2|f[2]~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~251_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~250_combout\ & ((\MEM_RAM|MEMORY[55][2]~q\))) # (!\mux_2|f[2]~250_combout\ & (\MEM_RAM|MEMORY[51][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][2]~q\,
	datad => \mux_2|f[2]~250_combout\,
	combout => \mux_2|f[2]~251_combout\);

-- Location: LCCOMB_X17_Y7_N8
\MEM_RAM|Decoder0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~62_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~9_combout\,
	combout => \MEM_RAM|Decoder0~62_combout\);

-- Location: FF_X30_Y9_N11
\MEM_RAM|MEMORY[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][2]~q\);

-- Location: LCCOMB_X17_Y13_N4
\MEM_RAM|Decoder0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~65_combout\ = (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~7_combout\,
	combout => \MEM_RAM|Decoder0~65_combout\);

-- Location: FF_X30_Y9_N21
\MEM_RAM|MEMORY[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][2]~q\);

-- Location: LCCOMB_X17_Y7_N16
\MEM_RAM|Decoder0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~29_combout\ = (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~9_combout\,
	combout => \MEM_RAM|Decoder0~29_combout\);

-- Location: FF_X25_Y7_N5
\MEM_RAM|MEMORY[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][2]~q\);

-- Location: LCCOMB_X17_Y13_N14
\MEM_RAM|Decoder0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~34_combout\ = (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~7_combout\,
	combout => \MEM_RAM|Decoder0~34_combout\);

-- Location: FF_X25_Y9_N9
\MEM_RAM|MEMORY[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][2]~q\);

-- Location: LCCOMB_X25_Y9_N8
\mux_2|f[2]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~243_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[21][2]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[17][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[21][2]~q\,
	datac => \MEM_RAM|MEMORY[17][2]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[2]~243_combout\);

-- Location: LCCOMB_X30_Y9_N20
\mux_2|f[2]~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~244_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~243_combout\ & (\MEM_RAM|MEMORY[53][2]~q\)) # (!\mux_2|f[2]~243_combout\ & ((\MEM_RAM|MEMORY[49][2]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[49][2]~q\,
	datad => \mux_2|f[2]~243_combout\,
	combout => \mux_2|f[2]~244_combout\);

-- Location: LCCOMB_X24_Y14_N12
\MEM_RAM|MEMORY[48][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[48][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N24
\MEM_RAM|Decoder0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~67_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~13_combout\,
	combout => \MEM_RAM|Decoder0~67_combout\);

-- Location: FF_X24_Y14_N13
\MEM_RAM|MEMORY[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][2]~q\);

-- Location: LCCOMB_X17_Y7_N18
\MEM_RAM|Decoder0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~63_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~15_combout\,
	combout => \MEM_RAM|Decoder0~63_combout\);

-- Location: FF_X23_Y10_N9
\MEM_RAM|MEMORY[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][2]~q\);

-- Location: LCCOMB_X28_Y11_N28
\MEM_RAM|MEMORY[20][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[20][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N14
\MEM_RAM|Decoder0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~31_combout\ = (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~15_combout\,
	combout => \MEM_RAM|Decoder0~31_combout\);

-- Location: FF_X28_Y11_N29
\MEM_RAM|MEMORY[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][2]~q\);

-- Location: LCCOMB_X19_Y13_N14
\MEM_RAM|Decoder0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~35_combout\ = (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~13_combout\,
	combout => \MEM_RAM|Decoder0~35_combout\);

-- Location: FF_X24_Y10_N5
\MEM_RAM|MEMORY[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][2]~q\);

-- Location: LCCOMB_X24_Y10_N4
\mux_2|f[2]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~247_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[20][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[16][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][2]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[16][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~247_combout\);

-- Location: LCCOMB_X23_Y10_N8
\mux_2|f[2]~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~248_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~247_combout\ & ((\MEM_RAM|MEMORY[52][2]~q\))) # (!\mux_2|f[2]~247_combout\ & (\MEM_RAM|MEMORY[48][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[48][2]~q\,
	datac => \MEM_RAM|MEMORY[52][2]~q\,
	datad => \mux_2|f[2]~247_combout\,
	combout => \mux_2|f[2]~248_combout\);

-- Location: LCCOMB_X17_Y13_N26
\MEM_RAM|Decoder0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~66_combout\ = (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~1_combout\,
	combout => \MEM_RAM|Decoder0~66_combout\);

-- Location: FF_X22_Y17_N29
\MEM_RAM|MEMORY[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][2]~q\);

-- Location: LCCOMB_X15_Y9_N2
\MEM_RAM|Decoder0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~61_combout\ = (!\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~3_combout\,
	combout => \MEM_RAM|Decoder0~61_combout\);

-- Location: FF_X22_Y17_N11
\MEM_RAM|MEMORY[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][2]~q\);

-- Location: LCCOMB_X18_Y13_N16
\MEM_RAM|MEMORY[22][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[22][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N6
\MEM_RAM|Decoder0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~30_combout\ = (\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~3_combout\,
	combout => \MEM_RAM|Decoder0~30_combout\);

-- Location: FF_X18_Y13_N17
\MEM_RAM|MEMORY[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][2]~q\);

-- Location: LCCOMB_X17_Y13_N16
\MEM_RAM|Decoder0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~33_combout\ = (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~1_combout\,
	combout => \MEM_RAM|Decoder0~33_combout\);

-- Location: FF_X18_Y15_N3
\MEM_RAM|MEMORY[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][2]~q\);

-- Location: LCCOMB_X18_Y15_N2
\mux_2|f[2]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~245_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[22][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[18][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[22][2]~q\,
	datac => \MEM_RAM|MEMORY[18][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~245_combout\);

-- Location: LCCOMB_X22_Y17_N10
\mux_2|f[2]~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~246_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~245_combout\ & ((\MEM_RAM|MEMORY[54][2]~q\))) # (!\mux_2|f[2]~245_combout\ & (\MEM_RAM|MEMORY[50][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[50][2]~q\,
	datac => \MEM_RAM|MEMORY[54][2]~q\,
	datad => \mux_2|f[2]~245_combout\,
	combout => \mux_2|f[2]~246_combout\);

-- Location: LCCOMB_X22_Y17_N12
\mux_2|f[2]~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~249_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[2]~246_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[2]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[2]~248_combout\,
	datad => \mux_2|f[2]~246_combout\,
	combout => \mux_2|f[2]~249_combout\);

-- Location: LCCOMB_X18_Y9_N4
\mux_2|f[2]~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~252_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[2]~249_combout\ & (\mux_2|f[2]~251_combout\)) # (!\mux_2|f[2]~249_combout\ & ((\mux_2|f[2]~244_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[2]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[2]~251_combout\,
	datab => \mux_2|f[2]~244_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[2]~249_combout\,
	combout => \mux_2|f[2]~252_combout\);

-- Location: LCCOMB_X13_Y11_N18
\MEM_RAM|Decoder0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~10_combout\ = (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~9_combout\,
	combout => \MEM_RAM|Decoder0~10_combout\);

-- Location: FF_X24_Y11_N17
\MEM_RAM|MEMORY[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][2]~q\);

-- Location: LCCOMB_X24_Y12_N30
\MEM_RAM|Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~22_combout\ = (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~21_combout\,
	combout => \MEM_RAM|Decoder0~22_combout\);

-- Location: FF_X24_Y11_N23
\MEM_RAM|MEMORY[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][2]~q\);

-- Location: LCCOMB_X15_Y10_N0
\MEM_RAM|Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~0_combout\ = (\CONTROLER|BRANCH~0_combout\) # ((!\ALU_1|Mux59~2_combout\ & (!\ALU_1|Mux58~2_combout\ & !\ALU_1|Mux60~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~2_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Mux58~2_combout\,
	datad => \ALU_1|Mux60~2_combout\,
	combout => \MEM_RAM|Decoder0~0_combout\);

-- Location: LCCOMB_X20_Y17_N16
\MEM_RAM|Decoder0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~54_combout\ = (\MEM_RAM|Decoder0~0_combout\ & \MEM_RAM|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|Decoder0~0_combout\,
	datad => \MEM_RAM|Decoder0~21_combout\,
	combout => \MEM_RAM|Decoder0~54_combout\);

-- Location: FF_X25_Y17_N7
\MEM_RAM|MEMORY[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][2]~q\);

-- Location: LCCOMB_X16_Y12_N4
\MEM_RAM|Decoder0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~55_combout\ = (\MEM_RAM|Decoder0~0_combout\ & \MEM_RAM|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_RAM|Decoder0~0_combout\,
	datad => \MEM_RAM|Decoder0~9_combout\,
	combout => \MEM_RAM|Decoder0~55_combout\);

-- Location: FF_X24_Y13_N15
\MEM_RAM|MEMORY[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][2]~q\);

-- Location: LCCOMB_X24_Y13_N14
\mux_2|f[2]~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~270_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][2]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[5][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~270_combout\);

-- Location: LCCOMB_X24_Y11_N22
\mux_2|f[2]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~271_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~270_combout\ & ((\MEM_RAM|MEMORY[39][2]~q\))) # (!\mux_2|f[2]~270_combout\ & (\MEM_RAM|MEMORY[37][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[37][2]~q\,
	datac => \MEM_RAM|MEMORY[39][2]~q\,
	datad => \mux_2|f[2]~270_combout\,
	combout => \mux_2|f[2]~271_combout\);

-- Location: LCCOMB_X22_Y18_N4
\MEM_RAM|MEMORY[32][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[32][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[32][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N18
\MEM_RAM|Decoder0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~17_combout\ = (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~13_combout\,
	combout => \MEM_RAM|Decoder0~17_combout\);

-- Location: FF_X22_Y18_N5
\MEM_RAM|MEMORY[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[32][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][2]~q\);

-- Location: LCCOMB_X17_Y13_N8
\MEM_RAM|Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~5_combout\ = (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~1_combout\,
	combout => \MEM_RAM|Decoder0~5_combout\);

-- Location: FF_X22_Y12_N29
\MEM_RAM|MEMORY[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][2]~q\);

-- Location: LCCOMB_X18_Y13_N14
\MEM_RAM|MEMORY[2][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[2][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[2][2]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N0
\MEM_RAM|Decoder0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~50_combout\ = (\MEM_RAM|Decoder0~1_combout\ & \MEM_RAM|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|Decoder0~1_combout\,
	datad => \MEM_RAM|Decoder0~0_combout\,
	combout => \MEM_RAM|Decoder0~50_combout\);

-- Location: FF_X18_Y13_N15
\MEM_RAM|MEMORY[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[2][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][2]~q\);

-- Location: LCCOMB_X19_Y13_N22
\MEM_RAM|Decoder0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~51_combout\ = (\MEM_RAM|Decoder0~0_combout\ & \MEM_RAM|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_RAM|Decoder0~0_combout\,
	datad => \MEM_RAM|Decoder0~13_combout\,
	combout => \MEM_RAM|Decoder0~51_combout\);

-- Location: FF_X22_Y12_N19
\MEM_RAM|MEMORY[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][2]~q\);

-- Location: LCCOMB_X22_Y12_N18
\mux_2|f[2]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~267_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[2][2]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[2][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[0][2]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[2]~267_combout\);

-- Location: LCCOMB_X22_Y12_N28
\mux_2|f[2]~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~268_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~267_combout\ & ((\MEM_RAM|MEMORY[34][2]~q\))) # (!\mux_2|f[2]~267_combout\ & (\MEM_RAM|MEMORY[32][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[32][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[34][2]~q\,
	datad => \mux_2|f[2]~267_combout\,
	combout => \mux_2|f[2]~268_combout\);

-- Location: LCCOMB_X19_Y15_N10
\MEM_RAM|MEMORY[33][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[33][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[33][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N18
\MEM_RAM|Decoder0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~11_combout\ = (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\ & \MEM_RAM|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \MEM_RAM|Decoder0~7_combout\,
	combout => \MEM_RAM|Decoder0~11_combout\);

-- Location: FF_X19_Y15_N11
\MEM_RAM|MEMORY[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[33][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][2]~q\);

-- Location: LCCOMB_X16_Y12_N10
\MEM_RAM|Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~23_combout\ = (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~19_combout\,
	combout => \MEM_RAM|Decoder0~23_combout\);

-- Location: FF_X22_Y15_N19
\MEM_RAM|MEMORY[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][2]~q\);

-- Location: LCCOMB_X18_Y16_N8
\MEM_RAM|MEMORY[3][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[3][2]~feeder_combout\);

-- Location: LCCOMB_X16_Y12_N0
\MEM_RAM|Decoder0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~42_combout\ = (\MEM_RAM|Decoder0~0_combout\ & \MEM_RAM|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_RAM|Decoder0~0_combout\,
	datad => \MEM_RAM|Decoder0~19_combout\,
	combout => \MEM_RAM|Decoder0~42_combout\);

-- Location: FF_X18_Y16_N9
\MEM_RAM|MEMORY[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][2]~q\);

-- Location: LCCOMB_X12_Y13_N10
\MEM_RAM|Decoder0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~43_combout\ = (\MEM_RAM|Decoder0~0_combout\ & \MEM_RAM|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_RAM|Decoder0~0_combout\,
	datad => \MEM_RAM|Decoder0~7_combout\,
	combout => \MEM_RAM|Decoder0~43_combout\);

-- Location: FF_X22_Y15_N13
\MEM_RAM|MEMORY[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][2]~q\);

-- Location: LCCOMB_X22_Y15_N12
\mux_2|f[2]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~265_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[3][2]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[1][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~265_combout\);

-- Location: LCCOMB_X22_Y15_N18
\mux_2|f[2]~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~266_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~265_combout\ & ((\MEM_RAM|MEMORY[35][2]~q\))) # (!\mux_2|f[2]~265_combout\ & (\MEM_RAM|MEMORY[33][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[33][2]~q\,
	datac => \MEM_RAM|MEMORY[35][2]~q\,
	datad => \mux_2|f[2]~265_combout\,
	combout => \mux_2|f[2]~266_combout\);

-- Location: LCCOMB_X22_Y12_N30
\mux_2|f[2]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~269_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[2]~266_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[2]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[2]~268_combout\,
	datac => \mux_2|f[2]~266_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[2]~269_combout\);

-- Location: LCCOMB_X17_Y7_N4
\MEM_RAM|Decoder0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~16_combout\ = (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~15_combout\,
	combout => \MEM_RAM|Decoder0~16_combout\);

-- Location: FF_X23_Y12_N19
\MEM_RAM|MEMORY[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][2]~q\);

-- Location: LCCOMB_X15_Y9_N16
\MEM_RAM|Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~4_combout\ = (!\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~3_combout\,
	combout => \MEM_RAM|Decoder0~4_combout\);

-- Location: FF_X23_Y12_N5
\MEM_RAM|MEMORY[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][2]~q\);

-- Location: LCCOMB_X13_Y4_N6
\MEM_RAM|MEMORY[6][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[6][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N16
\MEM_RAM|Decoder0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~46_combout\ = (\MEM_RAM|Decoder0~0_combout\ & \MEM_RAM|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM_RAM|Decoder0~0_combout\,
	datad => \MEM_RAM|Decoder0~3_combout\,
	combout => \MEM_RAM|Decoder0~46_combout\);

-- Location: FF_X13_Y4_N7
\MEM_RAM|MEMORY[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][2]~q\);

-- Location: LCCOMB_X17_Y7_N26
\MEM_RAM|Decoder0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~47_combout\ = (\MEM_RAM|Decoder0~0_combout\ & \MEM_RAM|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM_RAM|Decoder0~0_combout\,
	datad => \MEM_RAM|Decoder0~15_combout\,
	combout => \MEM_RAM|Decoder0~47_combout\);

-- Location: FF_X13_Y10_N29
\MEM_RAM|MEMORY[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][2]~q\);

-- Location: LCCOMB_X13_Y10_N28
\mux_2|f[2]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~263_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[6][2]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[4][2]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[6][2]~q\,
	datac => \MEM_RAM|MEMORY[4][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~263_combout\);

-- Location: LCCOMB_X23_Y12_N4
\mux_2|f[2]~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~264_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~263_combout\ & ((\MEM_RAM|MEMORY[38][2]~q\))) # (!\mux_2|f[2]~263_combout\ & (\MEM_RAM|MEMORY[36][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[36][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[38][2]~q\,
	datad => \mux_2|f[2]~263_combout\,
	combout => \mux_2|f[2]~264_combout\);

-- Location: LCCOMB_X22_Y12_N20
\mux_2|f[2]~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~272_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[2]~269_combout\ & (\mux_2|f[2]~271_combout\)) # (!\mux_2|f[2]~269_combout\ & ((\mux_2|f[2]~264_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[2]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[2]~271_combout\,
	datac => \mux_2|f[2]~269_combout\,
	datad => \mux_2|f[2]~264_combout\,
	combout => \mux_2|f[2]~272_combout\);

-- Location: LCCOMB_X17_Y7_N2
\MEM_RAM|Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~18_combout\ = (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~15_combout\,
	combout => \MEM_RAM|Decoder0~18_combout\);

-- Location: FF_X24_Y8_N3
\MEM_RAM|MEMORY[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][2]~q\);

-- Location: LCCOMB_X16_Y7_N14
\MEM_RAM|Decoder0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~12_combout\ = (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~9_combout\,
	combout => \MEM_RAM|Decoder0~12_combout\);

-- Location: FF_X22_Y9_N23
\MEM_RAM|MEMORY[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][2]~q\);

-- Location: LCCOMB_X13_Y10_N16
\MEM_RAM|Decoder0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~53_combout\ = (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~9_combout\,
	combout => \MEM_RAM|Decoder0~53_combout\);

-- Location: FF_X13_Y10_N7
\MEM_RAM|MEMORY[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][2]~q\);

-- Location: LCCOMB_X17_Y7_N28
\MEM_RAM|Decoder0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~45_combout\ = (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~15_combout\,
	combout => \MEM_RAM|Decoder0~45_combout\);

-- Location: FF_X22_Y9_N9
\MEM_RAM|MEMORY[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][2]~q\);

-- Location: LCCOMB_X22_Y9_N8
\mux_2|f[2]~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~253_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][2]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[12][2]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[2]~253_combout\);

-- Location: LCCOMB_X22_Y9_N22
\mux_2|f[2]~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~254_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~253_combout\ & ((\MEM_RAM|MEMORY[45][2]~q\))) # (!\mux_2|f[2]~253_combout\ & (\MEM_RAM|MEMORY[44][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[45][2]~q\,
	datad => \mux_2|f[2]~253_combout\,
	combout => \mux_2|f[2]~254_combout\);

-- Location: LCCOMB_X22_Y11_N0
\MEM_RAM|MEMORY[46][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[46][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[46][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N18
\MEM_RAM|Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~6_combout\ = (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~3_combout\,
	combout => \MEM_RAM|Decoder0~6_combout\);

-- Location: FF_X22_Y11_N1
\MEM_RAM|MEMORY[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[46][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][2]~q\);

-- Location: LCCOMB_X14_Y9_N24
\MEM_RAM|Decoder0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~56_combout\ = (\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\MEM_RAM|Decoder0~21_combout\ & !\ALU_1|Mux58~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|Decoder0~21_combout\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \MEM_RAM|Decoder0~56_combout\);

-- Location: FF_X9_Y6_N5
\MEM_RAM|MEMORY[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][2]~q\);

-- Location: LCCOMB_X14_Y9_N10
\MEM_RAM|Decoder0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~48_combout\ = (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~3_combout\,
	combout => \MEM_RAM|Decoder0~48_combout\);

-- Location: FF_X22_Y6_N5
\MEM_RAM|MEMORY[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][2]~q\);

-- Location: LCCOMB_X22_Y6_N4
\mux_2|f[2]~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~260_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][2]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[15][2]~q\,
	datac => \MEM_RAM|MEMORY[14][2]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[2]~260_combout\);

-- Location: LCCOMB_X13_Y12_N14
\MEM_RAM|Decoder0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~24_combout\ = (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\ & \MEM_RAM|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \MEM_RAM|Decoder0~21_combout\,
	combout => \MEM_RAM|Decoder0~24_combout\);

-- Location: FF_X22_Y6_N15
\MEM_RAM|MEMORY[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][2]~q\);

-- Location: LCCOMB_X22_Y6_N14
\mux_2|f[2]~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~261_combout\ = (\mux_2|f[2]~260_combout\ & (((\MEM_RAM|MEMORY[47][2]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[2]~260_combout\ & (\MEM_RAM|MEMORY[46][2]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][2]~q\,
	datab => \mux_2|f[2]~260_combout\,
	datac => \MEM_RAM|MEMORY[47][2]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[2]~261_combout\);

-- Location: LCCOMB_X17_Y13_N10
\MEM_RAM|Decoder0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~2_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~1_combout\,
	combout => \MEM_RAM|Decoder0~2_combout\);

-- Location: FF_X16_Y15_N9
\MEM_RAM|MEMORY[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][2]~q\);

-- Location: LCCOMB_X15_Y12_N30
\MEM_RAM|Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~20_combout\ = (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~19_combout\,
	combout => \MEM_RAM|Decoder0~20_combout\);

-- Location: FF_X17_Y11_N15
\MEM_RAM|MEMORY[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][2]~q\);

-- Location: LCCOMB_X14_Y14_N14
\MEM_RAM|MEMORY[11][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[11][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N12
\MEM_RAM|Decoder0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~44_combout\ = (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~19_combout\,
	combout => \MEM_RAM|Decoder0~44_combout\);

-- Location: FF_X14_Y14_N15
\MEM_RAM|MEMORY[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][2]~q\);

-- Location: LCCOMB_X17_Y13_N24
\MEM_RAM|Decoder0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~52_combout\ = (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~1_combout\,
	combout => \MEM_RAM|Decoder0~52_combout\);

-- Location: FF_X17_Y11_N1
\MEM_RAM|MEMORY[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][2]~q\);

-- Location: LCCOMB_X17_Y11_N0
\mux_2|f[2]~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~255_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][2]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[11][2]~q\,
	datac => \MEM_RAM|MEMORY[10][2]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[2]~255_combout\);

-- Location: LCCOMB_X17_Y11_N14
\mux_2|f[2]~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~256_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~255_combout\ & ((\MEM_RAM|MEMORY[43][2]~q\))) # (!\mux_2|f[2]~255_combout\ & (\MEM_RAM|MEMORY[42][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[42][2]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[43][2]~q\,
	datad => \mux_2|f[2]~255_combout\,
	combout => \mux_2|f[2]~256_combout\);

-- Location: LCCOMB_X19_Y13_N8
\MEM_RAM|Decoder0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~14_combout\ = (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~13_combout\,
	combout => \MEM_RAM|Decoder0~14_combout\);

-- Location: FF_X17_Y15_N11
\MEM_RAM|MEMORY[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][2]~q\);

-- Location: LCCOMB_X17_Y13_N20
\MEM_RAM|Decoder0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~8_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & \MEM_RAM|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \MEM_RAM|Decoder0~7_combout\,
	combout => \MEM_RAM|Decoder0~8_combout\);

-- Location: FF_X22_Y7_N11
\MEM_RAM|MEMORY[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][2]~q\);

-- Location: LCCOMB_X14_Y5_N28
\MEM_RAM|MEMORY[9][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[9][2]~feeder_combout\ = \BANCO_REG|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux61~4_combout\,
	combout => \MEM_RAM|MEMORY[9][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N14
\MEM_RAM|Decoder0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~41_combout\ = (!\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux58~3_combout\ & \MEM_RAM|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \MEM_RAM|Decoder0~7_combout\,
	combout => \MEM_RAM|Decoder0~41_combout\);

-- Location: FF_X14_Y5_N29
\MEM_RAM|MEMORY[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[9][2]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][2]~q\);

-- Location: LCCOMB_X19_Y13_N12
\MEM_RAM|Decoder0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~49_combout\ = (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux60~3_combout\ & \MEM_RAM|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \MEM_RAM|Decoder0~13_combout\,
	combout => \MEM_RAM|Decoder0~49_combout\);

-- Location: FF_X22_Y7_N1
\MEM_RAM|MEMORY[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux61~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][2]~q\);

-- Location: LCCOMB_X22_Y7_N0
\mux_2|f[2]~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~257_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[9][2]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[9][2]~q\,
	datac => \MEM_RAM|MEMORY[8][2]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[2]~257_combout\);

-- Location: LCCOMB_X22_Y7_N10
\mux_2|f[2]~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~258_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[2]~257_combout\ & ((\MEM_RAM|MEMORY[41][2]~q\))) # (!\mux_2|f[2]~257_combout\ & (\MEM_RAM|MEMORY[40][2]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[2]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[40][2]~q\,
	datac => \MEM_RAM|MEMORY[41][2]~q\,
	datad => \mux_2|f[2]~257_combout\,
	combout => \mux_2|f[2]~258_combout\);

-- Location: LCCOMB_X18_Y9_N2
\mux_2|f[2]~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~259_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[2]~256_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[2]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[2]~256_combout\,
	datad => \mux_2|f[2]~258_combout\,
	combout => \mux_2|f[2]~259_combout\);

-- Location: LCCOMB_X18_Y9_N12
\mux_2|f[2]~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~262_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[2]~259_combout\ & ((\mux_2|f[2]~261_combout\))) # (!\mux_2|f[2]~259_combout\ & (\mux_2|f[2]~254_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[2]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[2]~254_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[2]~261_combout\,
	datad => \mux_2|f[2]~259_combout\,
	combout => \mux_2|f[2]~262_combout\);

-- Location: LCCOMB_X18_Y9_N10
\mux_2|f[2]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~273_combout\ = (\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\mux_2|f[2]~262_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[2]~272_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[2]~272_combout\,
	datad => \mux_2|f[2]~262_combout\,
	combout => \mux_2|f[2]~273_combout\);

-- Location: LCCOMB_X18_Y9_N20
\mux_2|f[2]~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~284_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[2]~273_combout\ & (\mux_2|f[2]~283_combout\)) # (!\mux_2|f[2]~273_combout\ & ((\mux_2|f[2]~252_combout\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[2]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[2]~283_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[2]~252_combout\,
	datad => \mux_2|f[2]~273_combout\,
	combout => \mux_2|f[2]~284_combout\);

-- Location: LCCOMB_X18_Y9_N18
\mux_2|f[2]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~285_combout\ = (\mux_2|f[1]~154_combout\ & ((\ALU_1|Mux61~2_combout\) # ((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[2]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~2_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[2]~284_combout\,
	combout => \mux_2|f[2]~285_combout\);

-- Location: LCCOMB_X18_Y9_N24
\mux_2|f[2]~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~286_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[2]~285_combout\ & ((\ALU_1|Add0~4_combout\))) # (!\mux_2|f[2]~285_combout\ & (!\ALU_1|temp~2_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[2]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|temp~2_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Add0~4_combout\,
	datad => \mux_2|f[2]~285_combout\,
	combout => \mux_2|f[2]~286_combout\);

-- Location: LCCOMB_X18_Y9_N8
\mux_JAL|f[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[2]~30_combout\ = (!\CONTROLER|BRANCH~0_combout\ & (!\CONTROLER|Equal7~0_combout\ & \mux_2|f[2]~286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[2]~286_combout\,
	combout => \mux_JAL|f[2]~30_combout\);

-- Location: FF_X18_Y9_N23
\BANCO_REG|MEMORY[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[2]~30_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][2]~q\);

-- Location: LCCOMB_X18_Y9_N22
\BANCO_REG|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux29~0_combout\ = (\PC|q\(2) & ((\PC|q\(0)) # ((\BANCO_REG|MEMORY[10][2]~q\) # (\PC|q\(1))))) # (!\PC|q\(2) & (!\PC|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \BANCO_REG|MEMORY[10][2]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux29~0_combout\);

-- Location: LCCOMB_X18_Y9_N6
\BANCO_REG|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux29~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux29~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux29~0_combout\ & (\BANCO_REG|MEMORY[2][2]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux29~0_combout\,
	datab => \BANCO_REG|MEMORY[2][2]~q\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux29~1_combout\);

-- Location: LCCOMB_X19_Y10_N6
\ALU_1|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~6_combout\ = (\mux_3|f[3]~91_combout\ & ((\BANCO_REG|Mux28~1_combout\ & (\ALU_1|Add0~5\ & VCC)) # (!\BANCO_REG|Mux28~1_combout\ & (!\ALU_1|Add0~5\)))) # (!\mux_3|f[3]~91_combout\ & ((\BANCO_REG|Mux28~1_combout\ & (!\ALU_1|Add0~5\)) # 
-- (!\BANCO_REG|Mux28~1_combout\ & ((\ALU_1|Add0~5\) # (GND)))))
-- \ALU_1|Add0~7\ = CARRY((\mux_3|f[3]~91_combout\ & (!\BANCO_REG|Mux28~1_combout\ & !\ALU_1|Add0~5\)) # (!\mux_3|f[3]~91_combout\ & ((!\ALU_1|Add0~5\) # (!\BANCO_REG|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[3]~91_combout\,
	datab => \BANCO_REG|Mux28~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~5\,
	combout => \ALU_1|Add0~6_combout\,
	cout => \ALU_1|Add0~7\);

-- Location: LCCOMB_X19_Y10_N8
\ALU_1|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~8_combout\ = ((\BANCO_REG|Mux27~1_combout\ $ (\mux_3|f[4]~90_combout\ $ (!\ALU_1|Add0~7\)))) # (GND)
-- \ALU_1|Add0~9\ = CARRY((\BANCO_REG|Mux27~1_combout\ & ((\mux_3|f[4]~90_combout\) # (!\ALU_1|Add0~7\))) # (!\BANCO_REG|Mux27~1_combout\ & (\mux_3|f[4]~90_combout\ & !\ALU_1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux27~1_combout\,
	datab => \mux_3|f[4]~90_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~7\,
	combout => \ALU_1|Add0~8_combout\,
	cout => \ALU_1|Add0~9\);

-- Location: LCCOMB_X19_Y10_N10
\ALU_1|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~10_combout\ = (\mux_3|f[5]~89_combout\ & ((\BANCO_REG|Mux26~1_combout\ & (\ALU_1|Add0~9\ & VCC)) # (!\BANCO_REG|Mux26~1_combout\ & (!\ALU_1|Add0~9\)))) # (!\mux_3|f[5]~89_combout\ & ((\BANCO_REG|Mux26~1_combout\ & (!\ALU_1|Add0~9\)) # 
-- (!\BANCO_REG|Mux26~1_combout\ & ((\ALU_1|Add0~9\) # (GND)))))
-- \ALU_1|Add0~11\ = CARRY((\mux_3|f[5]~89_combout\ & (!\BANCO_REG|Mux26~1_combout\ & !\ALU_1|Add0~9\)) # (!\mux_3|f[5]~89_combout\ & ((!\ALU_1|Add0~9\) # (!\BANCO_REG|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[5]~89_combout\,
	datab => \BANCO_REG|Mux26~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~9\,
	combout => \ALU_1|Add0~10_combout\,
	cout => \ALU_1|Add0~11\);

-- Location: LCCOMB_X22_Y10_N20
\ALU_1|Mux58~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux58~2_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~10_combout\,
	combout => \ALU_1|Mux58~2_combout\);

-- Location: LCCOMB_X22_Y10_N22
\ALU_1|Mux58~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux58~3_combout\ = (\ALU_1|Mux58~2_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(0),
	datac => \PC|q\(2),
	datad => \ALU_1|Mux58~2_combout\,
	combout => \ALU_1|Mux58~3_combout\);

-- Location: LCCOMB_X25_Y8_N12
\BANCO_REG|Mux58~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux58~4_combout\ = (\BANCO_REG|MEMORY[2][5]~q\ & ((\PC|q\(1) & (!\PC|q\(2) & !\PC|q\(0))) # (!\PC|q\(1) & (\PC|q\(2) & \PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \PC|q\(0),
	datad => \BANCO_REG|MEMORY[2][5]~q\,
	combout => \BANCO_REG|Mux58~4_combout\);

-- Location: LCCOMB_X25_Y7_N18
\MEM_RAM|MEMORY[21][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[21][5]~feeder_combout\);

-- Location: FF_X25_Y7_N19
\MEM_RAM|MEMORY[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][5]~q\);

-- Location: FF_X25_Y9_N15
\MEM_RAM|MEMORY[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][5]~q\);

-- Location: LCCOMB_X25_Y9_N14
\mux_2|f[5]~375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~375_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[21][5]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[21][5]~q\,
	datac => \MEM_RAM|MEMORY[17][5]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[5]~375_combout\);

-- Location: FF_X25_Y9_N13
\MEM_RAM|MEMORY[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][5]~q\);

-- Location: LCCOMB_X25_Y13_N8
\MEM_RAM|MEMORY[49][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[49][5]~feeder_combout\);

-- Location: FF_X25_Y13_N9
\MEM_RAM|MEMORY[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][5]~q\);

-- Location: LCCOMB_X25_Y9_N12
\mux_2|f[5]~376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~376_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~375_combout\ & (\MEM_RAM|MEMORY[53][5]~q\)) # (!\mux_2|f[5]~375_combout\ & ((\MEM_RAM|MEMORY[49][5]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (\mux_2|f[5]~375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \mux_2|f[5]~375_combout\,
	datac => \MEM_RAM|MEMORY[53][5]~q\,
	datad => \MEM_RAM|MEMORY[49][5]~q\,
	combout => \mux_2|f[5]~376_combout\);

-- Location: FF_X23_Y15_N29
\MEM_RAM|MEMORY[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][5]~q\);

-- Location: FF_X23_Y15_N15
\MEM_RAM|MEMORY[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][5]~q\);

-- Location: LCCOMB_X15_Y13_N12
\MEM_RAM|MEMORY[23][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[23][5]~feeder_combout\);

-- Location: FF_X15_Y13_N13
\MEM_RAM|MEMORY[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][5]~q\);

-- Location: FF_X18_Y15_N11
\MEM_RAM|MEMORY[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][5]~q\);

-- Location: LCCOMB_X18_Y15_N10
\mux_2|f[5]~382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~382_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[23][5]~q\,
	datac => \MEM_RAM|MEMORY[19][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~382_combout\);

-- Location: LCCOMB_X23_Y15_N14
\mux_2|f[5]~383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~383_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~382_combout\ & ((\MEM_RAM|MEMORY[55][5]~q\))) # (!\mux_2|f[5]~382_combout\ & (\MEM_RAM|MEMORY[51][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][5]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][5]~q\,
	datad => \mux_2|f[5]~382_combout\,
	combout => \mux_2|f[5]~383_combout\);

-- Location: FF_X28_Y11_N31
\MEM_RAM|MEMORY[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][5]~q\);

-- Location: FF_X24_Y10_N11
\MEM_RAM|MEMORY[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][5]~q\);

-- Location: LCCOMB_X24_Y10_N10
\mux_2|f[5]~379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~379_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[20][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[16][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][5]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[16][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~379_combout\);

-- Location: LCCOMB_X25_Y6_N16
\MEM_RAM|MEMORY[48][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[48][5]~feeder_combout\);

-- Location: FF_X25_Y6_N17
\MEM_RAM|MEMORY[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][5]~q\);

-- Location: FF_X24_Y10_N1
\MEM_RAM|MEMORY[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][5]~q\);

-- Location: LCCOMB_X24_Y10_N0
\mux_2|f[5]~380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~380_combout\ = (\mux_2|f[5]~379_combout\ & (((\MEM_RAM|MEMORY[52][5]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[5]~379_combout\ & (\MEM_RAM|MEMORY[48][5]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[5]~379_combout\,
	datab => \MEM_RAM|MEMORY[48][5]~q\,
	datac => \MEM_RAM|MEMORY[52][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~380_combout\);

-- Location: LCCOMB_X18_Y18_N0
\MEM_RAM|MEMORY[50][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[50][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[50][5]~feeder_combout\);

-- Location: FF_X18_Y18_N1
\MEM_RAM|MEMORY[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[50][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][5]~q\);

-- Location: FF_X22_Y17_N3
\MEM_RAM|MEMORY[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][5]~q\);

-- Location: LCCOMB_X28_Y14_N30
\MEM_RAM|MEMORY[22][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[22][5]~feeder_combout\);

-- Location: FF_X28_Y14_N31
\MEM_RAM|MEMORY[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][5]~q\);

-- Location: FF_X23_Y17_N29
\MEM_RAM|MEMORY[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][5]~q\);

-- Location: LCCOMB_X23_Y17_N28
\mux_2|f[5]~377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~377_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[22][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[18][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[22][5]~q\,
	datac => \MEM_RAM|MEMORY[18][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~377_combout\);

-- Location: LCCOMB_X22_Y17_N2
\mux_2|f[5]~378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~378_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~377_combout\ & ((\MEM_RAM|MEMORY[54][5]~q\))) # (!\mux_2|f[5]~377_combout\ & (\MEM_RAM|MEMORY[50][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[50][5]~q\,
	datac => \MEM_RAM|MEMORY[54][5]~q\,
	datad => \mux_2|f[5]~377_combout\,
	combout => \mux_2|f[5]~378_combout\);

-- Location: LCCOMB_X18_Y11_N18
\mux_2|f[5]~381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~381_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[5]~378_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[5]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[5]~380_combout\,
	datad => \mux_2|f[5]~378_combout\,
	combout => \mux_2|f[5]~381_combout\);

-- Location: LCCOMB_X18_Y11_N8
\mux_2|f[5]~384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~384_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[5]~381_combout\ & ((\mux_2|f[5]~383_combout\))) # (!\mux_2|f[5]~381_combout\ & (\mux_2|f[5]~376_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[5]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[5]~376_combout\,
	datac => \mux_2|f[5]~383_combout\,
	datad => \mux_2|f[5]~381_combout\,
	combout => \mux_2|f[5]~384_combout\);

-- Location: FF_X29_Y13_N29
\MEM_RAM|MEMORY[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][5]~q\);

-- Location: FF_X29_Y13_N25
\MEM_RAM|MEMORY[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][5]~q\);

-- Location: LCCOMB_X28_Y13_N14
\MEM_RAM|MEMORY[28][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[28][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[28][5]~feeder_combout\);

-- Location: FF_X28_Y13_N15
\MEM_RAM|MEMORY[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[28][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][5]~q\);

-- Location: LCCOMB_X28_Y13_N12
\MEM_RAM|MEMORY[30][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[30][5]~feeder_combout\);

-- Location: FF_X28_Y13_N13
\MEM_RAM|MEMORY[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][5]~q\);

-- Location: LCCOMB_X29_Y13_N18
\mux_2|f[5]~406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~406_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][5]~q\))) # (!\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[28][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][5]~q\,
	datab => \MEM_RAM|MEMORY[30][5]~q\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[5]~406_combout\);

-- Location: LCCOMB_X29_Y13_N24
\mux_2|f[5]~407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~407_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~406_combout\ & ((\MEM_RAM|MEMORY[62][5]~q\))) # (!\mux_2|f[5]~406_combout\ & (\MEM_RAM|MEMORY[60][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[60][5]~q\,
	datac => \MEM_RAM|MEMORY[62][5]~q\,
	datad => \mux_2|f[5]~406_combout\,
	combout => \mux_2|f[5]~407_combout\);

-- Location: FF_X25_Y8_N17
\MEM_RAM|MEMORY[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][5]~q\);

-- Location: FF_X22_Y11_N19
\MEM_RAM|MEMORY[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][5]~q\);

-- Location: LCCOMB_X25_Y11_N20
\MEM_RAM|MEMORY[31][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[31][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[31][5]~feeder_combout\);

-- Location: FF_X25_Y11_N21
\MEM_RAM|MEMORY[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[31][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][5]~q\);

-- Location: LCCOMB_X25_Y11_N14
\MEM_RAM|MEMORY[29][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[29][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[29][5]~feeder_combout\);

-- Location: FF_X25_Y11_N15
\MEM_RAM|MEMORY[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[29][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][5]~q\);

-- Location: LCCOMB_X22_Y11_N12
\mux_2|f[5]~413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~413_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[31][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[29][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[31][5]~q\,
	datab => \MEM_RAM|MEMORY[29][5]~q\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~413_combout\);

-- Location: LCCOMB_X22_Y11_N18
\mux_2|f[5]~414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~414_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~413_combout\ & (\MEM_RAM|MEMORY[63][5]~q\)) # (!\mux_2|f[5]~413_combout\ & ((\MEM_RAM|MEMORY[61][5]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[63][5]~q\,
	datac => \MEM_RAM|MEMORY[61][5]~q\,
	datad => \mux_2|f[5]~413_combout\,
	combout => \mux_2|f[5]~414_combout\);

-- Location: FF_X29_Y9_N13
\MEM_RAM|MEMORY[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][5]~q\);

-- Location: FF_X23_Y13_N27
\MEM_RAM|MEMORY[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][5]~q\);

-- Location: LCCOMB_X15_Y17_N20
\MEM_RAM|MEMORY[27][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[27][5]~feeder_combout\);

-- Location: FF_X15_Y17_N21
\MEM_RAM|MEMORY[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][5]~q\);

-- Location: FF_X23_Y13_N13
\MEM_RAM|MEMORY[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][5]~q\);

-- Location: LCCOMB_X23_Y13_N12
\mux_2|f[5]~408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~408_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[27][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[25][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[27][5]~q\,
	datac => \MEM_RAM|MEMORY[25][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~408_combout\);

-- Location: LCCOMB_X23_Y13_N26
\mux_2|f[5]~409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~409_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~408_combout\ & ((\MEM_RAM|MEMORY[59][5]~q\))) # (!\mux_2|f[5]~408_combout\ & (\MEM_RAM|MEMORY[57][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[57][5]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[59][5]~q\,
	datad => \mux_2|f[5]~408_combout\,
	combout => \mux_2|f[5]~409_combout\);

-- Location: LCCOMB_X13_Y14_N26
\MEM_RAM|MEMORY[26][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[26][5]~feeder_combout\);

-- Location: FF_X13_Y14_N27
\MEM_RAM|MEMORY[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][5]~q\);

-- Location: FF_X23_Y14_N11
\MEM_RAM|MEMORY[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][5]~q\);

-- Location: LCCOMB_X23_Y14_N10
\mux_2|f[5]~410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~410_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[26][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[24][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[26][5]~q\,
	datac => \MEM_RAM|MEMORY[24][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~410_combout\);

-- Location: FF_X27_Y14_N29
\MEM_RAM|MEMORY[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][5]~q\);

-- Location: FF_X27_Y14_N11
\MEM_RAM|MEMORY[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][5]~q\);

-- Location: LCCOMB_X27_Y14_N10
\mux_2|f[5]~411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~411_combout\ = (\mux_2|f[5]~410_combout\ & (((\MEM_RAM|MEMORY[58][5]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[5]~410_combout\ & (\MEM_RAM|MEMORY[56][5]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[5]~410_combout\,
	datab => \MEM_RAM|MEMORY[56][5]~q\,
	datac => \MEM_RAM|MEMORY[58][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~411_combout\);

-- Location: LCCOMB_X18_Y11_N12
\mux_2|f[5]~412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~412_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[5]~409_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[5]~411_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[5]~409_combout\,
	datad => \mux_2|f[5]~411_combout\,
	combout => \mux_2|f[5]~412_combout\);

-- Location: LCCOMB_X18_Y11_N26
\mux_2|f[5]~415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~415_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[5]~412_combout\ & ((\mux_2|f[5]~414_combout\))) # (!\mux_2|f[5]~412_combout\ & (\mux_2|f[5]~407_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[5]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[5]~407_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[5]~414_combout\,
	datad => \mux_2|f[5]~412_combout\,
	combout => \mux_2|f[5]~415_combout\);

-- Location: FF_X24_Y11_N1
\MEM_RAM|MEMORY[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][5]~q\);

-- Location: FF_X24_Y11_N3
\MEM_RAM|MEMORY[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][5]~q\);

-- Location: LCCOMB_X20_Y17_N8
\MEM_RAM|MEMORY[7][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[7][5]~feeder_combout\);

-- Location: FF_X20_Y17_N9
\MEM_RAM|MEMORY[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][5]~q\);

-- Location: FF_X24_Y13_N5
\MEM_RAM|MEMORY[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][5]~q\);

-- Location: LCCOMB_X24_Y13_N4
\mux_2|f[5]~402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~402_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][5]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[5][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~402_combout\);

-- Location: LCCOMB_X24_Y11_N2
\mux_2|f[5]~403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~403_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~402_combout\ & ((\MEM_RAM|MEMORY[39][5]~q\))) # (!\mux_2|f[5]~402_combout\ & (\MEM_RAM|MEMORY[37][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[37][5]~q\,
	datac => \MEM_RAM|MEMORY[39][5]~q\,
	datad => \mux_2|f[5]~402_combout\,
	combout => \mux_2|f[5]~403_combout\);

-- Location: LCCOMB_X23_Y12_N12
\MEM_RAM|MEMORY[38][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[38][5]~feeder_combout\);

-- Location: FF_X23_Y12_N13
\MEM_RAM|MEMORY[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][5]~q\);

-- Location: LCCOMB_X23_Y12_N22
\MEM_RAM|MEMORY[36][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[36][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[36][5]~feeder_combout\);

-- Location: FF_X23_Y12_N23
\MEM_RAM|MEMORY[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[36][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][5]~q\);

-- Location: FF_X14_Y13_N11
\MEM_RAM|MEMORY[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][5]~q\);

-- Location: FF_X13_Y10_N5
\MEM_RAM|MEMORY[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][5]~q\);

-- Location: LCCOMB_X13_Y10_N4
\mux_2|f[5]~395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~395_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[6][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[4][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[6][5]~q\,
	datac => \MEM_RAM|MEMORY[4][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~395_combout\);

-- Location: LCCOMB_X18_Y12_N2
\mux_2|f[5]~396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~396_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~395_combout\ & (\MEM_RAM|MEMORY[38][5]~q\)) # (!\mux_2|f[5]~395_combout\ & ((\MEM_RAM|MEMORY[36][5]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[38][5]~q\,
	datac => \MEM_RAM|MEMORY[36][5]~q\,
	datad => \mux_2|f[5]~395_combout\,
	combout => \mux_2|f[5]~396_combout\);

-- Location: LCCOMB_X22_Y18_N8
\MEM_RAM|MEMORY[32][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[32][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[32][5]~feeder_combout\);

-- Location: FF_X22_Y18_N9
\MEM_RAM|MEMORY[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[32][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][5]~q\);

-- Location: LCCOMB_X15_Y4_N8
\MEM_RAM|MEMORY[2][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[2][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[2][5]~feeder_combout\);

-- Location: FF_X15_Y4_N9
\MEM_RAM|MEMORY[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[2][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][5]~q\);

-- Location: FF_X22_Y14_N9
\MEM_RAM|MEMORY[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][5]~q\);

-- Location: LCCOMB_X22_Y14_N8
\mux_2|f[5]~399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~399_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[2][5]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[0][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~399_combout\);

-- Location: FF_X22_Y14_N15
\MEM_RAM|MEMORY[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][5]~q\);

-- Location: LCCOMB_X22_Y14_N14
\mux_2|f[5]~400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~400_combout\ = (\mux_2|f[5]~399_combout\ & (((\MEM_RAM|MEMORY[34][5]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[5]~399_combout\ & (\MEM_RAM|MEMORY[32][5]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[32][5]~q\,
	datab => \mux_2|f[5]~399_combout\,
	datac => \MEM_RAM|MEMORY[34][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~400_combout\);

-- Location: LCCOMB_X19_Y17_N28
\MEM_RAM|MEMORY[33][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[33][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[33][5]~feeder_combout\);

-- Location: FF_X19_Y17_N29
\MEM_RAM|MEMORY[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[33][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][5]~q\);

-- Location: FF_X16_Y13_N15
\MEM_RAM|MEMORY[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][5]~q\);

-- Location: FF_X22_Y15_N5
\MEM_RAM|MEMORY[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][5]~q\);

-- Location: LCCOMB_X22_Y15_N4
\mux_2|f[5]~397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~397_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][5]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][5]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[3][5]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[1][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~397_combout\);

-- Location: FF_X22_Y15_N23
\MEM_RAM|MEMORY[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][5]~q\);

-- Location: LCCOMB_X22_Y15_N22
\mux_2|f[5]~398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~398_combout\ = (\mux_2|f[5]~397_combout\ & (((\MEM_RAM|MEMORY[35][5]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[5]~397_combout\ & (\MEM_RAM|MEMORY[33][5]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[33][5]~q\,
	datab => \mux_2|f[5]~397_combout\,
	datac => \MEM_RAM|MEMORY[35][5]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[5]~398_combout\);

-- Location: LCCOMB_X18_Y11_N30
\mux_2|f[5]~401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~401_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[5]~398_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[5]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[5]~400_combout\,
	datad => \mux_2|f[5]~398_combout\,
	combout => \mux_2|f[5]~401_combout\);

-- Location: LCCOMB_X18_Y11_N0
\mux_2|f[5]~404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~404_combout\ = (\mux_2|f[5]~401_combout\ & ((\mux_2|f[5]~403_combout\) # ((!\ALU_1|Mux61~3_combout\)))) # (!\mux_2|f[5]~401_combout\ & (((\mux_2|f[5]~396_combout\ & \ALU_1|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[5]~403_combout\,
	datab => \mux_2|f[5]~396_combout\,
	datac => \mux_2|f[5]~401_combout\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[5]~404_combout\);

-- Location: LCCOMB_X16_Y15_N18
\MEM_RAM|MEMORY[42][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[42][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[42][5]~feeder_combout\);

-- Location: FF_X16_Y15_N19
\MEM_RAM|MEMORY[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[42][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][5]~q\);

-- Location: FF_X17_Y11_N9
\MEM_RAM|MEMORY[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][5]~q\);

-- Location: LCCOMB_X14_Y14_N6
\MEM_RAM|MEMORY[11][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[11][5]~feeder_combout\);

-- Location: FF_X14_Y14_N7
\MEM_RAM|MEMORY[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][5]~q\);

-- Location: FF_X17_Y11_N3
\MEM_RAM|MEMORY[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][5]~q\);

-- Location: LCCOMB_X17_Y11_N2
\mux_2|f[5]~385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~385_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][5]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][5]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[10][5]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[5]~385_combout\);

-- Location: LCCOMB_X17_Y11_N8
\mux_2|f[5]~386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~386_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~385_combout\ & ((\MEM_RAM|MEMORY[43][5]~q\))) # (!\mux_2|f[5]~385_combout\ & (\MEM_RAM|MEMORY[42][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[42][5]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[43][5]~q\,
	datad => \mux_2|f[5]~385_combout\,
	combout => \mux_2|f[5]~386_combout\);

-- Location: FF_X22_Y11_N9
\MEM_RAM|MEMORY[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][5]~q\);

-- Location: FF_X22_Y6_N31
\MEM_RAM|MEMORY[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][5]~q\);

-- Location: FF_X14_Y13_N21
\MEM_RAM|MEMORY[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][5]~q\);

-- Location: FF_X22_Y6_N1
\MEM_RAM|MEMORY[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][5]~q\);

-- Location: LCCOMB_X22_Y6_N0
\mux_2|f[5]~392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~392_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][5]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][5]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[14][5]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[5]~392_combout\);

-- Location: LCCOMB_X22_Y6_N30
\mux_2|f[5]~393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~393_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~392_combout\ & ((\MEM_RAM|MEMORY[47][5]~q\))) # (!\mux_2|f[5]~392_combout\ & (\MEM_RAM|MEMORY[46][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[46][5]~q\,
	datac => \MEM_RAM|MEMORY[47][5]~q\,
	datad => \mux_2|f[5]~392_combout\,
	combout => \mux_2|f[5]~393_combout\);

-- Location: FF_X17_Y15_N5
\MEM_RAM|MEMORY[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][5]~q\);

-- Location: FF_X22_Y7_N23
\MEM_RAM|MEMORY[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][5]~q\);

-- Location: FF_X14_Y7_N13
\MEM_RAM|MEMORY[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][5]~q\);

-- Location: FF_X22_Y7_N29
\MEM_RAM|MEMORY[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][5]~q\);

-- Location: LCCOMB_X22_Y7_N28
\mux_2|f[5]~389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~389_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[9][5]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[9][5]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[8][5]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[5]~389_combout\);

-- Location: LCCOMB_X22_Y7_N22
\mux_2|f[5]~390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~390_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~389_combout\ & ((\MEM_RAM|MEMORY[41][5]~q\))) # (!\mux_2|f[5]~389_combout\ & (\MEM_RAM|MEMORY[40][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][5]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[41][5]~q\,
	datad => \mux_2|f[5]~389_combout\,
	combout => \mux_2|f[5]~390_combout\);

-- Location: LCCOMB_X24_Y8_N10
\MEM_RAM|MEMORY[44][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[44][5]~feeder_combout\ = \BANCO_REG|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux58~4_combout\,
	combout => \MEM_RAM|MEMORY[44][5]~feeder_combout\);

-- Location: FF_X24_Y8_N11
\MEM_RAM|MEMORY[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[44][5]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][5]~q\);

-- Location: FF_X22_Y9_N3
\MEM_RAM|MEMORY[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][5]~q\);

-- Location: FF_X12_Y9_N11
\MEM_RAM|MEMORY[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][5]~q\);

-- Location: FF_X22_Y9_N1
\MEM_RAM|MEMORY[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux58~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][5]~q\);

-- Location: LCCOMB_X22_Y9_N0
\mux_2|f[5]~387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~387_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][5]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[13][5]~q\,
	datac => \MEM_RAM|MEMORY[12][5]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[5]~387_combout\);

-- Location: LCCOMB_X22_Y9_N2
\mux_2|f[5]~388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~388_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[5]~387_combout\ & ((\MEM_RAM|MEMORY[45][5]~q\))) # (!\mux_2|f[5]~387_combout\ & (\MEM_RAM|MEMORY[44][5]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[5]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][5]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[45][5]~q\,
	datad => \mux_2|f[5]~387_combout\,
	combout => \mux_2|f[5]~388_combout\);

-- Location: LCCOMB_X18_Y11_N2
\mux_2|f[5]~391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~391_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[5]~388_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[5]~390_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[5]~390_combout\,
	datad => \mux_2|f[5]~388_combout\,
	combout => \mux_2|f[5]~391_combout\);

-- Location: LCCOMB_X18_Y11_N16
\mux_2|f[5]~394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~394_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[5]~391_combout\ & ((\mux_2|f[5]~393_combout\))) # (!\mux_2|f[5]~391_combout\ & (\mux_2|f[5]~386_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[5]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[5]~386_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[5]~393_combout\,
	datad => \mux_2|f[5]~391_combout\,
	combout => \mux_2|f[5]~394_combout\);

-- Location: LCCOMB_X18_Y11_N10
\mux_2|f[5]~405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~405_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux60~3_combout\ & ((\mux_2|f[5]~394_combout\))) # (!\ALU_1|Mux60~3_combout\ & (\mux_2|f[5]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \mux_2|f[5]~404_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \mux_2|f[5]~394_combout\,
	combout => \mux_2|f[5]~405_combout\);

-- Location: LCCOMB_X18_Y11_N20
\mux_2|f[5]~416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~416_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[5]~405_combout\ & ((\mux_2|f[5]~415_combout\))) # (!\mux_2|f[5]~405_combout\ & (\mux_2|f[5]~384_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[5]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \mux_2|f[5]~384_combout\,
	datac => \mux_2|f[5]~415_combout\,
	datad => \mux_2|f[5]~405_combout\,
	combout => \mux_2|f[5]~416_combout\);

-- Location: LCCOMB_X18_Y11_N6
\mux_2|f[5]~417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~417_combout\ = (\mux_2|f[1]~154_combout\ & (((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|temp~5_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[5]~416_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|temp~5_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[5]~416_combout\,
	combout => \mux_2|f[5]~417_combout\);

-- Location: LCCOMB_X18_Y11_N24
\mux_2|f[5]~418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~418_combout\ = (\mux_2|f[5]~417_combout\ & (((\ALU_1|Add0~10_combout\)) # (!\mux_2|f[1]~154_combout\))) # (!\mux_2|f[5]~417_combout\ & (\mux_2|f[1]~154_combout\ & ((\ALU_1|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[5]~417_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \ALU_1|Add0~10_combout\,
	datad => \ALU_1|Mux58~2_combout\,
	combout => \mux_2|f[5]~418_combout\);

-- Location: LCCOMB_X18_Y11_N14
\mux_JAL|f[5]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[5]~27_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[5]~10_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[5]~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[5]~10_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[5]~418_combout\,
	combout => \mux_JAL|f[5]~27_combout\);

-- Location: FF_X18_Y11_N15
\BANCO_REG|MEMORY[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[5]~27_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][5]~q\);

-- Location: LCCOMB_X18_Y11_N22
\mux_3|f[5]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[5]~89_combout\ = (!\PC|q\(1) & ((\PC|q\(0) & (\BANCO_REG|MEMORY[2][5]~q\ & \PC|q\(2))) # (!\PC|q\(0) & ((!\PC|q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][5]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \mux_3|f[5]~89_combout\);

-- Location: LCCOMB_X19_Y10_N12
\ALU_1|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~12_combout\ = ((\mux_3|f[6]~88_combout\ $ (\BANCO_REG|Mux25~1_combout\ $ (!\ALU_1|Add0~11\)))) # (GND)
-- \ALU_1|Add0~13\ = CARRY((\mux_3|f[6]~88_combout\ & ((\BANCO_REG|Mux25~1_combout\) # (!\ALU_1|Add0~11\))) # (!\mux_3|f[6]~88_combout\ & (\BANCO_REG|Mux25~1_combout\ & !\ALU_1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[6]~88_combout\,
	datab => \BANCO_REG|Mux25~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~11\,
	combout => \ALU_1|Add0~12_combout\,
	cout => \ALU_1|Add0~13\);

-- Location: LCCOMB_X12_Y9_N28
\ALU_1|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux25~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~12_combout\,
	combout => \ALU_1|Mux25~0_combout\);

-- Location: LCCOMB_X22_Y4_N14
\BANCO_REG|Mux57~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux57~4_combout\ = (\BANCO_REG|MEMORY[2][6]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][6]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux57~4_combout\);

-- Location: FF_X12_Y12_N25
\MEM_RAM|MEMORY[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][6]~q\);

-- Location: FF_X12_Y12_N29
\MEM_RAM|MEMORY[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][6]~q\);

-- Location: FF_X12_Y16_N15
\MEM_RAM|MEMORY[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][6]~q\);

-- Location: FF_X12_Y16_N17
\MEM_RAM|MEMORY[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][6]~q\);

-- Location: LCCOMB_X12_Y12_N6
\mux_2|f[6]~426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~426_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][6]~q\))) # (!\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[37][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[37][6]~q\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \MEM_RAM|MEMORY[39][6]~q\,
	combout => \mux_2|f[6]~426_combout\);

-- Location: LCCOMB_X12_Y12_N28
\mux_2|f[6]~427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~427_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~426_combout\ & ((\MEM_RAM|MEMORY[47][6]~q\))) # (!\mux_2|f[6]~426_combout\ & (\MEM_RAM|MEMORY[45][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[45][6]~q\,
	datac => \MEM_RAM|MEMORY[47][6]~q\,
	datad => \mux_2|f[6]~426_combout\,
	combout => \mux_2|f[6]~427_combout\);

-- Location: FF_X27_Y11_N1
\MEM_RAM|MEMORY[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][6]~q\);

-- Location: FF_X15_Y11_N17
\MEM_RAM|MEMORY[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][6]~q\);

-- Location: FF_X25_Y18_N29
\MEM_RAM|MEMORY[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][6]~q\);

-- Location: FF_X25_Y18_N23
\MEM_RAM|MEMORY[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][6]~q\);

-- Location: LCCOMB_X25_Y18_N22
\mux_2|f[6]~419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~419_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][6]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][6]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][6]~q\,
	datac => \MEM_RAM|MEMORY[36][6]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[6]~419_combout\);

-- Location: LCCOMB_X15_Y11_N16
\mux_2|f[6]~420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~420_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~419_combout\ & ((\MEM_RAM|MEMORY[46][6]~q\))) # (!\mux_2|f[6]~419_combout\ & (\MEM_RAM|MEMORY[44][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[44][6]~q\,
	datac => \MEM_RAM|MEMORY[46][6]~q\,
	datad => \mux_2|f[6]~419_combout\,
	combout => \mux_2|f[6]~420_combout\);

-- Location: FF_X15_Y15_N11
\MEM_RAM|MEMORY[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][6]~q\);

-- Location: FF_X15_Y15_N29
\MEM_RAM|MEMORY[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][6]~q\);

-- Location: LCCOMB_X20_Y15_N0
\MEM_RAM|MEMORY[35][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[35][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[35][6]~feeder_combout\);

-- Location: FF_X20_Y15_N1
\MEM_RAM|MEMORY[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[35][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][6]~q\);

-- Location: FF_X14_Y15_N21
\MEM_RAM|MEMORY[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][6]~q\);

-- Location: LCCOMB_X14_Y15_N20
\mux_2|f[6]~421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~421_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[35][6]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[33][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[35][6]~q\,
	datac => \MEM_RAM|MEMORY[33][6]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[6]~421_combout\);

-- Location: LCCOMB_X15_Y15_N28
\mux_2|f[6]~422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~422_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~421_combout\ & ((\MEM_RAM|MEMORY[43][6]~q\))) # (!\mux_2|f[6]~421_combout\ & (\MEM_RAM|MEMORY[41][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[43][6]~q\,
	datad => \mux_2|f[6]~421_combout\,
	combout => \mux_2|f[6]~422_combout\);

-- Location: FF_X17_Y15_N3
\MEM_RAM|MEMORY[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][6]~q\);

-- Location: FF_X16_Y15_N29
\MEM_RAM|MEMORY[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][6]~q\);

-- Location: FF_X17_Y18_N1
\MEM_RAM|MEMORY[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][6]~q\);

-- Location: FF_X17_Y18_N7
\MEM_RAM|MEMORY[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][6]~q\);

-- Location: LCCOMB_X17_Y18_N6
\mux_2|f[6]~423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~423_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][6]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][6]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][6]~q\,
	datac => \MEM_RAM|MEMORY[32][6]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[6]~423_combout\);

-- Location: LCCOMB_X16_Y15_N28
\mux_2|f[6]~424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~424_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~423_combout\ & ((\MEM_RAM|MEMORY[42][6]~q\))) # (!\mux_2|f[6]~423_combout\ & (\MEM_RAM|MEMORY[40][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[42][6]~q\,
	datad => \mux_2|f[6]~423_combout\,
	combout => \mux_2|f[6]~424_combout\);

-- Location: LCCOMB_X15_Y8_N26
\mux_2|f[6]~425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~425_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[6]~422_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[6]~424_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[6]~422_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[6]~424_combout\,
	combout => \mux_2|f[6]~425_combout\);

-- Location: LCCOMB_X15_Y8_N24
\mux_2|f[6]~428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~428_combout\ = (\mux_2|f[6]~425_combout\ & ((\mux_2|f[6]~427_combout\) # ((!\ALU_1|Mux61~3_combout\)))) # (!\mux_2|f[6]~425_combout\ & (((\mux_2|f[6]~420_combout\ & \ALU_1|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[6]~427_combout\,
	datab => \mux_2|f[6]~420_combout\,
	datac => \mux_2|f[6]~425_combout\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[6]~428_combout\);

-- Location: FF_X22_Y4_N23
\MEM_RAM|MEMORY[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][6]~q\);

-- Location: FF_X27_Y8_N17
\MEM_RAM|MEMORY[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][6]~q\);

-- Location: FF_X28_Y8_N29
\MEM_RAM|MEMORY[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][6]~q\);

-- Location: FF_X27_Y10_N9
\MEM_RAM|MEMORY[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][6]~q\);

-- Location: LCCOMB_X27_Y10_N8
\mux_2|f[6]~457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~457_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[55][6]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[51][6]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[55][6]~q\,
	datac => \MEM_RAM|MEMORY[51][6]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[6]~457_combout\);

-- Location: LCCOMB_X27_Y8_N16
\mux_2|f[6]~458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~458_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~457_combout\ & (\MEM_RAM|MEMORY[63][6]~q\)) # (!\mux_2|f[6]~457_combout\ & ((\MEM_RAM|MEMORY[59][6]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[63][6]~q\,
	datac => \MEM_RAM|MEMORY[59][6]~q\,
	datad => \mux_2|f[6]~457_combout\,
	combout => \mux_2|f[6]~458_combout\);

-- Location: FF_X15_Y14_N3
\MEM_RAM|MEMORY[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][6]~q\);

-- Location: FF_X28_Y10_N11
\MEM_RAM|MEMORY[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][6]~q\);

-- Location: FF_X28_Y10_N17
\MEM_RAM|MEMORY[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][6]~q\);

-- Location: FF_X27_Y10_N11
\MEM_RAM|MEMORY[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][6]~q\);

-- Location: LCCOMB_X27_Y10_N10
\mux_2|f[6]~454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~454_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[52][6]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[48][6]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[52][6]~q\,
	datac => \MEM_RAM|MEMORY[48][6]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[6]~454_combout\);

-- Location: LCCOMB_X28_Y10_N10
\mux_2|f[6]~455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~455_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~454_combout\ & ((\MEM_RAM|MEMORY[60][6]~q\))) # (!\mux_2|f[6]~454_combout\ & (\MEM_RAM|MEMORY[56][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[60][6]~q\,
	datad => \mux_2|f[6]~454_combout\,
	combout => \mux_2|f[6]~455_combout\);

-- Location: LCCOMB_X16_Y18_N10
\MEM_RAM|MEMORY[58][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[58][6]~feeder_combout\);

-- Location: FF_X16_Y18_N11
\MEM_RAM|MEMORY[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][6]~q\);

-- Location: FF_X23_Y11_N25
\MEM_RAM|MEMORY[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][6]~q\);

-- Location: LCCOMB_X24_Y18_N4
\MEM_RAM|MEMORY[54][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[54][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[54][6]~feeder_combout\);

-- Location: FF_X24_Y18_N5
\MEM_RAM|MEMORY[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[54][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][6]~q\);

-- Location: FF_X24_Y14_N3
\MEM_RAM|MEMORY[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][6]~q\);

-- Location: LCCOMB_X24_Y14_N2
\mux_2|f[6]~452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~452_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[54][6]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[50][6]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[54][6]~q\,
	datac => \MEM_RAM|MEMORY[50][6]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[6]~452_combout\);

-- Location: LCCOMB_X23_Y11_N24
\mux_2|f[6]~453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~453_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~452_combout\ & ((\MEM_RAM|MEMORY[62][6]~q\))) # (!\mux_2|f[6]~452_combout\ & (\MEM_RAM|MEMORY[58][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[58][6]~q\,
	datac => \MEM_RAM|MEMORY[62][6]~q\,
	datad => \mux_2|f[6]~452_combout\,
	combout => \mux_2|f[6]~453_combout\);

-- Location: LCCOMB_X15_Y8_N8
\mux_2|f[6]~456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~456_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[6]~453_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[6]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[6]~455_combout\,
	datad => \mux_2|f[6]~453_combout\,
	combout => \mux_2|f[6]~456_combout\);

-- Location: FF_X27_Y8_N11
\MEM_RAM|MEMORY[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][6]~q\);

-- Location: FF_X24_Y8_N13
\MEM_RAM|MEMORY[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][6]~q\);

-- Location: FF_X28_Y7_N5
\MEM_RAM|MEMORY[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][6]~q\);

-- Location: FF_X28_Y7_N23
\MEM_RAM|MEMORY[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][6]~q\);

-- Location: LCCOMB_X28_Y7_N22
\mux_2|f[6]~450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~450_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[53][6]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[49][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[53][6]~q\,
	datac => \MEM_RAM|MEMORY[49][6]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[6]~450_combout\);

-- Location: LCCOMB_X24_Y8_N12
\mux_2|f[6]~451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~451_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~450_combout\ & ((\MEM_RAM|MEMORY[61][6]~q\))) # (!\mux_2|f[6]~450_combout\ & (\MEM_RAM|MEMORY[57][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[57][6]~q\,
	datac => \MEM_RAM|MEMORY[61][6]~q\,
	datad => \mux_2|f[6]~450_combout\,
	combout => \mux_2|f[6]~451_combout\);

-- Location: LCCOMB_X15_Y8_N30
\mux_2|f[6]~459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~459_combout\ = (\mux_2|f[6]~456_combout\ & ((\mux_2|f[6]~458_combout\) # ((!\ALU_1|Mux63~10_combout\)))) # (!\mux_2|f[6]~456_combout\ & (((\ALU_1|Mux63~10_combout\ & \mux_2|f[6]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[6]~458_combout\,
	datab => \mux_2|f[6]~456_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[6]~451_combout\,
	combout => \mux_2|f[6]~459_combout\);

-- Location: LCCOMB_X11_Y12_N0
\MEM_RAM|MEMORY[9][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[9][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[9][6]~feeder_combout\);

-- Location: FF_X11_Y12_N1
\MEM_RAM|MEMORY[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[9][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][6]~q\);

-- Location: FF_X11_Y13_N31
\MEM_RAM|MEMORY[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][6]~q\);

-- Location: FF_X24_Y13_N11
\MEM_RAM|MEMORY[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][6]~q\);

-- Location: FF_X12_Y13_N27
\MEM_RAM|MEMORY[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][6]~q\);

-- Location: LCCOMB_X12_Y13_N26
\mux_2|f[6]~439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~439_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[5][6]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[5][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[1][6]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[6]~439_combout\);

-- Location: LCCOMB_X11_Y13_N30
\mux_2|f[6]~440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~440_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~439_combout\ & ((\MEM_RAM|MEMORY[13][6]~q\))) # (!\mux_2|f[6]~439_combout\ & (\MEM_RAM|MEMORY[9][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[9][6]~q\,
	datac => \MEM_RAM|MEMORY[13][6]~q\,
	datad => \mux_2|f[6]~439_combout\,
	combout => \mux_2|f[6]~440_combout\);

-- Location: LCCOMB_X15_Y16_N0
\MEM_RAM|MEMORY[11][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[11][6]~feeder_combout\);

-- Location: FF_X15_Y16_N1
\MEM_RAM|MEMORY[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][6]~q\);

-- Location: FF_X17_Y17_N23
\MEM_RAM|MEMORY[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][6]~q\);

-- Location: FF_X16_Y17_N3
\MEM_RAM|MEMORY[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][6]~q\);

-- Location: FF_X17_Y17_N29
\MEM_RAM|MEMORY[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][6]~q\);

-- Location: LCCOMB_X17_Y17_N28
\mux_2|f[6]~446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~446_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][6]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][6]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][6]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[3][6]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[6]~446_combout\);

-- Location: LCCOMB_X17_Y17_N22
\mux_2|f[6]~447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~447_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~446_combout\ & ((\MEM_RAM|MEMORY[15][6]~q\))) # (!\mux_2|f[6]~446_combout\ & (\MEM_RAM|MEMORY[11][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[15][6]~q\,
	datad => \mux_2|f[6]~446_combout\,
	combout => \mux_2|f[6]~447_combout\);

-- Location: LCCOMB_X13_Y9_N24
\MEM_RAM|MEMORY[10][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[10][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[10][6]~feeder_combout\);

-- Location: FF_X13_Y9_N25
\MEM_RAM|MEMORY[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[10][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][6]~q\);

-- Location: FF_X14_Y12_N27
\MEM_RAM|MEMORY[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][6]~q\);

-- Location: FF_X13_Y4_N17
\MEM_RAM|MEMORY[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][6]~q\);

-- Location: FF_X13_Y4_N15
\MEM_RAM|MEMORY[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][6]~q\);

-- Location: LCCOMB_X13_Y4_N14
\mux_2|f[6]~441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~441_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[6][6]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[2][6]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[6][6]~q\,
	datac => \MEM_RAM|MEMORY[2][6]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[6]~441_combout\);

-- Location: LCCOMB_X14_Y12_N26
\mux_2|f[6]~442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~442_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~441_combout\ & ((\MEM_RAM|MEMORY[14][6]~q\))) # (!\mux_2|f[6]~441_combout\ & (\MEM_RAM|MEMORY[10][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[10][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[14][6]~q\,
	datad => \mux_2|f[6]~441_combout\,
	combout => \mux_2|f[6]~442_combout\);

-- Location: FF_X23_Y5_N13
\MEM_RAM|MEMORY[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][6]~q\);

-- Location: FF_X23_Y5_N7
\MEM_RAM|MEMORY[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][6]~q\);

-- Location: LCCOMB_X11_Y10_N16
\MEM_RAM|MEMORY[4][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[4][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[4][6]~feeder_combout\);

-- Location: FF_X11_Y10_N17
\MEM_RAM|MEMORY[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[4][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][6]~q\);

-- Location: FF_X18_Y10_N23
\MEM_RAM|MEMORY[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][6]~q\);

-- Location: LCCOMB_X18_Y10_N22
\mux_2|f[6]~443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~443_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[4][6]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[0][6]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[4][6]~q\,
	datac => \MEM_RAM|MEMORY[0][6]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[6]~443_combout\);

-- Location: LCCOMB_X23_Y5_N6
\mux_2|f[6]~444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~444_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~443_combout\ & ((\MEM_RAM|MEMORY[12][6]~q\))) # (!\mux_2|f[6]~443_combout\ & (\MEM_RAM|MEMORY[8][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[8][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[12][6]~q\,
	datad => \mux_2|f[6]~443_combout\,
	combout => \mux_2|f[6]~444_combout\);

-- Location: LCCOMB_X15_Y8_N10
\mux_2|f[6]~445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~445_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[6]~442_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[6]~444_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[6]~442_combout\,
	datac => \mux_2|f[6]~444_combout\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[6]~445_combout\);

-- Location: LCCOMB_X15_Y8_N4
\mux_2|f[6]~448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~448_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[6]~445_combout\ & ((\mux_2|f[6]~447_combout\))) # (!\mux_2|f[6]~445_combout\ & (\mux_2|f[6]~440_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[6]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[6]~440_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[6]~447_combout\,
	datad => \mux_2|f[6]~445_combout\,
	combout => \mux_2|f[6]~448_combout\);

-- Location: FF_X16_Y5_N27
\MEM_RAM|MEMORY[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][6]~q\);

-- Location: FF_X16_Y5_N9
\MEM_RAM|MEMORY[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][6]~q\);

-- Location: FF_X17_Y5_N21
\MEM_RAM|MEMORY[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][6]~q\);

-- Location: FF_X17_Y5_N3
\MEM_RAM|MEMORY[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][6]~q\);

-- Location: LCCOMB_X17_Y5_N2
\mux_2|f[6]~429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~429_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][6]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[19][6]~q\,
	datac => \MEM_RAM|MEMORY[18][6]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[6]~429_combout\);

-- Location: LCCOMB_X16_Y5_N8
\mux_2|f[6]~430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~430_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~429_combout\ & ((\MEM_RAM|MEMORY[27][6]~q\))) # (!\mux_2|f[6]~429_combout\ & (\MEM_RAM|MEMORY[26][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[26][6]~q\,
	datac => \MEM_RAM|MEMORY[27][6]~q\,
	datad => \mux_2|f[6]~429_combout\,
	combout => \mux_2|f[6]~430_combout\);

-- Location: LCCOMB_X13_Y9_N6
\MEM_RAM|MEMORY[30][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[30][6]~feeder_combout\);

-- Location: FF_X13_Y9_N7
\MEM_RAM|MEMORY[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][6]~q\);

-- Location: FF_X15_Y5_N3
\MEM_RAM|MEMORY[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][6]~q\);

-- Location: FF_X15_Y13_N23
\MEM_RAM|MEMORY[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][6]~q\);

-- Location: FF_X15_Y5_N25
\MEM_RAM|MEMORY[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][6]~q\);

-- Location: LCCOMB_X15_Y5_N24
\mux_2|f[6]~436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~436_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][6]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[23][6]~q\,
	datac => \MEM_RAM|MEMORY[22][6]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[6]~436_combout\);

-- Location: LCCOMB_X15_Y5_N2
\mux_2|f[6]~437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~437_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~436_combout\ & ((\MEM_RAM|MEMORY[31][6]~q\))) # (!\mux_2|f[6]~436_combout\ & (\MEM_RAM|MEMORY[30][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][6]~q\,
	datac => \MEM_RAM|MEMORY[31][6]~q\,
	datad => \mux_2|f[6]~436_combout\,
	combout => \mux_2|f[6]~437_combout\);

-- Location: FF_X20_Y5_N15
\MEM_RAM|MEMORY[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][6]~q\);

-- Location: FF_X16_Y7_N7
\MEM_RAM|MEMORY[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][6]~q\);

-- Location: FF_X17_Y9_N31
\MEM_RAM|MEMORY[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][6]~q\);

-- Location: FF_X16_Y7_N29
\MEM_RAM|MEMORY[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][6]~q\);

-- Location: LCCOMB_X16_Y7_N28
\mux_2|f[6]~433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~433_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][6]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[17][6]~q\,
	datac => \MEM_RAM|MEMORY[16][6]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[6]~433_combout\);

-- Location: LCCOMB_X16_Y7_N6
\mux_2|f[6]~434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~434_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~433_combout\ & ((\MEM_RAM|MEMORY[25][6]~q\))) # (!\mux_2|f[6]~433_combout\ & (\MEM_RAM|MEMORY[24][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[24][6]~q\,
	datac => \MEM_RAM|MEMORY[25][6]~q\,
	datad => \mux_2|f[6]~433_combout\,
	combout => \mux_2|f[6]~434_combout\);

-- Location: FF_X23_Y3_N23
\MEM_RAM|MEMORY[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][6]~q\);

-- Location: FF_X19_Y3_N7
\MEM_RAM|MEMORY[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][6]~q\);

-- Location: LCCOMB_X25_Y7_N28
\MEM_RAM|MEMORY[21][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][6]~feeder_combout\ = \BANCO_REG|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux57~4_combout\,
	combout => \MEM_RAM|MEMORY[21][6]~feeder_combout\);

-- Location: FF_X25_Y7_N29
\MEM_RAM|MEMORY[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][6]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][6]~q\);

-- Location: FF_X19_Y3_N25
\MEM_RAM|MEMORY[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux57~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][6]~q\);

-- Location: LCCOMB_X19_Y3_N24
\mux_2|f[6]~431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~431_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][6]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][6]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[6]~431_combout\);

-- Location: LCCOMB_X19_Y3_N6
\mux_2|f[6]~432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~432_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[6]~431_combout\ & ((\MEM_RAM|MEMORY[29][6]~q\))) # (!\mux_2|f[6]~431_combout\ & (\MEM_RAM|MEMORY[28][6]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[6]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][6]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[29][6]~q\,
	datad => \mux_2|f[6]~431_combout\,
	combout => \mux_2|f[6]~432_combout\);

-- Location: LCCOMB_X15_Y8_N2
\mux_2|f[6]~435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~435_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[6]~432_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[6]~434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[6]~434_combout\,
	datad => \mux_2|f[6]~432_combout\,
	combout => \mux_2|f[6]~435_combout\);

-- Location: LCCOMB_X15_Y8_N12
\mux_2|f[6]~438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~438_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[6]~435_combout\ & ((\mux_2|f[6]~437_combout\))) # (!\mux_2|f[6]~435_combout\ & (\mux_2|f[6]~430_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[6]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[6]~430_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[6]~437_combout\,
	datad => \mux_2|f[6]~435_combout\,
	combout => \mux_2|f[6]~438_combout\);

-- Location: LCCOMB_X15_Y8_N18
\mux_2|f[6]~449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~449_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux59~3_combout\ & ((\mux_2|f[6]~438_combout\))) # (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[6]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[6]~448_combout\,
	datad => \mux_2|f[6]~438_combout\,
	combout => \mux_2|f[6]~449_combout\);

-- Location: LCCOMB_X15_Y8_N28
\mux_2|f[6]~460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~460_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[6]~449_combout\ & ((\mux_2|f[6]~459_combout\))) # (!\mux_2|f[6]~449_combout\ & (\mux_2|f[6]~428_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[6]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \mux_2|f[6]~428_combout\,
	datac => \mux_2|f[6]~459_combout\,
	datad => \mux_2|f[6]~449_combout\,
	combout => \mux_2|f[6]~460_combout\);

-- Location: LCCOMB_X15_Y8_N6
\mux_2|f[6]~461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~461_combout\ = (\mux_2|f[1]~154_combout\ & ((\ALU_1|Mux25~0_combout\) # ((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[6]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux25~0_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[6]~460_combout\,
	combout => \mux_2|f[6]~461_combout\);

-- Location: LCCOMB_X15_Y8_N0
\mux_2|f[6]~462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~462_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[6]~461_combout\ & ((\ALU_1|Add0~12_combout\))) # (!\mux_2|f[6]~461_combout\ & (!\ALU_1|temp~6_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[6]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|temp~6_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Add0~12_combout\,
	datad => \mux_2|f[6]~461_combout\,
	combout => \mux_2|f[6]~462_combout\);

-- Location: LCCOMB_X15_Y8_N22
\mux_JAL|f[6]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[6]~26_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[6]~12_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[6]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[6]~12_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[6]~462_combout\,
	combout => \mux_JAL|f[6]~26_combout\);

-- Location: FF_X15_Y8_N23
\BANCO_REG|MEMORY[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[6]~26_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][6]~q\);

-- Location: LCCOMB_X15_Y8_N14
\mux_3|f[6]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[6]~88_combout\ = (\BANCO_REG|MEMORY[2][6]~q\ & (!\PC|q\(1) & (\PC|q\(2) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][6]~q\,
	datab => \PC|q\(1),
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_3|f[6]~88_combout\);

-- Location: LCCOMB_X19_Y10_N14
\ALU_1|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~14_combout\ = (\BANCO_REG|Mux24~1_combout\ & ((\mux_3|f[7]~87_combout\ & (\ALU_1|Add0~13\ & VCC)) # (!\mux_3|f[7]~87_combout\ & (!\ALU_1|Add0~13\)))) # (!\BANCO_REG|Mux24~1_combout\ & ((\mux_3|f[7]~87_combout\ & (!\ALU_1|Add0~13\)) # 
-- (!\mux_3|f[7]~87_combout\ & ((\ALU_1|Add0~13\) # (GND)))))
-- \ALU_1|Add0~15\ = CARRY((\BANCO_REG|Mux24~1_combout\ & (!\mux_3|f[7]~87_combout\ & !\ALU_1|Add0~13\)) # (!\BANCO_REG|Mux24~1_combout\ & ((!\ALU_1|Add0~13\) # (!\mux_3|f[7]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux24~1_combout\,
	datab => \mux_3|f[7]~87_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~13\,
	combout => \ALU_1|Add0~14_combout\,
	cout => \ALU_1|Add0~15\);

-- Location: LCCOMB_X17_Y12_N14
\ALU_1|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux24~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~14_combout\,
	combout => \ALU_1|Mux24~0_combout\);

-- Location: LCCOMB_X18_Y4_N30
\ALU_1|temp~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~7_combout\ = (\BANCO_REG|Mux24~1_combout\) # (\mux_3|f[7]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux24~1_combout\,
	datad => \mux_3|f[7]~87_combout\,
	combout => \ALU_1|temp~7_combout\);

-- Location: LCCOMB_X18_Y4_N0
\BANCO_REG|Mux56~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux56~4_combout\ = (\BANCO_REG|MEMORY[2][7]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][7]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux56~4_combout\);

-- Location: LCCOMB_X11_Y5_N4
\MEM_RAM|MEMORY[25][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[25][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[25][7]~feeder_combout\);

-- Location: FF_X11_Y5_N5
\MEM_RAM|MEMORY[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[25][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][7]~q\);

-- Location: FF_X11_Y8_N27
\MEM_RAM|MEMORY[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][7]~q\);

-- Location: LCCOMB_X11_Y7_N0
\MEM_RAM|MEMORY[13][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[13][7]~feeder_combout\);

-- Location: FF_X11_Y7_N1
\MEM_RAM|MEMORY[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][7]~q\);

-- Location: FF_X11_Y8_N25
\MEM_RAM|MEMORY[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][7]~q\);

-- Location: LCCOMB_X11_Y8_N24
\mux_2|f[7]~463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~463_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[13][7]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[9][7]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[13][7]~q\,
	datac => \MEM_RAM|MEMORY[9][7]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[7]~463_combout\);

-- Location: LCCOMB_X11_Y8_N26
\mux_2|f[7]~464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~464_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~463_combout\ & ((\MEM_RAM|MEMORY[29][7]~q\))) # (!\mux_2|f[7]~463_combout\ & (\MEM_RAM|MEMORY[25][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[25][7]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[29][7]~q\,
	datad => \mux_2|f[7]~463_combout\,
	combout => \mux_2|f[7]~464_combout\);

-- Location: LCCOMB_X15_Y17_N6
\MEM_RAM|MEMORY[27][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[27][7]~feeder_combout\);

-- Location: FF_X15_Y17_N7
\MEM_RAM|MEMORY[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][7]~q\);

-- Location: FF_X14_Y16_N27
\MEM_RAM|MEMORY[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][7]~q\);

-- Location: LCCOMB_X11_Y7_N6
\MEM_RAM|MEMORY[15][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[15][7]~feeder_combout\);

-- Location: FF_X11_Y7_N7
\MEM_RAM|MEMORY[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][7]~q\);

-- Location: FF_X14_Y14_N9
\MEM_RAM|MEMORY[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][7]~q\);

-- Location: LCCOMB_X14_Y14_N8
\mux_2|f[7]~470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~470_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[15][7]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[11][7]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][7]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[11][7]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[7]~470_combout\);

-- Location: LCCOMB_X14_Y16_N26
\mux_2|f[7]~471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~471_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~470_combout\ & ((\MEM_RAM|MEMORY[31][7]~q\))) # (!\mux_2|f[7]~470_combout\ & (\MEM_RAM|MEMORY[27][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][7]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[31][7]~q\,
	datad => \mux_2|f[7]~470_combout\,
	combout => \mux_2|f[7]~471_combout\);

-- Location: FF_X30_Y8_N21
\MEM_RAM|MEMORY[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][7]~q\);

-- Location: FF_X30_Y8_N3
\MEM_RAM|MEMORY[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][7]~q\);

-- Location: FF_X29_Y10_N23
\MEM_RAM|MEMORY[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][7]~q\);

-- Location: FF_X29_Y10_N29
\MEM_RAM|MEMORY[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][7]~q\);

-- Location: LCCOMB_X29_Y10_N28
\mux_2|f[7]~467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~467_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][7]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][7]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][7]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][7]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[7]~467_combout\);

-- Location: LCCOMB_X30_Y8_N2
\mux_2|f[7]~468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~468_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~467_combout\ & ((\MEM_RAM|MEMORY[28][7]~q\))) # (!\mux_2|f[7]~467_combout\ & (\MEM_RAM|MEMORY[24][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[24][7]~q\,
	datac => \MEM_RAM|MEMORY[28][7]~q\,
	datad => \mux_2|f[7]~467_combout\,
	combout => \mux_2|f[7]~468_combout\);

-- Location: FF_X13_Y12_N9
\MEM_RAM|MEMORY[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][7]~q\);

-- Location: FF_X13_Y12_N3
\MEM_RAM|MEMORY[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][7]~q\);

-- Location: FF_X14_Y12_N19
\MEM_RAM|MEMORY[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][7]~q\);

-- Location: FF_X14_Y12_N13
\MEM_RAM|MEMORY[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][7]~q\);

-- Location: LCCOMB_X14_Y12_N18
\mux_2|f[7]~465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~465_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\MEM_RAM|MEMORY[14][7]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[10][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[10][7]~q\,
	datad => \MEM_RAM|MEMORY[14][7]~q\,
	combout => \mux_2|f[7]~465_combout\);

-- Location: LCCOMB_X13_Y12_N2
\mux_2|f[7]~466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~466_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~465_combout\ & ((\MEM_RAM|MEMORY[30][7]~q\))) # (!\mux_2|f[7]~465_combout\ & (\MEM_RAM|MEMORY[26][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[26][7]~q\,
	datac => \MEM_RAM|MEMORY[30][7]~q\,
	datad => \mux_2|f[7]~465_combout\,
	combout => \mux_2|f[7]~466_combout\);

-- Location: LCCOMB_X19_Y8_N24
\mux_2|f[7]~469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~469_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\) # ((\mux_2|f[7]~466_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[7]~468_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[7]~468_combout\,
	datad => \mux_2|f[7]~466_combout\,
	combout => \mux_2|f[7]~469_combout\);

-- Location: LCCOMB_X19_Y8_N26
\mux_2|f[7]~472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~472_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[7]~469_combout\ & ((\mux_2|f[7]~471_combout\))) # (!\mux_2|f[7]~469_combout\ & (\mux_2|f[7]~464_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[7]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[7]~464_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[7]~471_combout\,
	datad => \mux_2|f[7]~469_combout\,
	combout => \mux_2|f[7]~472_combout\);

-- Location: LCCOMB_X23_Y18_N6
\MEM_RAM|MEMORY[58][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[58][7]~feeder_combout\);

-- Location: FF_X23_Y18_N7
\MEM_RAM|MEMORY[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][7]~q\);

-- Location: FF_X14_Y11_N27
\MEM_RAM|MEMORY[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][7]~q\);

-- Location: FF_X13_Y11_N23
\MEM_RAM|MEMORY[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][7]~q\);

-- Location: FF_X14_Y11_N13
\MEM_RAM|MEMORY[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][7]~q\);

-- Location: LCCOMB_X14_Y11_N12
\mux_2|f[7]~494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~494_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[43][7]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[42][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[43][7]~q\,
	datac => \MEM_RAM|MEMORY[42][7]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[7]~494_combout\);

-- Location: LCCOMB_X14_Y11_N26
\mux_2|f[7]~495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~495_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~494_combout\ & ((\MEM_RAM|MEMORY[59][7]~q\))) # (!\mux_2|f[7]~494_combout\ & (\MEM_RAM|MEMORY[58][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[58][7]~q\,
	datac => \MEM_RAM|MEMORY[59][7]~q\,
	datad => \mux_2|f[7]~494_combout\,
	combout => \mux_2|f[7]~495_combout\);

-- Location: FF_X18_Y4_N3
\MEM_RAM|MEMORY[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][7]~q\);

-- Location: FF_X18_Y4_N9
\MEM_RAM|MEMORY[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][7]~q\);

-- Location: LCCOMB_X12_Y6_N24
\MEM_RAM|MEMORY[47][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[47][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[47][7]~feeder_combout\);

-- Location: FF_X12_Y6_N25
\MEM_RAM|MEMORY[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[47][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][7]~q\);

-- Location: FF_X14_Y6_N11
\MEM_RAM|MEMORY[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][7]~q\);

-- Location: LCCOMB_X14_Y6_N10
\mux_2|f[7]~501\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~501_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[47][7]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[46][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[47][7]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[46][7]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[7]~501_combout\);

-- Location: LCCOMB_X18_Y4_N8
\mux_2|f[7]~502\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~502_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~501_combout\ & (\MEM_RAM|MEMORY[63][7]~q\)) # (!\mux_2|f[7]~501_combout\ & ((\MEM_RAM|MEMORY[62][7]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[63][7]~q\,
	datac => \MEM_RAM|MEMORY[62][7]~q\,
	datad => \mux_2|f[7]~501_combout\,
	combout => \mux_2|f[7]~502_combout\);

-- Location: LCCOMB_X23_Y4_N18
\MEM_RAM|MEMORY[60][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[60][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[60][7]~feeder_combout\);

-- Location: FF_X23_Y4_N19
\MEM_RAM|MEMORY[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[60][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][7]~q\);

-- Location: FF_X17_Y4_N15
\MEM_RAM|MEMORY[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][7]~q\);

-- Location: LCCOMB_X13_Y5_N30
\MEM_RAM|MEMORY[45][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[45][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[45][7]~feeder_combout\);

-- Location: FF_X13_Y5_N31
\MEM_RAM|MEMORY[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[45][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][7]~q\);

-- Location: FF_X17_Y4_N13
\MEM_RAM|MEMORY[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][7]~q\);

-- Location: LCCOMB_X17_Y4_N12
\mux_2|f[7]~496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~496_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[45][7]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[44][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[45][7]~q\,
	datac => \MEM_RAM|MEMORY[44][7]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[7]~496_combout\);

-- Location: LCCOMB_X17_Y4_N14
\mux_2|f[7]~497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~497_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~496_combout\ & ((\MEM_RAM|MEMORY[61][7]~q\))) # (!\mux_2|f[7]~496_combout\ & (\MEM_RAM|MEMORY[60][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[60][7]~q\,
	datac => \MEM_RAM|MEMORY[61][7]~q\,
	datad => \mux_2|f[7]~496_combout\,
	combout => \mux_2|f[7]~497_combout\);

-- Location: FF_X15_Y14_N9
\MEM_RAM|MEMORY[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][7]~q\);

-- Location: FF_X14_Y10_N23
\MEM_RAM|MEMORY[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][7]~q\);

-- Location: FF_X13_Y13_N5
\MEM_RAM|MEMORY[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][7]~q\);

-- Location: FF_X14_Y10_N21
\MEM_RAM|MEMORY[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][7]~q\);

-- Location: LCCOMB_X14_Y10_N20
\mux_2|f[7]~498\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~498_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[41][7]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[40][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[41][7]~q\,
	datac => \MEM_RAM|MEMORY[40][7]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[7]~498_combout\);

-- Location: LCCOMB_X14_Y10_N22
\mux_2|f[7]~499\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~499_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~498_combout\ & ((\MEM_RAM|MEMORY[57][7]~q\))) # (!\mux_2|f[7]~498_combout\ & (\MEM_RAM|MEMORY[56][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][7]~q\,
	datac => \MEM_RAM|MEMORY[57][7]~q\,
	datad => \mux_2|f[7]~498_combout\,
	combout => \mux_2|f[7]~499_combout\);

-- Location: LCCOMB_X19_Y8_N18
\mux_2|f[7]~500\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~500_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[7]~497_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[7]~499_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[7]~497_combout\,
	datad => \mux_2|f[7]~499_combout\,
	combout => \mux_2|f[7]~500_combout\);

-- Location: LCCOMB_X19_Y8_N4
\mux_2|f[7]~503\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~503_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[7]~500_combout\ & ((\mux_2|f[7]~502_combout\))) # (!\mux_2|f[7]~500_combout\ & (\mux_2|f[7]~495_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[7]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[7]~495_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[7]~502_combout\,
	datad => \mux_2|f[7]~500_combout\,
	combout => \mux_2|f[7]~503_combout\);

-- Location: FF_X29_Y12_N25
\MEM_RAM|MEMORY[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][7]~q\);

-- Location: FF_X23_Y16_N31
\MEM_RAM|MEMORY[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][7]~q\);

-- Location: FF_X24_Y16_N23
\MEM_RAM|MEMORY[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][7]~q\);

-- Location: FF_X23_Y16_N1
\MEM_RAM|MEMORY[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][7]~q\);

-- Location: LCCOMB_X23_Y16_N0
\mux_2|f[7]~473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~473_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][7]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][7]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][7]~q\,
	datac => \MEM_RAM|MEMORY[36][7]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[7]~473_combout\);

-- Location: LCCOMB_X23_Y16_N30
\mux_2|f[7]~474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~474_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~473_combout\ & ((\MEM_RAM|MEMORY[54][7]~q\))) # (!\mux_2|f[7]~473_combout\ & (\MEM_RAM|MEMORY[52][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[52][7]~q\,
	datac => \MEM_RAM|MEMORY[54][7]~q\,
	datad => \mux_2|f[7]~473_combout\,
	combout => \mux_2|f[7]~474_combout\);

-- Location: LCCOMB_X28_Y7_N0
\MEM_RAM|MEMORY[53][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[53][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[53][7]~feeder_combout\);

-- Location: FF_X28_Y7_N1
\MEM_RAM|MEMORY[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[53][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][7]~q\);

-- Location: FF_X28_Y8_N17
\MEM_RAM|MEMORY[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][7]~q\);

-- Location: LCCOMB_X24_Y11_N12
\MEM_RAM|MEMORY[39][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[39][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[39][7]~feeder_combout\);

-- Location: FF_X24_Y11_N13
\MEM_RAM|MEMORY[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[39][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][7]~q\);

-- Location: FF_X28_Y8_N19
\MEM_RAM|MEMORY[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][7]~q\);

-- Location: LCCOMB_X28_Y8_N18
\mux_2|f[7]~480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~480_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][7]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][7]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][7]~q\,
	datac => \MEM_RAM|MEMORY[37][7]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[7]~480_combout\);

-- Location: LCCOMB_X28_Y8_N16
\mux_2|f[7]~481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~481_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~480_combout\ & ((\MEM_RAM|MEMORY[55][7]~q\))) # (!\mux_2|f[7]~480_combout\ & (\MEM_RAM|MEMORY[53][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][7]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[55][7]~q\,
	datad => \mux_2|f[7]~480_combout\,
	combout => \mux_2|f[7]~481_combout\);

-- Location: LCCOMB_X25_Y13_N30
\MEM_RAM|MEMORY[49][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[49][7]~feeder_combout\);

-- Location: FF_X25_Y13_N31
\MEM_RAM|MEMORY[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][7]~q\);

-- Location: FF_X20_Y13_N23
\MEM_RAM|MEMORY[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][7]~q\);

-- Location: LCCOMB_X20_Y15_N30
\MEM_RAM|MEMORY[35][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[35][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[35][7]~feeder_combout\);

-- Location: FF_X20_Y15_N31
\MEM_RAM|MEMORY[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[35][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][7]~q\);

-- Location: FF_X20_Y13_N17
\MEM_RAM|MEMORY[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][7]~q\);

-- Location: LCCOMB_X20_Y13_N16
\mux_2|f[7]~475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~475_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][7]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][7]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[35][7]~q\,
	datac => \MEM_RAM|MEMORY[33][7]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[7]~475_combout\);

-- Location: LCCOMB_X20_Y13_N22
\mux_2|f[7]~476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~476_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~475_combout\ & ((\MEM_RAM|MEMORY[51][7]~q\))) # (!\mux_2|f[7]~475_combout\ & (\MEM_RAM|MEMORY[49][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[49][7]~q\,
	datac => \MEM_RAM|MEMORY[51][7]~q\,
	datad => \mux_2|f[7]~475_combout\,
	combout => \mux_2|f[7]~476_combout\);

-- Location: FF_X18_Y18_N27
\MEM_RAM|MEMORY[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][7]~q\);

-- Location: FF_X18_Y18_N17
\MEM_RAM|MEMORY[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][7]~q\);

-- Location: FF_X17_Y18_N25
\MEM_RAM|MEMORY[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][7]~q\);

-- Location: FF_X17_Y18_N31
\MEM_RAM|MEMORY[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][7]~q\);

-- Location: LCCOMB_X17_Y18_N30
\mux_2|f[7]~477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~477_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][7]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][7]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][7]~q\,
	datac => \MEM_RAM|MEMORY[32][7]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[7]~477_combout\);

-- Location: LCCOMB_X18_Y18_N16
\mux_2|f[7]~478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~478_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~477_combout\ & ((\MEM_RAM|MEMORY[50][7]~q\))) # (!\mux_2|f[7]~477_combout\ & (\MEM_RAM|MEMORY[48][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][7]~q\,
	datac => \MEM_RAM|MEMORY[50][7]~q\,
	datad => \mux_2|f[7]~477_combout\,
	combout => \mux_2|f[7]~478_combout\);

-- Location: LCCOMB_X19_Y8_N12
\mux_2|f[7]~479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~479_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[7]~476_combout\) # ((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((!\ALU_1|Mux61~3_combout\ & \mux_2|f[7]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[7]~476_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \mux_2|f[7]~478_combout\,
	combout => \mux_2|f[7]~479_combout\);

-- Location: LCCOMB_X19_Y8_N14
\mux_2|f[7]~482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~482_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[7]~479_combout\ & ((\mux_2|f[7]~481_combout\))) # (!\mux_2|f[7]~479_combout\ & (\mux_2|f[7]~474_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[7]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[7]~474_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[7]~481_combout\,
	datad => \mux_2|f[7]~479_combout\,
	combout => \mux_2|f[7]~482_combout\);

-- Location: LCCOMB_X28_Y14_N12
\MEM_RAM|MEMORY[22][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[22][7]~feeder_combout\);

-- Location: FF_X28_Y14_N13
\MEM_RAM|MEMORY[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][7]~q\);

-- Location: FF_X17_Y14_N11
\MEM_RAM|MEMORY[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][7]~q\);

-- Location: LCCOMB_X25_Y17_N26
\MEM_RAM|MEMORY[7][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[7][7]~feeder_combout\);

-- Location: FF_X25_Y17_N27
\MEM_RAM|MEMORY[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][7]~q\);

-- Location: FF_X17_Y14_N21
\MEM_RAM|MEMORY[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][7]~q\);

-- Location: LCCOMB_X17_Y14_N20
\mux_2|f[7]~490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~490_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[7][7]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[6][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[7][7]~q\,
	datac => \MEM_RAM|MEMORY[6][7]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[7]~490_combout\);

-- Location: LCCOMB_X17_Y14_N10
\mux_2|f[7]~491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~491_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~490_combout\ & ((\MEM_RAM|MEMORY[23][7]~q\))) # (!\mux_2|f[7]~490_combout\ & (\MEM_RAM|MEMORY[22][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[22][7]~q\,
	datac => \MEM_RAM|MEMORY[23][7]~q\,
	datad => \mux_2|f[7]~490_combout\,
	combout => \mux_2|f[7]~491_combout\);

-- Location: FF_X18_Y15_N13
\MEM_RAM|MEMORY[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][7]~q\);

-- Location: FF_X18_Y15_N7
\MEM_RAM|MEMORY[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][7]~q\);

-- Location: LCCOMB_X16_Y13_N0
\MEM_RAM|MEMORY[3][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[3][7]~feeder_combout\);

-- Location: FF_X16_Y13_N1
\MEM_RAM|MEMORY[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][7]~q\);

-- Location: FF_X18_Y13_N11
\MEM_RAM|MEMORY[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][7]~q\);

-- Location: LCCOMB_X18_Y13_N10
\mux_2|f[7]~483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~483_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[3][7]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[2][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[3][7]~q\,
	datac => \MEM_RAM|MEMORY[2][7]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[7]~483_combout\);

-- Location: LCCOMB_X18_Y15_N6
\mux_2|f[7]~484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~484_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~483_combout\ & ((\MEM_RAM|MEMORY[19][7]~q\))) # (!\mux_2|f[7]~483_combout\ & (\MEM_RAM|MEMORY[18][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[18][7]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[19][7]~q\,
	datad => \mux_2|f[7]~483_combout\,
	combout => \mux_2|f[7]~484_combout\);

-- Location: LCCOMB_X16_Y12_N14
\MEM_RAM|MEMORY[20][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[20][7]~feeder_combout\);

-- Location: FF_X16_Y12_N15
\MEM_RAM|MEMORY[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][7]~q\);

-- Location: FF_X17_Y12_N7
\MEM_RAM|MEMORY[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][7]~q\);

-- Location: LCCOMB_X11_Y14_N10
\MEM_RAM|MEMORY[5][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[5][7]~feeder_combout\);

-- Location: FF_X11_Y14_N11
\MEM_RAM|MEMORY[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][7]~q\);

-- Location: FF_X17_Y12_N13
\MEM_RAM|MEMORY[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][7]~q\);

-- Location: LCCOMB_X17_Y12_N12
\mux_2|f[7]~485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~485_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[5][7]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[5][7]~q\,
	datac => \MEM_RAM|MEMORY[4][7]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[7]~485_combout\);

-- Location: LCCOMB_X17_Y12_N6
\mux_2|f[7]~486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~486_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~485_combout\ & ((\MEM_RAM|MEMORY[21][7]~q\))) # (!\mux_2|f[7]~485_combout\ & (\MEM_RAM|MEMORY[20][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][7]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[21][7]~q\,
	datad => \mux_2|f[7]~485_combout\,
	combout => \mux_2|f[7]~486_combout\);

-- Location: FF_X12_Y9_N3
\MEM_RAM|MEMORY[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][7]~q\);

-- Location: FF_X15_Y9_N19
\MEM_RAM|MEMORY[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][7]~q\);

-- Location: LCCOMB_X11_Y5_N2
\MEM_RAM|MEMORY[1][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[1][7]~feeder_combout\ = \BANCO_REG|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux56~4_combout\,
	combout => \MEM_RAM|MEMORY[1][7]~feeder_combout\);

-- Location: FF_X11_Y5_N3
\MEM_RAM|MEMORY[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[1][7]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][7]~q\);

-- Location: FF_X15_Y9_N1
\MEM_RAM|MEMORY[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux56~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][7]~q\);

-- Location: LCCOMB_X15_Y9_N0
\mux_2|f[7]~487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~487_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[1][7]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[1][7]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[0][7]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[7]~487_combout\);

-- Location: LCCOMB_X15_Y9_N18
\mux_2|f[7]~488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~488_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[7]~487_combout\ & ((\MEM_RAM|MEMORY[17][7]~q\))) # (!\mux_2|f[7]~487_combout\ & (\MEM_RAM|MEMORY[16][7]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[7]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[16][7]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[17][7]~q\,
	datad => \mux_2|f[7]~487_combout\,
	combout => \mux_2|f[7]~488_combout\);

-- Location: LCCOMB_X19_Y8_N20
\mux_2|f[7]~489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~489_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[7]~486_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[7]~488_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[7]~486_combout\,
	datad => \mux_2|f[7]~488_combout\,
	combout => \mux_2|f[7]~489_combout\);

-- Location: LCCOMB_X19_Y8_N2
\mux_2|f[7]~492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~492_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[7]~489_combout\ & (\mux_2|f[7]~491_combout\)) # (!\mux_2|f[7]~489_combout\ & ((\mux_2|f[7]~484_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[7]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[7]~491_combout\,
	datac => \mux_2|f[7]~484_combout\,
	datad => \mux_2|f[7]~489_combout\,
	combout => \mux_2|f[7]~492_combout\);

-- Location: LCCOMB_X19_Y8_N28
\mux_2|f[7]~493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~493_combout\ = (\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux60~3_combout\) # ((\mux_2|f[7]~482_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & ((\mux_2|f[7]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[7]~482_combout\,
	datad => \mux_2|f[7]~492_combout\,
	combout => \mux_2|f[7]~493_combout\);

-- Location: LCCOMB_X19_Y8_N10
\mux_2|f[7]~504\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~504_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[7]~493_combout\ & ((\mux_2|f[7]~503_combout\))) # (!\mux_2|f[7]~493_combout\ & (\mux_2|f[7]~472_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[7]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[7]~472_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[7]~503_combout\,
	datad => \mux_2|f[7]~493_combout\,
	combout => \mux_2|f[7]~504_combout\);

-- Location: LCCOMB_X19_Y8_N16
\mux_2|f[7]~505\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~505_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)) # (!\ALU_1|temp~7_combout\))) # (!\CONTROLER|BRANCH~0_combout\ & (((!\mux_2|f[1]~154_combout\ & \mux_2|f[7]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|temp~7_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[7]~504_combout\,
	combout => \mux_2|f[7]~505_combout\);

-- Location: LCCOMB_X19_Y8_N6
\mux_2|f[7]~506\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~506_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[7]~505_combout\ & (\ALU_1|Add0~14_combout\)) # (!\mux_2|f[7]~505_combout\ & ((\ALU_1|Mux24~0_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[7]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Add0~14_combout\,
	datab => \ALU_1|Mux24~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[7]~505_combout\,
	combout => \mux_2|f[7]~506_combout\);

-- Location: LCCOMB_X19_Y8_N8
\mux_JAL|f[7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[7]~25_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[7]~14_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[7]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \somaConst|output[7]~14_combout\,
	datad => \mux_2|f[7]~506_combout\,
	combout => \mux_JAL|f[7]~25_combout\);

-- Location: FF_X19_Y8_N9
\BANCO_REG|MEMORY[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[7]~25_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][7]~q\);

-- Location: FF_X19_Y8_N23
\BANCO_REG|MEMORY[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[7]~25_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][7]~q\);

-- Location: LCCOMB_X19_Y8_N22
\BANCO_REG|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux24~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][7]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][7]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux24~0_combout\);

-- Location: LCCOMB_X19_Y8_N30
\BANCO_REG|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux24~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux24~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][7]~q\ & !\BANCO_REG|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][7]~q\,
	datab => \MEM_INSTRU|MI~0_combout\,
	datac => \BANCO_REG|Mux24~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux24~1_combout\);

-- Location: LCCOMB_X19_Y10_N16
\ALU_1|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~16_combout\ = ((\BANCO_REG|Mux23~1_combout\ $ (\mux_3|f[8]~86_combout\ $ (!\ALU_1|Add0~15\)))) # (GND)
-- \ALU_1|Add0~17\ = CARRY((\BANCO_REG|Mux23~1_combout\ & ((\mux_3|f[8]~86_combout\) # (!\ALU_1|Add0~15\))) # (!\BANCO_REG|Mux23~1_combout\ & (\mux_3|f[8]~86_combout\ & !\ALU_1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux23~1_combout\,
	datab => \mux_3|f[8]~86_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~15\,
	combout => \ALU_1|Add0~16_combout\,
	cout => \ALU_1|Add0~17\);

-- Location: LCCOMB_X16_Y11_N26
\ALU_1|temp~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~8_combout\ = (\mux_3|f[8]~86_combout\) # (\BANCO_REG|Mux23~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[8]~86_combout\,
	datad => \BANCO_REG|Mux23~1_combout\,
	combout => \ALU_1|temp~8_combout\);

-- Location: LCCOMB_X12_Y9_N4
\ALU_1|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux23~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~16_combout\,
	combout => \ALU_1|Mux23~0_combout\);

-- Location: LCCOMB_X24_Y11_N18
\BANCO_REG|Mux55~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux55~4_combout\ = (\BANCO_REG|MEMORY[2][8]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \PC|q\(0),
	datad => \BANCO_REG|MEMORY[2][8]~q\,
	combout => \BANCO_REG|Mux55~4_combout\);

-- Location: LCCOMB_X25_Y7_N22
\MEM_RAM|MEMORY[21][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[21][8]~feeder_combout\);

-- Location: FF_X25_Y7_N23
\MEM_RAM|MEMORY[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][8]~q\);

-- Location: FF_X25_Y9_N27
\MEM_RAM|MEMORY[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][8]~q\);

-- Location: LCCOMB_X25_Y9_N26
\mux_2|f[8]~507\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~507_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[21][8]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[17][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[21][8]~q\,
	datac => \MEM_RAM|MEMORY[17][8]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[8]~507_combout\);

-- Location: FF_X25_Y12_N27
\MEM_RAM|MEMORY[49][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][8]~q\);

-- Location: FF_X25_Y9_N17
\MEM_RAM|MEMORY[53][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][8]~q\);

-- Location: LCCOMB_X25_Y9_N16
\mux_2|f[8]~508\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~508_combout\ = (\mux_2|f[8]~507_combout\ & (((\MEM_RAM|MEMORY[53][8]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[8]~507_combout\ & (\MEM_RAM|MEMORY[49][8]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[8]~507_combout\,
	datab => \MEM_RAM|MEMORY[49][8]~q\,
	datac => \MEM_RAM|MEMORY[53][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~508_combout\);

-- Location: FF_X25_Y6_N7
\MEM_RAM|MEMORY[48][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][8]~q\);

-- Location: FF_X24_Y10_N17
\MEM_RAM|MEMORY[52][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][8]~q\);

-- Location: LCCOMB_X28_Y11_N24
\MEM_RAM|MEMORY[20][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[20][8]~feeder_combout\);

-- Location: FF_X28_Y11_N25
\MEM_RAM|MEMORY[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][8]~q\);

-- Location: FF_X24_Y10_N19
\MEM_RAM|MEMORY[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][8]~q\);

-- Location: LCCOMB_X24_Y10_N18
\mux_2|f[8]~511\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~511_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[20][8]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[16][8]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][8]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[16][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~511_combout\);

-- Location: LCCOMB_X24_Y10_N16
\mux_2|f[8]~512\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~512_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~511_combout\ & ((\MEM_RAM|MEMORY[52][8]~q\))) # (!\mux_2|f[8]~511_combout\ & (\MEM_RAM|MEMORY[48][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[48][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[52][8]~q\,
	datad => \mux_2|f[8]~511_combout\,
	combout => \mux_2|f[8]~512_combout\);

-- Location: LCCOMB_X18_Y18_N30
\MEM_RAM|MEMORY[50][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[50][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[50][8]~feeder_combout\);

-- Location: FF_X18_Y18_N31
\MEM_RAM|MEMORY[50][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[50][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][8]~q\);

-- Location: FF_X24_Y17_N11
\MEM_RAM|MEMORY[54][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][8]~q\);

-- Location: FF_X23_Y17_N19
\MEM_RAM|MEMORY[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][8]~q\);

-- Location: FF_X23_Y17_N9
\MEM_RAM|MEMORY[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][8]~q\);

-- Location: LCCOMB_X23_Y17_N8
\mux_2|f[8]~509\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~509_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[22][8]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[18][8]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[22][8]~q\,
	datac => \MEM_RAM|MEMORY[18][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~509_combout\);

-- Location: LCCOMB_X24_Y17_N10
\mux_2|f[8]~510\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~510_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~509_combout\ & ((\MEM_RAM|MEMORY[54][8]~q\))) # (!\mux_2|f[8]~509_combout\ & (\MEM_RAM|MEMORY[50][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[50][8]~q\,
	datac => \MEM_RAM|MEMORY[54][8]~q\,
	datad => \mux_2|f[8]~509_combout\,
	combout => \mux_2|f[8]~510_combout\);

-- Location: LCCOMB_X20_Y11_N30
\mux_2|f[8]~513\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~513_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\) # ((\mux_2|f[8]~510_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[8]~512_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[8]~512_combout\,
	datad => \mux_2|f[8]~510_combout\,
	combout => \mux_2|f[8]~513_combout\);

-- Location: FF_X23_Y15_N5
\MEM_RAM|MEMORY[51][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][8]~q\);

-- Location: FF_X23_Y15_N31
\MEM_RAM|MEMORY[55][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][8]~q\);

-- Location: LCCOMB_X15_Y13_N8
\MEM_RAM|MEMORY[23][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[23][8]~feeder_combout\);

-- Location: FF_X15_Y13_N9
\MEM_RAM|MEMORY[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][8]~q\);

-- Location: FF_X18_Y15_N21
\MEM_RAM|MEMORY[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][8]~q\);

-- Location: LCCOMB_X18_Y15_N20
\mux_2|f[8]~514\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~514_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][8]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][8]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[23][8]~q\,
	datac => \MEM_RAM|MEMORY[19][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~514_combout\);

-- Location: LCCOMB_X23_Y15_N30
\mux_2|f[8]~515\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~515_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~514_combout\ & ((\MEM_RAM|MEMORY[55][8]~q\))) # (!\mux_2|f[8]~514_combout\ & (\MEM_RAM|MEMORY[51][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][8]~q\,
	datad => \mux_2|f[8]~514_combout\,
	combout => \mux_2|f[8]~515_combout\);

-- Location: LCCOMB_X20_Y11_N4
\mux_2|f[8]~516\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~516_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[8]~513_combout\ & ((\mux_2|f[8]~515_combout\))) # (!\mux_2|f[8]~513_combout\ & (\mux_2|f[8]~508_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[8]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[8]~508_combout\,
	datac => \mux_2|f[8]~513_combout\,
	datad => \mux_2|f[8]~515_combout\,
	combout => \mux_2|f[8]~516_combout\);

-- Location: LCCOMB_X22_Y4_N4
\MEM_RAM|MEMORY[63][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[63][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[63][8]~feeder_combout\);

-- Location: FF_X22_Y4_N5
\MEM_RAM|MEMORY[63][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[63][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][8]~q\);

-- Location: LCCOMB_X27_Y11_N14
\MEM_RAM|MEMORY[61][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[61][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[61][8]~feeder_combout\);

-- Location: FF_X27_Y11_N15
\MEM_RAM|MEMORY[61][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[61][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][8]~q\);

-- Location: LCCOMB_X25_Y11_N12
\MEM_RAM|MEMORY[31][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[31][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[31][8]~feeder_combout\);

-- Location: FF_X25_Y11_N13
\MEM_RAM|MEMORY[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[31][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][8]~q\);

-- Location: LCCOMB_X25_Y11_N6
\MEM_RAM|MEMORY[29][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[29][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[29][8]~feeder_combout\);

-- Location: FF_X25_Y11_N7
\MEM_RAM|MEMORY[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[29][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][8]~q\);

-- Location: LCCOMB_X23_Y11_N16
\mux_2|f[8]~545\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~545_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[31][8]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[29][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[31][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[29][8]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[8]~545_combout\);

-- Location: LCCOMB_X23_Y11_N10
\mux_2|f[8]~546\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~546_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~545_combout\ & (\MEM_RAM|MEMORY[63][8]~q\)) # (!\mux_2|f[8]~545_combout\ & ((\MEM_RAM|MEMORY[61][8]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][8]~q\,
	datab => \MEM_RAM|MEMORY[61][8]~q\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \mux_2|f[8]~545_combout\,
	combout => \mux_2|f[8]~546_combout\);

-- Location: FF_X28_Y13_N9
\MEM_RAM|MEMORY[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][8]~q\);

-- Location: FF_X28_Y13_N31
\MEM_RAM|MEMORY[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][8]~q\);

-- Location: LCCOMB_X28_Y13_N30
\mux_2|f[8]~538\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~538_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][8]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[28][8]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[30][8]~q\,
	datac => \MEM_RAM|MEMORY[28][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~538_combout\);

-- Location: FF_X27_Y13_N25
\MEM_RAM|MEMORY[60][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][8]~q\);

-- Location: FF_X27_Y13_N7
\MEM_RAM|MEMORY[62][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][8]~q\);

-- Location: LCCOMB_X27_Y13_N6
\mux_2|f[8]~539\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~539_combout\ = (\mux_2|f[8]~538_combout\ & (((\MEM_RAM|MEMORY[62][8]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[8]~538_combout\ & (\MEM_RAM|MEMORY[60][8]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[8]~538_combout\,
	datab => \MEM_RAM|MEMORY[60][8]~q\,
	datac => \MEM_RAM|MEMORY[62][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~539_combout\);

-- Location: LCCOMB_X27_Y14_N20
\MEM_RAM|MEMORY[56][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[56][8]~feeder_combout\);

-- Location: FF_X27_Y14_N21
\MEM_RAM|MEMORY[56][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][8]~q\);

-- Location: FF_X23_Y14_N23
\MEM_RAM|MEMORY[58][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][8]~q\);

-- Location: FF_X23_Y14_N29
\MEM_RAM|MEMORY[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][8]~q\);

-- Location: LCCOMB_X13_Y14_N0
\MEM_RAM|MEMORY[26][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[26][8]~feeder_combout\);

-- Location: FF_X13_Y14_N1
\MEM_RAM|MEMORY[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][8]~q\);

-- Location: LCCOMB_X23_Y14_N28
\mux_2|f[8]~542\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~542_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux58~3_combout\) # ((\MEM_RAM|MEMORY[26][8]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[24][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[24][8]~q\,
	datad => \MEM_RAM|MEMORY[26][8]~q\,
	combout => \mux_2|f[8]~542_combout\);

-- Location: LCCOMB_X23_Y14_N22
\mux_2|f[8]~543\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~543_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~542_combout\ & ((\MEM_RAM|MEMORY[58][8]~q\))) # (!\mux_2|f[8]~542_combout\ & (\MEM_RAM|MEMORY[56][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[58][8]~q\,
	datad => \mux_2|f[8]~542_combout\,
	combout => \mux_2|f[8]~543_combout\);

-- Location: FF_X25_Y17_N21
\MEM_RAM|MEMORY[57][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][8]~q\);

-- Location: LCCOMB_X15_Y17_N8
\MEM_RAM|MEMORY[27][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[27][8]~feeder_combout\);

-- Location: FF_X15_Y17_N9
\MEM_RAM|MEMORY[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][8]~q\);

-- Location: FF_X23_Y13_N9
\MEM_RAM|MEMORY[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][8]~q\);

-- Location: LCCOMB_X23_Y13_N8
\mux_2|f[8]~540\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~540_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[27][8]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[25][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[25][8]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[8]~540_combout\);

-- Location: FF_X23_Y13_N7
\MEM_RAM|MEMORY[59][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][8]~q\);

-- Location: LCCOMB_X23_Y13_N6
\mux_2|f[8]~541\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~541_combout\ = (\mux_2|f[8]~540_combout\ & (((\MEM_RAM|MEMORY[59][8]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[8]~540_combout\ & (\MEM_RAM|MEMORY[57][8]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[57][8]~q\,
	datab => \mux_2|f[8]~540_combout\,
	datac => \MEM_RAM|MEMORY[59][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~541_combout\);

-- Location: LCCOMB_X20_Y11_N0
\mux_2|f[8]~544\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~544_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[8]~541_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[8]~543_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[8]~543_combout\,
	datad => \mux_2|f[8]~541_combout\,
	combout => \mux_2|f[8]~544_combout\);

-- Location: LCCOMB_X20_Y11_N22
\mux_2|f[8]~547\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~547_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[8]~544_combout\ & (\mux_2|f[8]~546_combout\)) # (!\mux_2|f[8]~544_combout\ & ((\mux_2|f[8]~539_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[8]~544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[8]~546_combout\,
	datac => \mux_2|f[8]~539_combout\,
	datad => \mux_2|f[8]~544_combout\,
	combout => \mux_2|f[8]~547_combout\);

-- Location: FF_X23_Y12_N21
\MEM_RAM|MEMORY[38][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][8]~q\);

-- Location: FF_X23_Y12_N31
\MEM_RAM|MEMORY[36][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][8]~q\);

-- Location: LCCOMB_X24_Y4_N30
\MEM_RAM|MEMORY[6][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[6][8]~feeder_combout\);

-- Location: FF_X24_Y4_N31
\MEM_RAM|MEMORY[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][8]~q\);

-- Location: FF_X24_Y7_N25
\MEM_RAM|MEMORY[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][8]~q\);

-- Location: LCCOMB_X24_Y7_N24
\mux_2|f[8]~527\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~527_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[6][8]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[4][8]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[6][8]~q\,
	datac => \MEM_RAM|MEMORY[4][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~527_combout\);

-- Location: LCCOMB_X23_Y11_N22
\mux_2|f[8]~528\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~528_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~527_combout\ & (\MEM_RAM|MEMORY[38][8]~q\)) # (!\mux_2|f[8]~527_combout\ & ((\MEM_RAM|MEMORY[36][8]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[38][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[36][8]~q\,
	datad => \mux_2|f[8]~527_combout\,
	combout => \mux_2|f[8]~528_combout\);

-- Location: FF_X24_Y11_N19
\MEM_RAM|MEMORY[37][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux55~4_combout\,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][8]~q\);

-- Location: FF_X24_Y11_N29
\MEM_RAM|MEMORY[39][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][8]~q\);

-- Location: FF_X20_Y17_N31
\MEM_RAM|MEMORY[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][8]~q\);

-- Location: FF_X24_Y13_N17
\MEM_RAM|MEMORY[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][8]~q\);

-- Location: LCCOMB_X24_Y13_N16
\mux_2|f[8]~534\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~534_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][8]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][8]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][8]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[5][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~534_combout\);

-- Location: LCCOMB_X24_Y11_N28
\mux_2|f[8]~535\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~535_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~534_combout\ & ((\MEM_RAM|MEMORY[39][8]~q\))) # (!\mux_2|f[8]~534_combout\ & (\MEM_RAM|MEMORY[37][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[37][8]~q\,
	datac => \MEM_RAM|MEMORY[39][8]~q\,
	datad => \mux_2|f[8]~534_combout\,
	combout => \mux_2|f[8]~535_combout\);

-- Location: LCCOMB_X17_Y18_N4
\MEM_RAM|MEMORY[32][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[32][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[32][8]~feeder_combout\);

-- Location: FF_X17_Y18_N5
\MEM_RAM|MEMORY[32][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[32][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][8]~q\);

-- Location: FF_X22_Y14_N23
\MEM_RAM|MEMORY[34][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][8]~q\);

-- Location: LCCOMB_X18_Y13_N4
\MEM_RAM|MEMORY[2][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[2][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[2][8]~feeder_combout\);

-- Location: FF_X18_Y13_N5
\MEM_RAM|MEMORY[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[2][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][8]~q\);

-- Location: FF_X22_Y14_N29
\MEM_RAM|MEMORY[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][8]~q\);

-- Location: LCCOMB_X22_Y14_N28
\mux_2|f[8]~531\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~531_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][8]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][8]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[2][8]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[0][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~531_combout\);

-- Location: LCCOMB_X22_Y14_N22
\mux_2|f[8]~532\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~532_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~531_combout\ & ((\MEM_RAM|MEMORY[34][8]~q\))) # (!\mux_2|f[8]~531_combout\ & (\MEM_RAM|MEMORY[32][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[32][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[34][8]~q\,
	datad => \mux_2|f[8]~531_combout\,
	combout => \mux_2|f[8]~532_combout\);

-- Location: LCCOMB_X19_Y15_N22
\MEM_RAM|MEMORY[33][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[33][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[33][8]~feeder_combout\);

-- Location: FF_X19_Y15_N23
\MEM_RAM|MEMORY[33][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[33][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][8]~q\);

-- Location: LCCOMB_X14_Y14_N12
\MEM_RAM|MEMORY[3][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[3][8]~feeder_combout\);

-- Location: FF_X14_Y14_N13
\MEM_RAM|MEMORY[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][8]~q\);

-- Location: FF_X22_Y15_N9
\MEM_RAM|MEMORY[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][8]~q\);

-- Location: LCCOMB_X22_Y15_N8
\mux_2|f[8]~529\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~529_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][8]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][8]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[3][8]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[1][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~529_combout\);

-- Location: FF_X22_Y15_N27
\MEM_RAM|MEMORY[35][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][8]~q\);

-- Location: LCCOMB_X22_Y15_N26
\mux_2|f[8]~530\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~530_combout\ = (\mux_2|f[8]~529_combout\ & (((\MEM_RAM|MEMORY[35][8]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[8]~529_combout\ & (\MEM_RAM|MEMORY[33][8]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[33][8]~q\,
	datab => \mux_2|f[8]~529_combout\,
	datac => \MEM_RAM|MEMORY[35][8]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[8]~530_combout\);

-- Location: LCCOMB_X20_Y11_N18
\mux_2|f[8]~533\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~533_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[8]~530_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[8]~532_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[8]~532_combout\,
	datad => \mux_2|f[8]~530_combout\,
	combout => \mux_2|f[8]~533_combout\);

-- Location: LCCOMB_X20_Y11_N8
\mux_2|f[8]~536\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~536_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[8]~533_combout\ & ((\mux_2|f[8]~535_combout\))) # (!\mux_2|f[8]~533_combout\ & (\mux_2|f[8]~528_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[8]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[8]~528_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[8]~535_combout\,
	datad => \mux_2|f[8]~533_combout\,
	combout => \mux_2|f[8]~536_combout\);

-- Location: LCCOMB_X24_Y4_N4
\MEM_RAM|MEMORY[46][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[46][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[46][8]~feeder_combout\);

-- Location: FF_X24_Y4_N5
\MEM_RAM|MEMORY[46][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[46][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][8]~q\);

-- Location: FF_X22_Y6_N3
\MEM_RAM|MEMORY[47][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][8]~q\);

-- Location: LCCOMB_X9_Y6_N10
\MEM_RAM|MEMORY[15][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[15][8]~feeder_combout\);

-- Location: FF_X9_Y6_N11
\MEM_RAM|MEMORY[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][8]~q\);

-- Location: FF_X22_Y6_N21
\MEM_RAM|MEMORY[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][8]~q\);

-- Location: LCCOMB_X22_Y6_N20
\mux_2|f[8]~524\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~524_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][8]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[14][8]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[8]~524_combout\);

-- Location: LCCOMB_X22_Y6_N2
\mux_2|f[8]~525\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~525_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~524_combout\ & ((\MEM_RAM|MEMORY[47][8]~q\))) # (!\mux_2|f[8]~524_combout\ & (\MEM_RAM|MEMORY[46][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[47][8]~q\,
	datad => \mux_2|f[8]~524_combout\,
	combout => \mux_2|f[8]~525_combout\);

-- Location: FF_X16_Y11_N9
\MEM_RAM|MEMORY[42][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][8]~q\);

-- Location: FF_X17_Y11_N5
\MEM_RAM|MEMORY[43][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][8]~q\);

-- Location: LCCOMB_X14_Y14_N10
\MEM_RAM|MEMORY[11][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[11][8]~feeder_combout\);

-- Location: FF_X14_Y14_N11
\MEM_RAM|MEMORY[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][8]~q\);

-- Location: FF_X17_Y11_N11
\MEM_RAM|MEMORY[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][8]~q\);

-- Location: LCCOMB_X17_Y11_N10
\mux_2|f[8]~517\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~517_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][8]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[10][8]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[8]~517_combout\);

-- Location: LCCOMB_X17_Y11_N4
\mux_2|f[8]~518\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~518_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~517_combout\ & ((\MEM_RAM|MEMORY[43][8]~q\))) # (!\mux_2|f[8]~517_combout\ & (\MEM_RAM|MEMORY[42][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[42][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[43][8]~q\,
	datad => \mux_2|f[8]~517_combout\,
	combout => \mux_2|f[8]~518_combout\);

-- Location: LCCOMB_X17_Y15_N8
\MEM_RAM|MEMORY[40][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[40][8]~feeder_combout\);

-- Location: FF_X17_Y15_N9
\MEM_RAM|MEMORY[40][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][8]~q\);

-- Location: FF_X19_Y13_N29
\MEM_RAM|MEMORY[41][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][8]~q\);

-- Location: FF_X14_Y7_N29
\MEM_RAM|MEMORY[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][8]~q\);

-- Location: FF_X19_Y13_N7
\MEM_RAM|MEMORY[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][8]~q\);

-- Location: LCCOMB_X19_Y13_N6
\mux_2|f[8]~521\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~521_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[9][8]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[9][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[8][8]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[8]~521_combout\);

-- Location: LCCOMB_X19_Y13_N28
\mux_2|f[8]~522\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~522_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~521_combout\ & ((\MEM_RAM|MEMORY[41][8]~q\))) # (!\mux_2|f[8]~521_combout\ & (\MEM_RAM|MEMORY[40][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[41][8]~q\,
	datad => \mux_2|f[8]~521_combout\,
	combout => \mux_2|f[8]~522_combout\);

-- Location: LCCOMB_X24_Y8_N30
\MEM_RAM|MEMORY[44][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[44][8]~feeder_combout\ = \BANCO_REG|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux55~4_combout\,
	combout => \MEM_RAM|MEMORY[44][8]~feeder_combout\);

-- Location: FF_X24_Y8_N31
\MEM_RAM|MEMORY[44][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[44][8]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][8]~q\);

-- Location: FF_X22_Y9_N27
\MEM_RAM|MEMORY[45][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][8]~q\);

-- Location: FF_X12_Y9_N19
\MEM_RAM|MEMORY[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][8]~q\);

-- Location: FF_X22_Y9_N17
\MEM_RAM|MEMORY[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux55~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][8]~q\);

-- Location: LCCOMB_X22_Y9_N16
\mux_2|f[8]~519\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~519_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][8]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[12][8]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[8]~519_combout\);

-- Location: LCCOMB_X22_Y9_N26
\mux_2|f[8]~520\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~520_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[8]~519_combout\ & ((\MEM_RAM|MEMORY[45][8]~q\))) # (!\mux_2|f[8]~519_combout\ & (\MEM_RAM|MEMORY[44][8]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[8]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][8]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[45][8]~q\,
	datad => \mux_2|f[8]~519_combout\,
	combout => \mux_2|f[8]~520_combout\);

-- Location: LCCOMB_X20_Y11_N2
\mux_2|f[8]~523\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~523_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[8]~520_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[8]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[8]~522_combout\,
	datad => \mux_2|f[8]~520_combout\,
	combout => \mux_2|f[8]~523_combout\);

-- Location: LCCOMB_X20_Y11_N24
\mux_2|f[8]~526\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~526_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[8]~523_combout\ & (\mux_2|f[8]~525_combout\)) # (!\mux_2|f[8]~523_combout\ & ((\mux_2|f[8]~518_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[8]~523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[8]~525_combout\,
	datac => \mux_2|f[8]~518_combout\,
	datad => \mux_2|f[8]~523_combout\,
	combout => \mux_2|f[8]~526_combout\);

-- Location: LCCOMB_X20_Y11_N6
\mux_2|f[8]~537\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~537_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\)) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux60~3_combout\ & ((\mux_2|f[8]~526_combout\))) # (!\ALU_1|Mux60~3_combout\ & (\mux_2|f[8]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[8]~536_combout\,
	datad => \mux_2|f[8]~526_combout\,
	combout => \mux_2|f[8]~537_combout\);

-- Location: LCCOMB_X20_Y11_N16
\mux_2|f[8]~548\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~548_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[8]~537_combout\ & ((\mux_2|f[8]~547_combout\))) # (!\mux_2|f[8]~537_combout\ & (\mux_2|f[8]~516_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[8]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \mux_2|f[8]~516_combout\,
	datac => \mux_2|f[8]~547_combout\,
	datad => \mux_2|f[8]~537_combout\,
	combout => \mux_2|f[8]~548_combout\);

-- Location: LCCOMB_X20_Y11_N10
\mux_2|f[8]~549\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~549_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\ & (\ALU_1|Mux23~0_combout\)) # (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[8]~548_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux23~0_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[8]~548_combout\,
	combout => \mux_2|f[8]~549_combout\);

-- Location: LCCOMB_X20_Y11_N20
\mux_2|f[8]~550\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~550_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[8]~549_combout\ & (\ALU_1|Add0~16_combout\)) # (!\mux_2|f[8]~549_combout\ & ((!\ALU_1|temp~8_combout\))))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[8]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Add0~16_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|temp~8_combout\,
	datad => \mux_2|f[8]~549_combout\,
	combout => \mux_2|f[8]~550_combout\);

-- Location: LCCOMB_X20_Y11_N26
\mux_JAL|f[8]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[8]~24_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[8]~16_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[8]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|Equal7~0_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \somaConst|output[8]~16_combout\,
	datad => \mux_2|f[8]~550_combout\,
	combout => \mux_JAL|f[8]~24_combout\);

-- Location: FF_X20_Y11_N13
\BANCO_REG|MEMORY[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[8]~24_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][8]~q\);

-- Location: LCCOMB_X20_Y11_N12
\BANCO_REG|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux23~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][8]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][8]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux23~0_combout\);

-- Location: LCCOMB_X20_Y11_N28
\BANCO_REG|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux23~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux23~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux23~0_combout\ & (\BANCO_REG|MEMORY[2][8]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux23~0_combout\,
	datab => \BANCO_REG|MEMORY[2][8]~q\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux23~1_combout\);

-- Location: LCCOMB_X19_Y10_N18
\ALU_1|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~18_combout\ = (\mux_3|f[9]~85_combout\ & ((\BANCO_REG|Mux22~1_combout\ & (\ALU_1|Add0~17\ & VCC)) # (!\BANCO_REG|Mux22~1_combout\ & (!\ALU_1|Add0~17\)))) # (!\mux_3|f[9]~85_combout\ & ((\BANCO_REG|Mux22~1_combout\ & (!\ALU_1|Add0~17\)) # 
-- (!\BANCO_REG|Mux22~1_combout\ & ((\ALU_1|Add0~17\) # (GND)))))
-- \ALU_1|Add0~19\ = CARRY((\mux_3|f[9]~85_combout\ & (!\BANCO_REG|Mux22~1_combout\ & !\ALU_1|Add0~17\)) # (!\mux_3|f[9]~85_combout\ & ((!\ALU_1|Add0~17\) # (!\BANCO_REG|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[9]~85_combout\,
	datab => \BANCO_REG|Mux22~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~17\,
	combout => \ALU_1|Add0~18_combout\,
	cout => \ALU_1|Add0~19\);

-- Location: LCCOMB_X20_Y10_N28
\ALU_1|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux22~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~18_combout\,
	combout => \ALU_1|Mux22~0_combout\);

-- Location: LCCOMB_X11_Y3_N28
\ALU_1|temp~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~9_combout\ = (\BANCO_REG|Mux22~1_combout\) # (\mux_3|f[9]~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux22~1_combout\,
	datad => \mux_3|f[9]~85_combout\,
	combout => \ALU_1|temp~9_combout\);

-- Location: LCCOMB_X22_Y4_N18
\BANCO_REG|Mux54~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux54~4_combout\ = (\BANCO_REG|MEMORY[2][9]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][9]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux54~4_combout\);

-- Location: FF_X27_Y8_N31
\MEM_RAM|MEMORY[57][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][9]~q\);

-- Location: FF_X29_Y7_N13
\MEM_RAM|MEMORY[61][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][9]~q\);

-- Location: FF_X28_Y7_N19
\MEM_RAM|MEMORY[53][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][9]~q\);

-- Location: FF_X28_Y7_N13
\MEM_RAM|MEMORY[49][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][9]~q\);

-- Location: LCCOMB_X28_Y7_N12
\mux_2|f[9]~582\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~582_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[53][9]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[49][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[53][9]~q\,
	datac => \MEM_RAM|MEMORY[49][9]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[9]~582_combout\);

-- Location: LCCOMB_X29_Y7_N12
\mux_2|f[9]~583\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~583_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~582_combout\ & ((\MEM_RAM|MEMORY[61][9]~q\))) # (!\mux_2|f[9]~582_combout\ & (\MEM_RAM|MEMORY[57][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[57][9]~q\,
	datac => \MEM_RAM|MEMORY[61][9]~q\,
	datad => \mux_2|f[9]~582_combout\,
	combout => \mux_2|f[9]~583_combout\);

-- Location: FF_X22_Y4_N19
\MEM_RAM|MEMORY[63][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux54~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][9]~q\);

-- Location: FF_X27_Y8_N1
\MEM_RAM|MEMORY[59][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][9]~q\);

-- Location: FF_X27_Y6_N17
\MEM_RAM|MEMORY[55][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][9]~q\);

-- Location: FF_X27_Y10_N17
\MEM_RAM|MEMORY[51][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][9]~q\);

-- Location: LCCOMB_X27_Y10_N16
\mux_2|f[9]~589\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~589_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[55][9]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[51][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[55][9]~q\,
	datac => \MEM_RAM|MEMORY[51][9]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[9]~589_combout\);

-- Location: LCCOMB_X27_Y8_N0
\mux_2|f[9]~590\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~590_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~589_combout\ & (\MEM_RAM|MEMORY[63][9]~q\)) # (!\mux_2|f[9]~589_combout\ & ((\MEM_RAM|MEMORY[59][9]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[63][9]~q\,
	datac => \MEM_RAM|MEMORY[59][9]~q\,
	datad => \mux_2|f[9]~589_combout\,
	combout => \mux_2|f[9]~590_combout\);

-- Location: FF_X28_Y6_N17
\MEM_RAM|MEMORY[56][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][9]~q\);

-- Location: FF_X25_Y10_N25
\MEM_RAM|MEMORY[60][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][9]~q\);

-- Location: LCCOMB_X28_Y10_N20
\MEM_RAM|MEMORY[52][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[52][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[52][9]~feeder_combout\);

-- Location: FF_X28_Y10_N21
\MEM_RAM|MEMORY[52][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[52][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][9]~q\);

-- Location: FF_X27_Y10_N3
\MEM_RAM|MEMORY[48][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][9]~q\);

-- Location: LCCOMB_X27_Y10_N2
\mux_2|f[9]~586\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~586_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[52][9]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[48][9]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[52][9]~q\,
	datac => \MEM_RAM|MEMORY[48][9]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[9]~586_combout\);

-- Location: LCCOMB_X25_Y10_N24
\mux_2|f[9]~587\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~587_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~586_combout\ & ((\MEM_RAM|MEMORY[60][9]~q\))) # (!\mux_2|f[9]~586_combout\ & (\MEM_RAM|MEMORY[56][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[56][9]~q\,
	datac => \MEM_RAM|MEMORY[60][9]~q\,
	datad => \mux_2|f[9]~586_combout\,
	combout => \mux_2|f[9]~587_combout\);

-- Location: LCCOMB_X16_Y18_N4
\MEM_RAM|MEMORY[58][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[58][9]~feeder_combout\);

-- Location: FF_X16_Y18_N5
\MEM_RAM|MEMORY[58][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][9]~q\);

-- Location: FF_X19_Y18_N15
\MEM_RAM|MEMORY[62][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][9]~q\);

-- Location: LCCOMB_X22_Y17_N0
\MEM_RAM|MEMORY[54][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[54][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[54][9]~feeder_combout\);

-- Location: FF_X22_Y17_N1
\MEM_RAM|MEMORY[54][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[54][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][9]~q\);

-- Location: FF_X19_Y18_N29
\MEM_RAM|MEMORY[50][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][9]~q\);

-- Location: LCCOMB_X19_Y18_N28
\mux_2|f[9]~584\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~584_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[54][9]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[50][9]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[54][9]~q\,
	datac => \MEM_RAM|MEMORY[50][9]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[9]~584_combout\);

-- Location: LCCOMB_X19_Y18_N14
\mux_2|f[9]~585\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~585_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~584_combout\ & ((\MEM_RAM|MEMORY[62][9]~q\))) # (!\mux_2|f[9]~584_combout\ & (\MEM_RAM|MEMORY[58][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[58][9]~q\,
	datac => \MEM_RAM|MEMORY[62][9]~q\,
	datad => \mux_2|f[9]~584_combout\,
	combout => \mux_2|f[9]~585_combout\);

-- Location: LCCOMB_X15_Y7_N20
\mux_2|f[9]~588\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~588_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[9]~585_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[9]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[9]~587_combout\,
	datad => \mux_2|f[9]~585_combout\,
	combout => \mux_2|f[9]~588_combout\);

-- Location: LCCOMB_X15_Y7_N22
\mux_2|f[9]~591\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~591_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[9]~588_combout\ & ((\mux_2|f[9]~590_combout\))) # (!\mux_2|f[9]~588_combout\ & (\mux_2|f[9]~583_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[9]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[9]~583_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[9]~590_combout\,
	datad => \mux_2|f[9]~588_combout\,
	combout => \mux_2|f[9]~591_combout\);

-- Location: FF_X15_Y15_N23
\MEM_RAM|MEMORY[41][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][9]~q\);

-- Location: FF_X15_Y15_N1
\MEM_RAM|MEMORY[43][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][9]~q\);

-- Location: FF_X19_Y15_N1
\MEM_RAM|MEMORY[33][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][9]~q\);

-- Location: LCCOMB_X20_Y15_N24
\MEM_RAM|MEMORY[35][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[35][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[35][9]~feeder_combout\);

-- Location: FF_X20_Y15_N25
\MEM_RAM|MEMORY[35][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[35][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][9]~q\);

-- Location: LCCOMB_X19_Y15_N0
\mux_2|f[9]~553\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~553_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux60~3_combout\) # ((\MEM_RAM|MEMORY[35][9]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[33][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[33][9]~q\,
	datad => \MEM_RAM|MEMORY[35][9]~q\,
	combout => \mux_2|f[9]~553_combout\);

-- Location: LCCOMB_X15_Y15_N0
\mux_2|f[9]~554\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~554_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~553_combout\ & ((\MEM_RAM|MEMORY[43][9]~q\))) # (!\mux_2|f[9]~553_combout\ & (\MEM_RAM|MEMORY[41][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[43][9]~q\,
	datad => \mux_2|f[9]~553_combout\,
	combout => \mux_2|f[9]~554_combout\);

-- Location: FF_X16_Y15_N27
\MEM_RAM|MEMORY[40][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][9]~q\);

-- Location: FF_X16_Y15_N25
\MEM_RAM|MEMORY[42][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][9]~q\);

-- Location: FF_X17_Y18_N19
\MEM_RAM|MEMORY[34][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][9]~q\);

-- Location: FF_X17_Y18_N17
\MEM_RAM|MEMORY[32][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][9]~q\);

-- Location: LCCOMB_X17_Y18_N16
\mux_2|f[9]~555\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~555_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][9]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][9]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][9]~q\,
	datac => \MEM_RAM|MEMORY[32][9]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[9]~555_combout\);

-- Location: LCCOMB_X16_Y15_N24
\mux_2|f[9]~556\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~556_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~555_combout\ & ((\MEM_RAM|MEMORY[42][9]~q\))) # (!\mux_2|f[9]~555_combout\ & (\MEM_RAM|MEMORY[40][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[42][9]~q\,
	datad => \mux_2|f[9]~555_combout\,
	combout => \mux_2|f[9]~556_combout\);

-- Location: LCCOMB_X15_Y7_N14
\mux_2|f[9]~557\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~557_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[9]~554_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[9]~556_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[9]~554_combout\,
	datad => \mux_2|f[9]~556_combout\,
	combout => \mux_2|f[9]~557_combout\);

-- Location: FF_X12_Y12_N3
\MEM_RAM|MEMORY[45][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][9]~q\);

-- Location: FF_X12_Y12_N13
\MEM_RAM|MEMORY[47][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][9]~q\);

-- Location: FF_X12_Y16_N9
\MEM_RAM|MEMORY[39][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][9]~q\);

-- Location: FF_X12_Y16_N31
\MEM_RAM|MEMORY[37][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][9]~q\);

-- Location: LCCOMB_X12_Y16_N30
\mux_2|f[9]~558\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~558_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][9]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][9]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][9]~q\,
	datac => \MEM_RAM|MEMORY[37][9]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[9]~558_combout\);

-- Location: LCCOMB_X12_Y12_N12
\mux_2|f[9]~559\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~559_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~558_combout\ & ((\MEM_RAM|MEMORY[47][9]~q\))) # (!\mux_2|f[9]~558_combout\ & (\MEM_RAM|MEMORY[45][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[45][9]~q\,
	datac => \MEM_RAM|MEMORY[47][9]~q\,
	datad => \mux_2|f[9]~558_combout\,
	combout => \mux_2|f[9]~559_combout\);

-- Location: FF_X23_Y20_N13
\MEM_RAM|MEMORY[44][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][9]~q\);

-- Location: FF_X23_Y19_N29
\MEM_RAM|MEMORY[46][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][9]~q\);

-- Location: FF_X25_Y18_N1
\MEM_RAM|MEMORY[38][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][9]~q\);

-- Location: FF_X23_Y19_N19
\MEM_RAM|MEMORY[36][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][9]~q\);

-- Location: LCCOMB_X23_Y19_N18
\mux_2|f[9]~551\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~551_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[38][9]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[36][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[38][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[36][9]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[9]~551_combout\);

-- Location: LCCOMB_X23_Y19_N28
\mux_2|f[9]~552\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~552_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~551_combout\ & ((\MEM_RAM|MEMORY[46][9]~q\))) # (!\mux_2|f[9]~551_combout\ & (\MEM_RAM|MEMORY[44][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[46][9]~q\,
	datad => \mux_2|f[9]~551_combout\,
	combout => \mux_2|f[9]~552_combout\);

-- Location: LCCOMB_X15_Y7_N4
\mux_2|f[9]~560\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~560_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[9]~557_combout\ & (\mux_2|f[9]~559_combout\)) # (!\mux_2|f[9]~557_combout\ & ((\mux_2|f[9]~552_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[9]~557_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[9]~557_combout\,
	datac => \mux_2|f[9]~559_combout\,
	datad => \mux_2|f[9]~552_combout\,
	combout => \mux_2|f[9]~560_combout\);

-- Location: FF_X12_Y11_N13
\MEM_RAM|MEMORY[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][9]~q\);

-- Location: LCCOMB_X12_Y11_N18
\MEM_RAM|MEMORY[9][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[9][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[9][9]~feeder_combout\);

-- Location: FF_X12_Y11_N19
\MEM_RAM|MEMORY[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[9][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][9]~q\);

-- Location: FF_X11_Y14_N13
\MEM_RAM|MEMORY[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][9]~q\);

-- Location: FF_X11_Y14_N15
\MEM_RAM|MEMORY[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][9]~q\);

-- Location: LCCOMB_X11_Y14_N14
\mux_2|f[9]~571\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~571_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[5][9]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[1][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[5][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[1][9]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[9]~571_combout\);

-- Location: LCCOMB_X12_Y11_N10
\mux_2|f[9]~572\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~572_combout\ = (\mux_2|f[9]~571_combout\ & ((\MEM_RAM|MEMORY[13][9]~q\) # ((!\ALU_1|Mux60~3_combout\)))) # (!\mux_2|f[9]~571_combout\ & (((\MEM_RAM|MEMORY[9][9]~q\ & \ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][9]~q\,
	datab => \MEM_RAM|MEMORY[9][9]~q\,
	datac => \mux_2|f[9]~571_combout\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[9]~572_combout\);

-- Location: LCCOMB_X13_Y15_N20
\MEM_RAM|MEMORY[11][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[11][9]~feeder_combout\);

-- Location: FF_X13_Y15_N21
\MEM_RAM|MEMORY[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][9]~q\);

-- Location: FF_X14_Y13_N9
\MEM_RAM|MEMORY[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][9]~q\);

-- Location: FF_X16_Y17_N5
\MEM_RAM|MEMORY[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][9]~q\);

-- Location: FF_X16_Y13_N27
\MEM_RAM|MEMORY[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][9]~q\);

-- Location: LCCOMB_X16_Y13_N26
\mux_2|f[9]~578\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~578_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][9]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][9]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[7][9]~q\,
	datac => \MEM_RAM|MEMORY[3][9]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[9]~578_combout\);

-- Location: LCCOMB_X14_Y13_N8
\mux_2|f[9]~579\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~579_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~578_combout\ & ((\MEM_RAM|MEMORY[15][9]~q\))) # (!\mux_2|f[9]~578_combout\ & (\MEM_RAM|MEMORY[11][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[11][9]~q\,
	datac => \MEM_RAM|MEMORY[15][9]~q\,
	datad => \mux_2|f[9]~578_combout\,
	combout => \mux_2|f[9]~579_combout\);

-- Location: FF_X17_Y3_N29
\MEM_RAM|MEMORY[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][9]~q\);

-- Location: FF_X17_Y3_N15
\MEM_RAM|MEMORY[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][9]~q\);

-- Location: FF_X11_Y10_N15
\MEM_RAM|MEMORY[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][9]~q\);

-- Location: FF_X18_Y10_N25
\MEM_RAM|MEMORY[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][9]~q\);

-- Location: LCCOMB_X18_Y10_N24
\mux_2|f[9]~575\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~575_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[4][9]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[4][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[0][9]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[9]~575_combout\);

-- Location: LCCOMB_X17_Y3_N14
\mux_2|f[9]~576\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~576_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~575_combout\ & ((\MEM_RAM|MEMORY[12][9]~q\))) # (!\mux_2|f[9]~575_combout\ & (\MEM_RAM|MEMORY[8][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[8][9]~q\,
	datac => \MEM_RAM|MEMORY[12][9]~q\,
	datad => \mux_2|f[9]~575_combout\,
	combout => \mux_2|f[9]~576_combout\);

-- Location: LCCOMB_X14_Y12_N22
\MEM_RAM|MEMORY[14][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[14][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[14][9]~feeder_combout\);

-- Location: FF_X14_Y12_N23
\MEM_RAM|MEMORY[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[14][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][9]~q\);

-- Location: LCCOMB_X14_Y12_N0
\MEM_RAM|MEMORY[10][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[10][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[10][9]~feeder_combout\);

-- Location: FF_X14_Y12_N1
\MEM_RAM|MEMORY[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[10][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][9]~q\);

-- Location: FF_X13_Y4_N1
\MEM_RAM|MEMORY[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][9]~q\);

-- Location: FF_X13_Y4_N19
\MEM_RAM|MEMORY[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][9]~q\);

-- Location: LCCOMB_X13_Y4_N18
\mux_2|f[9]~573\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~573_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[6][9]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[2][9]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[6][9]~q\,
	datac => \MEM_RAM|MEMORY[2][9]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[9]~573_combout\);

-- Location: LCCOMB_X14_Y10_N8
\mux_2|f[9]~574\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~574_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~573_combout\ & (\MEM_RAM|MEMORY[14][9]~q\)) # (!\mux_2|f[9]~573_combout\ & ((\MEM_RAM|MEMORY[10][9]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[14][9]~q\,
	datab => \MEM_RAM|MEMORY[10][9]~q\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \mux_2|f[9]~573_combout\,
	combout => \mux_2|f[9]~574_combout\);

-- Location: LCCOMB_X15_Y7_N10
\mux_2|f[9]~577\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~577_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[9]~574_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[9]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[9]~576_combout\,
	datad => \mux_2|f[9]~574_combout\,
	combout => \mux_2|f[9]~577_combout\);

-- Location: LCCOMB_X15_Y7_N8
\mux_2|f[9]~580\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~580_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[9]~577_combout\ & ((\mux_2|f[9]~579_combout\))) # (!\mux_2|f[9]~577_combout\ & (\mux_2|f[9]~572_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[9]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[9]~572_combout\,
	datac => \mux_2|f[9]~579_combout\,
	datad => \mux_2|f[9]~577_combout\,
	combout => \mux_2|f[9]~580_combout\);

-- Location: FF_X16_Y5_N31
\MEM_RAM|MEMORY[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][9]~q\);

-- Location: FF_X16_Y5_N1
\MEM_RAM|MEMORY[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][9]~q\);

-- Location: FF_X17_Y5_N25
\MEM_RAM|MEMORY[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][9]~q\);

-- Location: FF_X17_Y5_N23
\MEM_RAM|MEMORY[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][9]~q\);

-- Location: LCCOMB_X17_Y5_N22
\mux_2|f[9]~561\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~561_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][9]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[19][9]~q\,
	datac => \MEM_RAM|MEMORY[18][9]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[9]~561_combout\);

-- Location: LCCOMB_X16_Y5_N0
\mux_2|f[9]~562\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~562_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~561_combout\ & ((\MEM_RAM|MEMORY[27][9]~q\))) # (!\mux_2|f[9]~561_combout\ & (\MEM_RAM|MEMORY[26][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[27][9]~q\,
	datad => \mux_2|f[9]~561_combout\,
	combout => \mux_2|f[9]~562_combout\);

-- Location: FF_X19_Y7_N23
\MEM_RAM|MEMORY[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][9]~q\);

-- Location: FF_X15_Y5_N5
\MEM_RAM|MEMORY[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][9]~q\);

-- Location: LCCOMB_X15_Y5_N4
\mux_2|f[9]~568\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~568_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][9]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[23][9]~q\,
	datac => \MEM_RAM|MEMORY[22][9]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[9]~568_combout\);

-- Location: FF_X15_Y5_N19
\MEM_RAM|MEMORY[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][9]~q\);

-- Location: LCCOMB_X13_Y9_N10
\MEM_RAM|MEMORY[30][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[30][9]~feeder_combout\);

-- Location: FF_X13_Y9_N11
\MEM_RAM|MEMORY[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][9]~q\);

-- Location: LCCOMB_X15_Y5_N18
\mux_2|f[9]~569\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~569_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~568_combout\ & (\MEM_RAM|MEMORY[31][9]~q\)) # (!\mux_2|f[9]~568_combout\ & ((\MEM_RAM|MEMORY[30][9]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (\mux_2|f[9]~568_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \mux_2|f[9]~568_combout\,
	datac => \MEM_RAM|MEMORY[31][9]~q\,
	datad => \MEM_RAM|MEMORY[30][9]~q\,
	combout => \mux_2|f[9]~569_combout\);

-- Location: LCCOMB_X20_Y5_N26
\MEM_RAM|MEMORY[24][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[24][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[24][9]~feeder_combout\);

-- Location: FF_X20_Y5_N27
\MEM_RAM|MEMORY[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[24][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][9]~q\);

-- Location: FF_X16_Y7_N31
\MEM_RAM|MEMORY[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][9]~q\);

-- Location: LCCOMB_X20_Y3_N22
\MEM_RAM|MEMORY[17][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[17][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[17][9]~feeder_combout\);

-- Location: FF_X20_Y3_N23
\MEM_RAM|MEMORY[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[17][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][9]~q\);

-- Location: FF_X16_Y7_N13
\MEM_RAM|MEMORY[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][9]~q\);

-- Location: LCCOMB_X16_Y7_N12
\mux_2|f[9]~565\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~565_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][9]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[17][9]~q\,
	datac => \MEM_RAM|MEMORY[16][9]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[9]~565_combout\);

-- Location: LCCOMB_X16_Y7_N30
\mux_2|f[9]~566\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~566_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~565_combout\ & ((\MEM_RAM|MEMORY[25][9]~q\))) # (!\mux_2|f[9]~565_combout\ & (\MEM_RAM|MEMORY[24][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[24][9]~q\,
	datac => \MEM_RAM|MEMORY[25][9]~q\,
	datad => \mux_2|f[9]~565_combout\,
	combout => \mux_2|f[9]~566_combout\);

-- Location: LCCOMB_X20_Y5_N24
\MEM_RAM|MEMORY[28][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[28][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[28][9]~feeder_combout\);

-- Location: FF_X20_Y5_N25
\MEM_RAM|MEMORY[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[28][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][9]~q\);

-- Location: FF_X19_Y3_N31
\MEM_RAM|MEMORY[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][9]~q\);

-- Location: LCCOMB_X18_Y3_N0
\MEM_RAM|MEMORY[21][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][9]~feeder_combout\ = \BANCO_REG|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux54~4_combout\,
	combout => \MEM_RAM|MEMORY[21][9]~feeder_combout\);

-- Location: FF_X18_Y3_N1
\MEM_RAM|MEMORY[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][9]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][9]~q\);

-- Location: FF_X19_Y3_N13
\MEM_RAM|MEMORY[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux54~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][9]~q\);

-- Location: LCCOMB_X19_Y3_N12
\mux_2|f[9]~563\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~563_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][9]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][9]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[9]~563_combout\);

-- Location: LCCOMB_X19_Y3_N30
\mux_2|f[9]~564\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~564_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[9]~563_combout\ & ((\MEM_RAM|MEMORY[29][9]~q\))) # (!\mux_2|f[9]~563_combout\ & (\MEM_RAM|MEMORY[28][9]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[9]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][9]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[29][9]~q\,
	datad => \mux_2|f[9]~563_combout\,
	combout => \mux_2|f[9]~564_combout\);

-- Location: LCCOMB_X15_Y7_N6
\mux_2|f[9]~567\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~567_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[9]~564_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[9]~566_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[9]~566_combout\,
	datad => \mux_2|f[9]~564_combout\,
	combout => \mux_2|f[9]~567_combout\);

-- Location: LCCOMB_X15_Y7_N0
\mux_2|f[9]~570\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~570_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[9]~567_combout\ & ((\mux_2|f[9]~569_combout\))) # (!\mux_2|f[9]~567_combout\ & (\mux_2|f[9]~562_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[9]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[9]~562_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[9]~569_combout\,
	datad => \mux_2|f[9]~567_combout\,
	combout => \mux_2|f[9]~570_combout\);

-- Location: LCCOMB_X15_Y7_N18
\mux_2|f[9]~581\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~581_combout\ = (\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\) # ((\mux_2|f[9]~570_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\mux_2|f[9]~580_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[9]~580_combout\,
	datad => \mux_2|f[9]~570_combout\,
	combout => \mux_2|f[9]~581_combout\);

-- Location: LCCOMB_X15_Y7_N24
\mux_2|f[9]~592\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~592_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[9]~581_combout\ & (\mux_2|f[9]~591_combout\)) # (!\mux_2|f[9]~581_combout\ & ((\mux_2|f[9]~560_combout\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[9]~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[9]~591_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[9]~560_combout\,
	datad => \mux_2|f[9]~581_combout\,
	combout => \mux_2|f[9]~592_combout\);

-- Location: LCCOMB_X15_Y7_N2
\mux_2|f[9]~593\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~593_combout\ = (\mux_2|f[1]~154_combout\ & (((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|temp~9_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[9]~592_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|temp~9_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[9]~592_combout\,
	combout => \mux_2|f[9]~593_combout\);

-- Location: LCCOMB_X15_Y7_N12
\mux_2|f[9]~594\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~594_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[9]~593_combout\ & ((\ALU_1|Add0~18_combout\))) # (!\mux_2|f[9]~593_combout\ & (\ALU_1|Mux22~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[9]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Mux22~0_combout\,
	datac => \ALU_1|Add0~18_combout\,
	datad => \mux_2|f[9]~593_combout\,
	combout => \mux_2|f[9]~594_combout\);

-- Location: LCCOMB_X15_Y7_N26
\mux_JAL|f[9]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[9]~23_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[9]~18_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[9]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[9]~18_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[9]~594_combout\,
	combout => \mux_JAL|f[9]~23_combout\);

-- Location: FF_X15_Y7_N27
\BANCO_REG|MEMORY[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[9]~23_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][9]~q\);

-- Location: LCCOMB_X15_Y7_N30
\mux_3|f[9]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[9]~85_combout\ = (\BANCO_REG|MEMORY[2][9]~q\ & (\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][9]~q\,
	datab => \PC|q\(0),
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_3|f[9]~85_combout\);

-- Location: LCCOMB_X19_Y10_N20
\ALU_1|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~20_combout\ = ((\BANCO_REG|Mux21~1_combout\ $ (\mux_3|f[10]~84_combout\ $ (!\ALU_1|Add0~19\)))) # (GND)
-- \ALU_1|Add0~21\ = CARRY((\BANCO_REG|Mux21~1_combout\ & ((\mux_3|f[10]~84_combout\) # (!\ALU_1|Add0~19\))) # (!\BANCO_REG|Mux21~1_combout\ & (\mux_3|f[10]~84_combout\ & !\ALU_1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux21~1_combout\,
	datab => \mux_3|f[10]~84_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~19\,
	combout => \ALU_1|Add0~20_combout\,
	cout => \ALU_1|Add0~21\);

-- Location: LCCOMB_X12_Y8_N16
\ALU_1|temp~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~10_combout\ = (\BANCO_REG|Mux21~1_combout\) # (\mux_3|f[10]~84_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux21~1_combout\,
	datad => \mux_3|f[10]~84_combout\,
	combout => \ALU_1|temp~10_combout\);

-- Location: LCCOMB_X20_Y10_N30
\ALU_1|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux21~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~20_combout\,
	combout => \ALU_1|Mux21~0_combout\);

-- Location: LCCOMB_X18_Y5_N8
\BANCO_REG|Mux53~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux53~4_combout\ = (\BANCO_REG|MEMORY[2][10]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][10]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux53~4_combout\);

-- Location: FF_X18_Y5_N23
\MEM_RAM|MEMORY[63][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][10]~q\);

-- Location: FF_X14_Y4_N31
\MEM_RAM|MEMORY[62][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][10]~q\);

-- Location: LCCOMB_X13_Y6_N6
\MEM_RAM|MEMORY[47][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[47][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[47][10]~feeder_combout\);

-- Location: FF_X13_Y6_N7
\MEM_RAM|MEMORY[47][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[47][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][10]~q\);

-- Location: FF_X14_Y6_N29
\MEM_RAM|MEMORY[46][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][10]~q\);

-- Location: LCCOMB_X14_Y6_N28
\mux_2|f[10]~633\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~633_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[47][10]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[46][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[47][10]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[46][10]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[10]~633_combout\);

-- Location: LCCOMB_X14_Y4_N30
\mux_2|f[10]~634\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~634_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~633_combout\ & (\MEM_RAM|MEMORY[63][10]~q\)) # (!\mux_2|f[10]~633_combout\ & ((\MEM_RAM|MEMORY[62][10]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][10]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[62][10]~q\,
	datad => \mux_2|f[10]~633_combout\,
	combout => \mux_2|f[10]~634_combout\);

-- Location: FF_X14_Y18_N5
\MEM_RAM|MEMORY[58][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][10]~q\);

-- Location: FF_X14_Y11_N7
\MEM_RAM|MEMORY[59][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][10]~q\);

-- Location: FF_X13_Y11_N21
\MEM_RAM|MEMORY[43][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][10]~q\);

-- Location: FF_X14_Y11_N17
\MEM_RAM|MEMORY[42][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][10]~q\);

-- Location: LCCOMB_X14_Y11_N16
\mux_2|f[10]~626\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~626_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[43][10]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[42][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[43][10]~q\,
	datac => \MEM_RAM|MEMORY[42][10]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[10]~626_combout\);

-- Location: LCCOMB_X14_Y11_N6
\mux_2|f[10]~627\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~627_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~626_combout\ & ((\MEM_RAM|MEMORY[59][10]~q\))) # (!\mux_2|f[10]~626_combout\ & (\MEM_RAM|MEMORY[58][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[58][10]~q\,
	datac => \MEM_RAM|MEMORY[59][10]~q\,
	datad => \mux_2|f[10]~626_combout\,
	combout => \mux_2|f[10]~627_combout\);

-- Location: FF_X14_Y4_N17
\MEM_RAM|MEMORY[60][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][10]~q\);

-- Location: FF_X17_Y4_N11
\MEM_RAM|MEMORY[61][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][10]~q\);

-- Location: FF_X13_Y5_N5
\MEM_RAM|MEMORY[45][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][10]~q\);

-- Location: FF_X17_Y4_N1
\MEM_RAM|MEMORY[44][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][10]~q\);

-- Location: LCCOMB_X17_Y4_N0
\mux_2|f[10]~628\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~628_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[45][10]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[44][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[45][10]~q\,
	datac => \MEM_RAM|MEMORY[44][10]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[10]~628_combout\);

-- Location: LCCOMB_X17_Y4_N10
\mux_2|f[10]~629\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~629_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~628_combout\ & ((\MEM_RAM|MEMORY[61][10]~q\))) # (!\mux_2|f[10]~628_combout\ & (\MEM_RAM|MEMORY[60][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[60][10]~q\,
	datac => \MEM_RAM|MEMORY[61][10]~q\,
	datad => \mux_2|f[10]~628_combout\,
	combout => \mux_2|f[10]~629_combout\);

-- Location: LCCOMB_X15_Y14_N14
\MEM_RAM|MEMORY[56][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[56][10]~feeder_combout\);

-- Location: FF_X15_Y14_N15
\MEM_RAM|MEMORY[56][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][10]~q\);

-- Location: FF_X14_Y10_N29
\MEM_RAM|MEMORY[57][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][10]~q\);

-- Location: LCCOMB_X13_Y13_N8
\MEM_RAM|MEMORY[41][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[41][10]~feeder_combout\);

-- Location: FF_X13_Y13_N9
\MEM_RAM|MEMORY[41][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][10]~q\);

-- Location: FF_X14_Y10_N3
\MEM_RAM|MEMORY[40][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][10]~q\);

-- Location: LCCOMB_X14_Y10_N2
\mux_2|f[10]~630\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~630_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[41][10]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[40][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[41][10]~q\,
	datac => \MEM_RAM|MEMORY[40][10]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[10]~630_combout\);

-- Location: LCCOMB_X14_Y10_N28
\mux_2|f[10]~631\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~631_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~630_combout\ & ((\MEM_RAM|MEMORY[57][10]~q\))) # (!\mux_2|f[10]~630_combout\ & (\MEM_RAM|MEMORY[56][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][10]~q\,
	datac => \MEM_RAM|MEMORY[57][10]~q\,
	datad => \mux_2|f[10]~630_combout\,
	combout => \mux_2|f[10]~631_combout\);

-- Location: LCCOMB_X17_Y8_N6
\mux_2|f[10]~632\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~632_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[10]~629_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[10]~631_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[10]~629_combout\,
	datad => \mux_2|f[10]~631_combout\,
	combout => \mux_2|f[10]~632_combout\);

-- Location: LCCOMB_X17_Y8_N12
\mux_2|f[10]~635\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~635_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[10]~632_combout\ & (\mux_2|f[10]~634_combout\)) # (!\mux_2|f[10]~632_combout\ & ((\mux_2|f[10]~627_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[10]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[10]~634_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[10]~627_combout\,
	datad => \mux_2|f[10]~632_combout\,
	combout => \mux_2|f[10]~635_combout\);

-- Location: FF_X11_Y5_N17
\MEM_RAM|MEMORY[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][10]~q\);

-- Location: FF_X11_Y8_N31
\MEM_RAM|MEMORY[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][10]~q\);

-- Location: LCCOMB_X10_Y9_N0
\MEM_RAM|MEMORY[13][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[13][10]~feeder_combout\);

-- Location: FF_X10_Y9_N1
\MEM_RAM|MEMORY[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][10]~q\);

-- Location: FF_X11_Y8_N13
\MEM_RAM|MEMORY[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][10]~q\);

-- Location: LCCOMB_X11_Y8_N12
\mux_2|f[10]~595\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~595_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[13][10]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[9][10]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[13][10]~q\,
	datac => \MEM_RAM|MEMORY[9][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~595_combout\);

-- Location: LCCOMB_X11_Y8_N30
\mux_2|f[10]~596\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~596_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~595_combout\ & ((\MEM_RAM|MEMORY[29][10]~q\))) # (!\mux_2|f[10]~595_combout\ & (\MEM_RAM|MEMORY[25][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[25][10]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[29][10]~q\,
	datad => \mux_2|f[10]~595_combout\,
	combout => \mux_2|f[10]~596_combout\);

-- Location: FF_X15_Y17_N27
\MEM_RAM|MEMORY[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][10]~q\);

-- Location: FF_X14_Y16_N17
\MEM_RAM|MEMORY[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][10]~q\);

-- Location: LCCOMB_X13_Y13_N22
\MEM_RAM|MEMORY[15][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[15][10]~feeder_combout\);

-- Location: FF_X13_Y13_N23
\MEM_RAM|MEMORY[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][10]~q\);

-- Location: FF_X14_Y14_N3
\MEM_RAM|MEMORY[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][10]~q\);

-- Location: LCCOMB_X14_Y14_N2
\mux_2|f[10]~602\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~602_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[15][10]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[11][10]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][10]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[11][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~602_combout\);

-- Location: LCCOMB_X14_Y16_N16
\mux_2|f[10]~603\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~603_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~602_combout\ & ((\MEM_RAM|MEMORY[31][10]~q\))) # (!\mux_2|f[10]~602_combout\ & (\MEM_RAM|MEMORY[27][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][10]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[31][10]~q\,
	datad => \mux_2|f[10]~602_combout\,
	combout => \mux_2|f[10]~603_combout\);

-- Location: FF_X13_Y12_N13
\MEM_RAM|MEMORY[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][10]~q\);

-- Location: FF_X13_Y9_N31
\MEM_RAM|MEMORY[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][10]~q\);

-- Location: LCCOMB_X13_Y6_N16
\MEM_RAM|MEMORY[14][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[14][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[14][10]~feeder_combout\);

-- Location: FF_X13_Y6_N17
\MEM_RAM|MEMORY[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[14][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][10]~q\);

-- Location: FF_X13_Y9_N21
\MEM_RAM|MEMORY[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][10]~q\);

-- Location: LCCOMB_X13_Y9_N20
\mux_2|f[10]~597\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~597_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[14][10]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[10][10]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[14][10]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[10][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~597_combout\);

-- Location: LCCOMB_X13_Y9_N30
\mux_2|f[10]~598\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~598_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~597_combout\ & ((\MEM_RAM|MEMORY[30][10]~q\))) # (!\mux_2|f[10]~597_combout\ & (\MEM_RAM|MEMORY[26][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[26][10]~q\,
	datac => \MEM_RAM|MEMORY[30][10]~q\,
	datad => \mux_2|f[10]~597_combout\,
	combout => \mux_2|f[10]~598_combout\);

-- Location: LCCOMB_X30_Y6_N24
\MEM_RAM|MEMORY[24][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[24][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[24][10]~feeder_combout\);

-- Location: FF_X30_Y6_N25
\MEM_RAM|MEMORY[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[24][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][10]~q\);

-- Location: FF_X30_Y8_N25
\MEM_RAM|MEMORY[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][10]~q\);

-- Location: FF_X29_Y8_N21
\MEM_RAM|MEMORY[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][10]~q\);

-- Location: FF_X29_Y8_N15
\MEM_RAM|MEMORY[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][10]~q\);

-- Location: LCCOMB_X29_Y8_N14
\mux_2|f[10]~599\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~599_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][10]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][10]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][10]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~599_combout\);

-- Location: LCCOMB_X30_Y8_N24
\mux_2|f[10]~600\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~600_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~599_combout\ & ((\MEM_RAM|MEMORY[28][10]~q\))) # (!\mux_2|f[10]~599_combout\ & (\MEM_RAM|MEMORY[24][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[24][10]~q\,
	datac => \MEM_RAM|MEMORY[28][10]~q\,
	datad => \mux_2|f[10]~599_combout\,
	combout => \mux_2|f[10]~600_combout\);

-- Location: LCCOMB_X17_Y8_N28
\mux_2|f[10]~601\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~601_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\) # ((\mux_2|f[10]~598_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[10]~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[10]~598_combout\,
	datad => \mux_2|f[10]~600_combout\,
	combout => \mux_2|f[10]~601_combout\);

-- Location: LCCOMB_X17_Y8_N26
\mux_2|f[10]~604\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~604_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[10]~601_combout\ & ((\mux_2|f[10]~603_combout\))) # (!\mux_2|f[10]~601_combout\ & (\mux_2|f[10]~596_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[10]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[10]~596_combout\,
	datac => \mux_2|f[10]~603_combout\,
	datad => \mux_2|f[10]~601_combout\,
	combout => \mux_2|f[10]~604_combout\);

-- Location: LCCOMB_X28_Y12_N4
\MEM_RAM|MEMORY[52][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[52][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[52][10]~feeder_combout\);

-- Location: FF_X28_Y12_N5
\MEM_RAM|MEMORY[52][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[52][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][10]~q\);

-- Location: FF_X22_Y16_N27
\MEM_RAM|MEMORY[54][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][10]~q\);

-- Location: FF_X24_Y16_N9
\MEM_RAM|MEMORY[38][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][10]~q\);

-- Location: FF_X23_Y16_N5
\MEM_RAM|MEMORY[36][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][10]~q\);

-- Location: LCCOMB_X23_Y16_N4
\mux_2|f[10]~605\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~605_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][10]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][10]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][10]~q\,
	datac => \MEM_RAM|MEMORY[36][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~605_combout\);

-- Location: LCCOMB_X22_Y16_N26
\mux_2|f[10]~606\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~606_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~605_combout\ & ((\MEM_RAM|MEMORY[54][10]~q\))) # (!\mux_2|f[10]~605_combout\ & (\MEM_RAM|MEMORY[52][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][10]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[54][10]~q\,
	datad => \mux_2|f[10]~605_combout\,
	combout => \mux_2|f[10]~606_combout\);

-- Location: FF_X24_Y12_N27
\MEM_RAM|MEMORY[39][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][10]~q\);

-- Location: FF_X28_Y8_N23
\MEM_RAM|MEMORY[37][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][10]~q\);

-- Location: LCCOMB_X28_Y8_N22
\mux_2|f[10]~612\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~612_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][10]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][10]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][10]~q\,
	datac => \MEM_RAM|MEMORY[37][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~612_combout\);

-- Location: LCCOMB_X29_Y11_N20
\MEM_RAM|MEMORY[53][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[53][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[53][10]~feeder_combout\);

-- Location: FF_X29_Y11_N21
\MEM_RAM|MEMORY[53][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[53][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][10]~q\);

-- Location: FF_X28_Y8_N9
\MEM_RAM|MEMORY[55][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][10]~q\);

-- Location: LCCOMB_X28_Y8_N8
\mux_2|f[10]~613\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~613_combout\ = (\mux_2|f[10]~612_combout\ & (((\MEM_RAM|MEMORY[55][10]~q\) # (!\ALU_1|Mux59~3_combout\)))) # (!\mux_2|f[10]~612_combout\ & (\MEM_RAM|MEMORY[53][10]~q\ & ((\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[10]~612_combout\,
	datab => \MEM_RAM|MEMORY[53][10]~q\,
	datac => \MEM_RAM|MEMORY[55][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~613_combout\);

-- Location: LCCOMB_X25_Y13_N16
\MEM_RAM|MEMORY[49][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[49][10]~feeder_combout\);

-- Location: FF_X25_Y13_N17
\MEM_RAM|MEMORY[49][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][10]~q\);

-- Location: FF_X20_Y13_N11
\MEM_RAM|MEMORY[51][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][10]~q\);

-- Location: LCCOMB_X20_Y15_N18
\MEM_RAM|MEMORY[35][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[35][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[35][10]~feeder_combout\);

-- Location: FF_X20_Y15_N19
\MEM_RAM|MEMORY[35][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[35][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][10]~q\);

-- Location: FF_X20_Y13_N13
\MEM_RAM|MEMORY[33][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][10]~q\);

-- Location: LCCOMB_X20_Y13_N12
\mux_2|f[10]~607\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~607_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][10]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][10]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][10]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[33][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~607_combout\);

-- Location: LCCOMB_X20_Y13_N10
\mux_2|f[10]~608\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~608_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~607_combout\ & ((\MEM_RAM|MEMORY[51][10]~q\))) # (!\mux_2|f[10]~607_combout\ & (\MEM_RAM|MEMORY[49][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[49][10]~q\,
	datac => \MEM_RAM|MEMORY[51][10]~q\,
	datad => \mux_2|f[10]~607_combout\,
	combout => \mux_2|f[10]~608_combout\);

-- Location: FF_X18_Y18_N9
\MEM_RAM|MEMORY[48][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][10]~q\);

-- Location: FF_X18_Y18_N7
\MEM_RAM|MEMORY[50][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][10]~q\);

-- Location: FF_X17_Y18_N3
\MEM_RAM|MEMORY[34][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][10]~q\);

-- Location: FF_X17_Y18_N21
\MEM_RAM|MEMORY[32][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][10]~q\);

-- Location: LCCOMB_X17_Y18_N20
\mux_2|f[10]~609\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~609_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][10]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][10]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][10]~q\,
	datac => \MEM_RAM|MEMORY[32][10]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[10]~609_combout\);

-- Location: LCCOMB_X18_Y18_N6
\mux_2|f[10]~610\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~610_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~609_combout\ & ((\MEM_RAM|MEMORY[50][10]~q\))) # (!\mux_2|f[10]~609_combout\ & (\MEM_RAM|MEMORY[48][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][10]~q\,
	datac => \MEM_RAM|MEMORY[50][10]~q\,
	datad => \mux_2|f[10]~609_combout\,
	combout => \mux_2|f[10]~610_combout\);

-- Location: LCCOMB_X17_Y8_N20
\mux_2|f[10]~611\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~611_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[10]~608_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[10]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[10]~608_combout\,
	datad => \mux_2|f[10]~610_combout\,
	combout => \mux_2|f[10]~611_combout\);

-- Location: LCCOMB_X17_Y8_N22
\mux_2|f[10]~614\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~614_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[10]~611_combout\ & ((\mux_2|f[10]~613_combout\))) # (!\mux_2|f[10]~611_combout\ & (\mux_2|f[10]~606_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[10]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[10]~606_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[10]~613_combout\,
	datad => \mux_2|f[10]~611_combout\,
	combout => \mux_2|f[10]~614_combout\);

-- Location: LCCOMB_X28_Y14_N18
\MEM_RAM|MEMORY[22][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[22][10]~feeder_combout\);

-- Location: FF_X28_Y14_N19
\MEM_RAM|MEMORY[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][10]~q\);

-- Location: FF_X17_Y14_N23
\MEM_RAM|MEMORY[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][10]~q\);

-- Location: LCCOMB_X16_Y17_N30
\MEM_RAM|MEMORY[7][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[7][10]~feeder_combout\);

-- Location: FF_X16_Y17_N31
\MEM_RAM|MEMORY[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][10]~q\);

-- Location: FF_X17_Y14_N1
\MEM_RAM|MEMORY[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][10]~q\);

-- Location: LCCOMB_X17_Y14_N0
\mux_2|f[10]~622\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~622_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[7][10]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[6][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[7][10]~q\,
	datac => \MEM_RAM|MEMORY[6][10]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[10]~622_combout\);

-- Location: LCCOMB_X17_Y14_N22
\mux_2|f[10]~623\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~623_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~622_combout\ & ((\MEM_RAM|MEMORY[23][10]~q\))) # (!\mux_2|f[10]~622_combout\ & (\MEM_RAM|MEMORY[22][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[22][10]~q\,
	datac => \MEM_RAM|MEMORY[23][10]~q\,
	datad => \mux_2|f[10]~622_combout\,
	combout => \mux_2|f[10]~623_combout\);

-- Location: LCCOMB_X28_Y12_N26
\MEM_RAM|MEMORY[20][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[20][10]~feeder_combout\);

-- Location: FF_X28_Y12_N27
\MEM_RAM|MEMORY[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][10]~q\);

-- Location: FF_X17_Y12_N19
\MEM_RAM|MEMORY[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][10]~q\);

-- Location: FF_X24_Y12_N1
\MEM_RAM|MEMORY[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][10]~q\);

-- Location: FF_X17_Y12_N21
\MEM_RAM|MEMORY[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][10]~q\);

-- Location: LCCOMB_X17_Y12_N20
\mux_2|f[10]~617\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~617_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[5][10]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[5][10]~q\,
	datac => \MEM_RAM|MEMORY[4][10]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[10]~617_combout\);

-- Location: LCCOMB_X17_Y12_N18
\mux_2|f[10]~618\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~618_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~617_combout\ & ((\MEM_RAM|MEMORY[21][10]~q\))) # (!\mux_2|f[10]~617_combout\ & (\MEM_RAM|MEMORY[20][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[20][10]~q\,
	datac => \MEM_RAM|MEMORY[21][10]~q\,
	datad => \mux_2|f[10]~617_combout\,
	combout => \mux_2|f[10]~618_combout\);

-- Location: FF_X12_Y9_N17
\MEM_RAM|MEMORY[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][10]~q\);

-- Location: FF_X15_Y9_N31
\MEM_RAM|MEMORY[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][10]~q\);

-- Location: FF_X11_Y5_N31
\MEM_RAM|MEMORY[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][10]~q\);

-- Location: FF_X15_Y9_N13
\MEM_RAM|MEMORY[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][10]~q\);

-- Location: LCCOMB_X15_Y9_N12
\mux_2|f[10]~619\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~619_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[1][10]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[1][10]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[0][10]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[10]~619_combout\);

-- Location: LCCOMB_X15_Y9_N30
\mux_2|f[10]~620\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~620_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~619_combout\ & ((\MEM_RAM|MEMORY[17][10]~q\))) # (!\mux_2|f[10]~619_combout\ & (\MEM_RAM|MEMORY[16][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[16][10]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[17][10]~q\,
	datad => \mux_2|f[10]~619_combout\,
	combout => \mux_2|f[10]~620_combout\);

-- Location: LCCOMB_X17_Y8_N8
\mux_2|f[10]~621\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~621_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[10]~618_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[10]~620_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[10]~618_combout\,
	datad => \mux_2|f[10]~620_combout\,
	combout => \mux_2|f[10]~621_combout\);

-- Location: LCCOMB_X18_Y15_N30
\MEM_RAM|MEMORY[18][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[18][10]~feeder_combout\);

-- Location: FF_X18_Y15_N31
\MEM_RAM|MEMORY[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][10]~q\);

-- Location: FF_X18_Y15_N17
\MEM_RAM|MEMORY[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][10]~q\);

-- Location: LCCOMB_X16_Y13_N24
\MEM_RAM|MEMORY[3][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][10]~feeder_combout\ = \BANCO_REG|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux53~4_combout\,
	combout => \MEM_RAM|MEMORY[3][10]~feeder_combout\);

-- Location: FF_X16_Y13_N25
\MEM_RAM|MEMORY[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][10]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][10]~q\);

-- Location: FF_X18_Y13_N3
\MEM_RAM|MEMORY[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux53~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][10]~q\);

-- Location: LCCOMB_X18_Y13_N2
\mux_2|f[10]~615\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~615_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[3][10]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[2][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[3][10]~q\,
	datac => \MEM_RAM|MEMORY[2][10]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[10]~615_combout\);

-- Location: LCCOMB_X18_Y15_N16
\mux_2|f[10]~616\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~616_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[10]~615_combout\ & ((\MEM_RAM|MEMORY[19][10]~q\))) # (!\mux_2|f[10]~615_combout\ & (\MEM_RAM|MEMORY[18][10]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[10]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[18][10]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[19][10]~q\,
	datad => \mux_2|f[10]~615_combout\,
	combout => \mux_2|f[10]~616_combout\);

-- Location: LCCOMB_X17_Y8_N10
\mux_2|f[10]~624\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~624_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[10]~621_combout\ & (\mux_2|f[10]~623_combout\)) # (!\mux_2|f[10]~621_combout\ & ((\mux_2|f[10]~616_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[10]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[10]~623_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[10]~621_combout\,
	datad => \mux_2|f[10]~616_combout\,
	combout => \mux_2|f[10]~624_combout\);

-- Location: LCCOMB_X17_Y8_N16
\mux_2|f[10]~625\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~625_combout\ = (\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux60~3_combout\) # ((\mux_2|f[10]~614_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & ((\mux_2|f[10]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[10]~614_combout\,
	datad => \mux_2|f[10]~624_combout\,
	combout => \mux_2|f[10]~625_combout\);

-- Location: LCCOMB_X17_Y8_N18
\mux_2|f[10]~636\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~636_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[10]~625_combout\ & (\mux_2|f[10]~635_combout\)) # (!\mux_2|f[10]~625_combout\ & ((\mux_2|f[10]~604_combout\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[10]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[10]~635_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[10]~604_combout\,
	datad => \mux_2|f[10]~625_combout\,
	combout => \mux_2|f[10]~636_combout\);

-- Location: LCCOMB_X17_Y8_N0
\mux_2|f[10]~637\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~637_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\ & (\ALU_1|Mux21~0_combout\)) # (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[10]~636_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|Mux21~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[10]~636_combout\,
	combout => \mux_2|f[10]~637_combout\);

-- Location: LCCOMB_X17_Y8_N2
\mux_2|f[10]~638\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~638_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[10]~637_combout\ & (\ALU_1|Add0~20_combout\)) # (!\mux_2|f[10]~637_combout\ & ((!\ALU_1|temp~10_combout\))))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[10]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|Add0~20_combout\,
	datac => \ALU_1|temp~10_combout\,
	datad => \mux_2|f[10]~637_combout\,
	combout => \mux_2|f[10]~638_combout\);

-- Location: LCCOMB_X17_Y8_N4
\mux_JAL|f[10]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[10]~22_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[10]~20_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[10]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \somaConst|output[10]~20_combout\,
	datad => \mux_2|f[10]~638_combout\,
	combout => \mux_JAL|f[10]~22_combout\);

-- Location: FF_X17_Y8_N5
\BANCO_REG|MEMORY[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[10]~22_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][10]~q\);

-- Location: FF_X17_Y8_N15
\BANCO_REG|MEMORY[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[10]~22_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][10]~q\);

-- Location: LCCOMB_X17_Y8_N14
\BANCO_REG|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux21~0_combout\ = (\PC|q\(0) & (((\PC|q\(2))))) # (!\PC|q\(0) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][10]~q\) # (!\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(0),
	datac => \BANCO_REG|MEMORY[10][10]~q\,
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux21~0_combout\);

-- Location: LCCOMB_X17_Y8_N30
\BANCO_REG|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux21~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux21~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux21~0_combout\ & (\BANCO_REG|MEMORY[2][10]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][10]~q\,
	datab => \BANCO_REG|Mux21~0_combout\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux21~1_combout\);

-- Location: LCCOMB_X19_Y10_N22
\ALU_1|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~22_combout\ = (\mux_3|f[11]~83_combout\ & ((\BANCO_REG|Mux20~1_combout\ & (\ALU_1|Add0~21\ & VCC)) # (!\BANCO_REG|Mux20~1_combout\ & (!\ALU_1|Add0~21\)))) # (!\mux_3|f[11]~83_combout\ & ((\BANCO_REG|Mux20~1_combout\ & (!\ALU_1|Add0~21\)) # 
-- (!\BANCO_REG|Mux20~1_combout\ & ((\ALU_1|Add0~21\) # (GND)))))
-- \ALU_1|Add0~23\ = CARRY((\mux_3|f[11]~83_combout\ & (!\BANCO_REG|Mux20~1_combout\ & !\ALU_1|Add0~21\)) # (!\mux_3|f[11]~83_combout\ & ((!\ALU_1|Add0~21\) # (!\BANCO_REG|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[11]~83_combout\,
	datab => \BANCO_REG|Mux20~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~21\,
	combout => \ALU_1|Add0~22_combout\,
	cout => \ALU_1|Add0~23\);

-- Location: LCCOMB_X20_Y10_N0
\ALU_1|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux20~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~22_combout\,
	combout => \ALU_1|Mux20~0_combout\);

-- Location: LCCOMB_X20_Y7_N16
\ALU_1|temp~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~11_combout\ = (\BANCO_REG|Mux20~1_combout\) # (\mux_3|f[11]~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux20~1_combout\,
	datad => \mux_3|f[11]~83_combout\,
	combout => \ALU_1|temp~11_combout\);

-- Location: LCCOMB_X22_Y4_N8
\BANCO_REG|Mux52~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux52~4_combout\ = (\BANCO_REG|MEMORY[2][11]~q\ & ((\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1))) # (!\PC|q\(0) & (!\PC|q\(2) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \BANCO_REG|MEMORY[2][11]~q\,
	combout => \BANCO_REG|Mux52~4_combout\);

-- Location: FF_X23_Y15_N25
\MEM_RAM|MEMORY[51][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][11]~q\);

-- Location: FF_X23_Y15_N3
\MEM_RAM|MEMORY[55][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][11]~q\);

-- Location: FF_X15_Y12_N29
\MEM_RAM|MEMORY[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][11]~q\);

-- Location: FF_X18_Y15_N27
\MEM_RAM|MEMORY[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][11]~q\);

-- Location: LCCOMB_X18_Y15_N26
\mux_2|f[11]~646\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~646_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[23][11]~q\,
	datac => \MEM_RAM|MEMORY[19][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~646_combout\);

-- Location: LCCOMB_X23_Y15_N2
\mux_2|f[11]~647\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~647_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~646_combout\ & ((\MEM_RAM|MEMORY[55][11]~q\))) # (!\mux_2|f[11]~646_combout\ & (\MEM_RAM|MEMORY[51][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[51][11]~q\,
	datac => \MEM_RAM|MEMORY[55][11]~q\,
	datad => \mux_2|f[11]~646_combout\,
	combout => \mux_2|f[11]~647_combout\);

-- Location: FF_X25_Y13_N23
\MEM_RAM|MEMORY[49][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][11]~q\);

-- Location: FF_X25_Y9_N1
\MEM_RAM|MEMORY[53][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][11]~q\);

-- Location: FF_X25_Y7_N1
\MEM_RAM|MEMORY[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][11]~q\);

-- Location: FF_X25_Y9_N31
\MEM_RAM|MEMORY[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][11]~q\);

-- Location: LCCOMB_X25_Y9_N30
\mux_2|f[11]~639\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~639_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[21][11]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[17][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[21][11]~q\,
	datac => \MEM_RAM|MEMORY[17][11]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[11]~639_combout\);

-- Location: LCCOMB_X25_Y9_N0
\mux_2|f[11]~640\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~640_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~639_combout\ & ((\MEM_RAM|MEMORY[53][11]~q\))) # (!\mux_2|f[11]~639_combout\ & (\MEM_RAM|MEMORY[49][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[49][11]~q\,
	datac => \MEM_RAM|MEMORY[53][11]~q\,
	datad => \mux_2|f[11]~639_combout\,
	combout => \mux_2|f[11]~640_combout\);

-- Location: FF_X18_Y18_N11
\MEM_RAM|MEMORY[48][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][11]~q\);

-- Location: FF_X24_Y7_N7
\MEM_RAM|MEMORY[52][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][11]~q\);

-- Location: LCCOMB_X28_Y11_N10
\MEM_RAM|MEMORY[20][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[20][11]~feeder_combout\);

-- Location: FF_X28_Y11_N11
\MEM_RAM|MEMORY[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][11]~q\);

-- Location: FF_X24_Y10_N23
\MEM_RAM|MEMORY[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][11]~q\);

-- Location: LCCOMB_X24_Y10_N22
\mux_2|f[11]~643\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~643_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[20][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[16][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[20][11]~q\,
	datac => \MEM_RAM|MEMORY[16][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~643_combout\);

-- Location: LCCOMB_X24_Y7_N6
\mux_2|f[11]~644\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~644_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~643_combout\ & ((\MEM_RAM|MEMORY[52][11]~q\))) # (!\mux_2|f[11]~643_combout\ & (\MEM_RAM|MEMORY[48][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[48][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[52][11]~q\,
	datad => \mux_2|f[11]~643_combout\,
	combout => \mux_2|f[11]~644_combout\);

-- Location: FF_X18_Y18_N5
\MEM_RAM|MEMORY[50][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][11]~q\);

-- Location: FF_X24_Y15_N27
\MEM_RAM|MEMORY[54][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][11]~q\);

-- Location: LCCOMB_X28_Y14_N0
\MEM_RAM|MEMORY[22][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[22][11]~feeder_combout\);

-- Location: FF_X28_Y14_N1
\MEM_RAM|MEMORY[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][11]~q\);

-- Location: FF_X24_Y15_N29
\MEM_RAM|MEMORY[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][11]~q\);

-- Location: LCCOMB_X24_Y15_N28
\mux_2|f[11]~641\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~641_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[22][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[18][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[22][11]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[18][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~641_combout\);

-- Location: LCCOMB_X24_Y15_N26
\mux_2|f[11]~642\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~642_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~641_combout\ & ((\MEM_RAM|MEMORY[54][11]~q\))) # (!\mux_2|f[11]~641_combout\ & (\MEM_RAM|MEMORY[50][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[50][11]~q\,
	datac => \MEM_RAM|MEMORY[54][11]~q\,
	datad => \mux_2|f[11]~641_combout\,
	combout => \mux_2|f[11]~642_combout\);

-- Location: LCCOMB_X23_Y7_N28
\mux_2|f[11]~645\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~645_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[11]~642_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[11]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[11]~644_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[11]~642_combout\,
	combout => \mux_2|f[11]~645_combout\);

-- Location: LCCOMB_X23_Y7_N26
\mux_2|f[11]~648\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~648_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[11]~645_combout\ & (\mux_2|f[11]~647_combout\)) # (!\mux_2|f[11]~645_combout\ & ((\mux_2|f[11]~640_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[11]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[11]~647_combout\,
	datac => \mux_2|f[11]~640_combout\,
	datad => \mux_2|f[11]~645_combout\,
	combout => \mux_2|f[11]~648_combout\);

-- Location: FF_X22_Y4_N9
\MEM_RAM|MEMORY[63][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux52~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][11]~q\);

-- Location: FF_X25_Y7_N15
\MEM_RAM|MEMORY[61][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][11]~q\);

-- Location: FF_X25_Y11_N25
\MEM_RAM|MEMORY[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][11]~q\);

-- Location: FF_X25_Y11_N3
\MEM_RAM|MEMORY[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][11]~q\);

-- Location: LCCOMB_X25_Y11_N2
\mux_2|f[11]~677\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~677_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[31][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[29][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[31][11]~q\,
	datac => \MEM_RAM|MEMORY[29][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~677_combout\);

-- Location: LCCOMB_X24_Y7_N26
\mux_2|f[11]~678\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~678_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~677_combout\ & (\MEM_RAM|MEMORY[63][11]~q\)) # (!\mux_2|f[11]~677_combout\ & ((\MEM_RAM|MEMORY[61][11]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[61][11]~q\,
	datad => \mux_2|f[11]~677_combout\,
	combout => \mux_2|f[11]~678_combout\);

-- Location: FF_X19_Y9_N5
\MEM_RAM|MEMORY[57][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][11]~q\);

-- Location: FF_X23_Y13_N15
\MEM_RAM|MEMORY[59][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][11]~q\);

-- Location: LCCOMB_X15_Y17_N4
\MEM_RAM|MEMORY[27][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[27][11]~feeder_combout\);

-- Location: FF_X15_Y17_N5
\MEM_RAM|MEMORY[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][11]~q\);

-- Location: FF_X23_Y13_N25
\MEM_RAM|MEMORY[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][11]~q\);

-- Location: LCCOMB_X23_Y13_N24
\mux_2|f[11]~672\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~672_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[27][11]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[25][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[25][11]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[11]~672_combout\);

-- Location: LCCOMB_X23_Y13_N14
\mux_2|f[11]~673\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~673_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~672_combout\ & ((\MEM_RAM|MEMORY[59][11]~q\))) # (!\mux_2|f[11]~672_combout\ & (\MEM_RAM|MEMORY[57][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[57][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[59][11]~q\,
	datad => \mux_2|f[11]~672_combout\,
	combout => \mux_2|f[11]~673_combout\);

-- Location: LCCOMB_X15_Y14_N28
\MEM_RAM|MEMORY[56][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[56][11]~feeder_combout\);

-- Location: FF_X15_Y14_N29
\MEM_RAM|MEMORY[56][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][11]~q\);

-- Location: FF_X23_Y14_N19
\MEM_RAM|MEMORY[58][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][11]~q\);

-- Location: FF_X13_Y14_N23
\MEM_RAM|MEMORY[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][11]~q\);

-- Location: FF_X23_Y14_N25
\MEM_RAM|MEMORY[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][11]~q\);

-- Location: LCCOMB_X23_Y14_N24
\mux_2|f[11]~674\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~674_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[26][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[24][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][11]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[24][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~674_combout\);

-- Location: LCCOMB_X23_Y14_N18
\mux_2|f[11]~675\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~675_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~674_combout\ & ((\MEM_RAM|MEMORY[58][11]~q\))) # (!\mux_2|f[11]~674_combout\ & (\MEM_RAM|MEMORY[56][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[58][11]~q\,
	datad => \mux_2|f[11]~674_combout\,
	combout => \mux_2|f[11]~675_combout\);

-- Location: LCCOMB_X23_Y7_N22
\mux_2|f[11]~676\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~676_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[11]~673_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[11]~675_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[11]~673_combout\,
	datad => \mux_2|f[11]~675_combout\,
	combout => \mux_2|f[11]~676_combout\);

-- Location: FF_X27_Y13_N29
\MEM_RAM|MEMORY[60][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][11]~q\);

-- Location: FF_X27_Y13_N11
\MEM_RAM|MEMORY[62][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][11]~q\);

-- Location: FF_X28_Y13_N29
\MEM_RAM|MEMORY[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][11]~q\);

-- Location: FF_X28_Y13_N19
\MEM_RAM|MEMORY[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][11]~q\);

-- Location: LCCOMB_X28_Y13_N18
\mux_2|f[11]~670\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~670_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[28][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[30][11]~q\,
	datac => \MEM_RAM|MEMORY[28][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~670_combout\);

-- Location: LCCOMB_X27_Y13_N10
\mux_2|f[11]~671\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~671_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~670_combout\ & ((\MEM_RAM|MEMORY[62][11]~q\))) # (!\mux_2|f[11]~670_combout\ & (\MEM_RAM|MEMORY[60][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[60][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[62][11]~q\,
	datad => \mux_2|f[11]~670_combout\,
	combout => \mux_2|f[11]~671_combout\);

-- Location: LCCOMB_X23_Y7_N8
\mux_2|f[11]~679\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~679_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[11]~676_combout\ & (\mux_2|f[11]~678_combout\)) # (!\mux_2|f[11]~676_combout\ & ((\mux_2|f[11]~671_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[11]~676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[11]~678_combout\,
	datac => \mux_2|f[11]~676_combout\,
	datad => \mux_2|f[11]~671_combout\,
	combout => \mux_2|f[11]~679_combout\);

-- Location: FF_X28_Y9_N17
\MEM_RAM|MEMORY[37][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][11]~q\);

-- Location: FF_X24_Y12_N29
\MEM_RAM|MEMORY[39][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][11]~q\);

-- Location: FF_X20_Y17_N17
\MEM_RAM|MEMORY[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][11]~q\);

-- Location: FF_X24_Y12_N7
\MEM_RAM|MEMORY[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][11]~q\);

-- Location: LCCOMB_X24_Y12_N6
\mux_2|f[11]~666\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~666_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[7][11]~q\,
	datac => \MEM_RAM|MEMORY[5][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~666_combout\);

-- Location: LCCOMB_X24_Y12_N28
\mux_2|f[11]~667\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~667_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~666_combout\ & ((\MEM_RAM|MEMORY[39][11]~q\))) # (!\mux_2|f[11]~666_combout\ & (\MEM_RAM|MEMORY[37][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[37][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[39][11]~q\,
	datad => \mux_2|f[11]~666_combout\,
	combout => \mux_2|f[11]~667_combout\);

-- Location: FF_X27_Y7_N13
\MEM_RAM|MEMORY[36][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][11]~q\);

-- Location: FF_X27_Y7_N15
\MEM_RAM|MEMORY[38][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][11]~q\);

-- Location: LCCOMB_X13_Y4_N20
\MEM_RAM|MEMORY[6][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[6][11]~feeder_combout\);

-- Location: FF_X13_Y4_N21
\MEM_RAM|MEMORY[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][11]~q\);

-- Location: FF_X24_Y7_N5
\MEM_RAM|MEMORY[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][11]~q\);

-- Location: LCCOMB_X24_Y7_N4
\mux_2|f[11]~659\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~659_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[6][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[4][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[6][11]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[4][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~659_combout\);

-- Location: LCCOMB_X27_Y7_N14
\mux_2|f[11]~660\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~660_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~659_combout\ & ((\MEM_RAM|MEMORY[38][11]~q\))) # (!\mux_2|f[11]~659_combout\ & (\MEM_RAM|MEMORY[36][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[36][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[38][11]~q\,
	datad => \mux_2|f[11]~659_combout\,
	combout => \mux_2|f[11]~660_combout\);

-- Location: LCCOMB_X22_Y18_N18
\MEM_RAM|MEMORY[32][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[32][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[32][11]~feeder_combout\);

-- Location: FF_X22_Y18_N19
\MEM_RAM|MEMORY[32][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[32][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][11]~q\);

-- Location: FF_X22_Y14_N19
\MEM_RAM|MEMORY[34][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][11]~q\);

-- Location: LCCOMB_X15_Y4_N10
\MEM_RAM|MEMORY[2][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[2][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[2][11]~feeder_combout\);

-- Location: FF_X15_Y4_N11
\MEM_RAM|MEMORY[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[2][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][11]~q\);

-- Location: FF_X22_Y14_N13
\MEM_RAM|MEMORY[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][11]~q\);

-- Location: LCCOMB_X22_Y14_N12
\mux_2|f[11]~663\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~663_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[2][11]~q\,
	datac => \MEM_RAM|MEMORY[0][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~663_combout\);

-- Location: LCCOMB_X22_Y14_N18
\mux_2|f[11]~664\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~664_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~663_combout\ & ((\MEM_RAM|MEMORY[34][11]~q\))) # (!\mux_2|f[11]~663_combout\ & (\MEM_RAM|MEMORY[32][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[32][11]~q\,
	datac => \MEM_RAM|MEMORY[34][11]~q\,
	datad => \mux_2|f[11]~663_combout\,
	combout => \mux_2|f[11]~664_combout\);

-- Location: LCCOMB_X14_Y15_N22
\MEM_RAM|MEMORY[33][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[33][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[33][11]~feeder_combout\);

-- Location: FF_X14_Y15_N23
\MEM_RAM|MEMORY[33][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[33][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][11]~q\);

-- Location: FF_X22_Y15_N31
\MEM_RAM|MEMORY[35][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][11]~q\);

-- Location: FF_X17_Y17_N13
\MEM_RAM|MEMORY[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][11]~q\);

-- Location: FF_X22_Y15_N25
\MEM_RAM|MEMORY[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][11]~q\);

-- Location: LCCOMB_X22_Y15_N24
\mux_2|f[11]~661\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~661_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][11]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][11]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[3][11]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[1][11]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[11]~661_combout\);

-- Location: LCCOMB_X22_Y15_N30
\mux_2|f[11]~662\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~662_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~661_combout\ & ((\MEM_RAM|MEMORY[35][11]~q\))) # (!\mux_2|f[11]~661_combout\ & (\MEM_RAM|MEMORY[33][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[33][11]~q\,
	datac => \MEM_RAM|MEMORY[35][11]~q\,
	datad => \mux_2|f[11]~661_combout\,
	combout => \mux_2|f[11]~662_combout\);

-- Location: LCCOMB_X23_Y7_N16
\mux_2|f[11]~665\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~665_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[11]~662_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[11]~664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[11]~664_combout\,
	datad => \mux_2|f[11]~662_combout\,
	combout => \mux_2|f[11]~665_combout\);

-- Location: LCCOMB_X23_Y7_N30
\mux_2|f[11]~668\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~668_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[11]~665_combout\ & (\mux_2|f[11]~667_combout\)) # (!\mux_2|f[11]~665_combout\ & ((\mux_2|f[11]~660_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[11]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[11]~667_combout\,
	datac => \mux_2|f[11]~660_combout\,
	datad => \mux_2|f[11]~665_combout\,
	combout => \mux_2|f[11]~668_combout\);

-- Location: LCCOMB_X14_Y6_N6
\MEM_RAM|MEMORY[46][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[46][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[46][11]~feeder_combout\);

-- Location: FF_X14_Y6_N7
\MEM_RAM|MEMORY[46][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[46][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][11]~q\);

-- Location: FF_X22_Y6_N23
\MEM_RAM|MEMORY[47][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][11]~q\);

-- Location: FF_X11_Y7_N13
\MEM_RAM|MEMORY[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][11]~q\);

-- Location: FF_X22_Y6_N29
\MEM_RAM|MEMORY[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][11]~q\);

-- Location: LCCOMB_X22_Y6_N28
\mux_2|f[11]~656\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~656_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][11]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[15][11]~q\,
	datac => \MEM_RAM|MEMORY[14][11]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[11]~656_combout\);

-- Location: LCCOMB_X22_Y6_N22
\mux_2|f[11]~657\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~657_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~656_combout\ & ((\MEM_RAM|MEMORY[47][11]~q\))) # (!\mux_2|f[11]~656_combout\ & (\MEM_RAM|MEMORY[46][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[47][11]~q\,
	datad => \mux_2|f[11]~656_combout\,
	combout => \mux_2|f[11]~657_combout\);

-- Location: LCCOMB_X28_Y6_N6
\MEM_RAM|MEMORY[40][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[40][11]~feeder_combout\);

-- Location: FF_X28_Y6_N7
\MEM_RAM|MEMORY[40][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][11]~q\);

-- Location: FF_X23_Y7_N15
\MEM_RAM|MEMORY[41][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][11]~q\);

-- Location: FF_X23_Y7_N1
\MEM_RAM|MEMORY[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][11]~q\);

-- Location: FF_X14_Y7_N17
\MEM_RAM|MEMORY[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][11]~q\);

-- Location: LCCOMB_X23_Y7_N0
\mux_2|f[11]~653\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~653_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[9][11]~q\))) # (!\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[8][11]~q\,
	datad => \MEM_RAM|MEMORY[9][11]~q\,
	combout => \mux_2|f[11]~653_combout\);

-- Location: LCCOMB_X23_Y7_N14
\mux_2|f[11]~654\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~654_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~653_combout\ & ((\MEM_RAM|MEMORY[41][11]~q\))) # (!\mux_2|f[11]~653_combout\ & (\MEM_RAM|MEMORY[40][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[40][11]~q\,
	datac => \MEM_RAM|MEMORY[41][11]~q\,
	datad => \mux_2|f[11]~653_combout\,
	combout => \mux_2|f[11]~654_combout\);

-- Location: FF_X24_Y8_N25
\MEM_RAM|MEMORY[44][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][11]~q\);

-- Location: FF_X22_Y9_N19
\MEM_RAM|MEMORY[45][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][11]~q\);

-- Location: FF_X12_Y9_N15
\MEM_RAM|MEMORY[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][11]~q\);

-- Location: FF_X22_Y9_N25
\MEM_RAM|MEMORY[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][11]~q\);

-- Location: LCCOMB_X22_Y9_N24
\mux_2|f[11]~651\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~651_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][11]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[12][11]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[11]~651_combout\);

-- Location: LCCOMB_X22_Y9_N18
\mux_2|f[11]~652\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~652_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~651_combout\ & ((\MEM_RAM|MEMORY[45][11]~q\))) # (!\mux_2|f[11]~651_combout\ & (\MEM_RAM|MEMORY[44][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][11]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[45][11]~q\,
	datad => \mux_2|f[11]~651_combout\,
	combout => \mux_2|f[11]~652_combout\);

-- Location: LCCOMB_X23_Y7_N4
\mux_2|f[11]~655\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~655_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux62~3_combout\) # (\mux_2|f[11]~652_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[11]~654_combout\ & (!\ALU_1|Mux62~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[11]~654_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[11]~652_combout\,
	combout => \mux_2|f[11]~655_combout\);

-- Location: LCCOMB_X16_Y15_N6
\MEM_RAM|MEMORY[42][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[42][11]~feeder_combout\ = \BANCO_REG|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux52~4_combout\,
	combout => \MEM_RAM|MEMORY[42][11]~feeder_combout\);

-- Location: FF_X16_Y15_N7
\MEM_RAM|MEMORY[42][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[42][11]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][11]~q\);

-- Location: FF_X17_Y11_N13
\MEM_RAM|MEMORY[43][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][11]~q\);

-- Location: FF_X14_Y14_N25
\MEM_RAM|MEMORY[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][11]~q\);

-- Location: FF_X17_Y11_N7
\MEM_RAM|MEMORY[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux52~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][11]~q\);

-- Location: LCCOMB_X17_Y11_N6
\mux_2|f[11]~649\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~649_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][11]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[11][11]~q\,
	datac => \MEM_RAM|MEMORY[10][11]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[11]~649_combout\);

-- Location: LCCOMB_X17_Y11_N12
\mux_2|f[11]~650\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~650_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[11]~649_combout\ & ((\MEM_RAM|MEMORY[43][11]~q\))) # (!\mux_2|f[11]~649_combout\ & (\MEM_RAM|MEMORY[42][11]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[11]~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[42][11]~q\,
	datac => \MEM_RAM|MEMORY[43][11]~q\,
	datad => \mux_2|f[11]~649_combout\,
	combout => \mux_2|f[11]~650_combout\);

-- Location: LCCOMB_X23_Y7_N10
\mux_2|f[11]~658\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~658_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[11]~655_combout\ & (\mux_2|f[11]~657_combout\)) # (!\mux_2|f[11]~655_combout\ & ((\mux_2|f[11]~650_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[11]~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[11]~657_combout\,
	datac => \mux_2|f[11]~655_combout\,
	datad => \mux_2|f[11]~650_combout\,
	combout => \mux_2|f[11]~658_combout\);

-- Location: LCCOMB_X23_Y7_N24
\mux_2|f[11]~669\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~669_combout\ = (\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\mux_2|f[11]~658_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[11]~668_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[11]~668_combout\,
	datad => \mux_2|f[11]~658_combout\,
	combout => \mux_2|f[11]~669_combout\);

-- Location: LCCOMB_X23_Y7_N2
\mux_2|f[11]~680\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~680_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[11]~669_combout\ & ((\mux_2|f[11]~679_combout\))) # (!\mux_2|f[11]~669_combout\ & (\mux_2|f[11]~648_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[11]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[11]~648_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[11]~679_combout\,
	datad => \mux_2|f[11]~669_combout\,
	combout => \mux_2|f[11]~680_combout\);

-- Location: LCCOMB_X23_Y7_N20
\mux_2|f[11]~681\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~681_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\) # ((!\ALU_1|temp~11_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[11]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \ALU_1|temp~11_combout\,
	datad => \mux_2|f[11]~680_combout\,
	combout => \mux_2|f[11]~681_combout\);

-- Location: LCCOMB_X20_Y7_N10
\mux_2|f[11]~682\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~682_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[11]~681_combout\ & (\ALU_1|Add0~22_combout\)) # (!\mux_2|f[11]~681_combout\ & ((\ALU_1|Mux20~0_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[11]~681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Add0~22_combout\,
	datac => \ALU_1|Mux20~0_combout\,
	datad => \mux_2|f[11]~681_combout\,
	combout => \mux_2|f[11]~682_combout\);

-- Location: LCCOMB_X20_Y7_N8
\mux_JAL|f[11]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[11]~21_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[11]~22_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[11]~682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[11]~22_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[11]~682_combout\,
	combout => \mux_JAL|f[11]~21_combout\);

-- Location: FF_X20_Y7_N27
\BANCO_REG|MEMORY[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[11]~21_combout\,
	sload => VCC,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][11]~q\);

-- Location: LCCOMB_X20_Y7_N14
\mux_3|f[11]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[11]~83_combout\ = (\BANCO_REG|MEMORY[2][11]~q\ & (\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][11]~q\,
	datab => \PC|q\(0),
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_3|f[11]~83_combout\);

-- Location: LCCOMB_X19_Y10_N24
\ALU_1|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~24_combout\ = ((\BANCO_REG|Mux19~1_combout\ $ (\mux_3|f[12]~82_combout\ $ (!\ALU_1|Add0~23\)))) # (GND)
-- \ALU_1|Add0~25\ = CARRY((\BANCO_REG|Mux19~1_combout\ & ((\mux_3|f[12]~82_combout\) # (!\ALU_1|Add0~23\))) # (!\BANCO_REG|Mux19~1_combout\ & (\mux_3|f[12]~82_combout\ & !\ALU_1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux19~1_combout\,
	datab => \mux_3|f[12]~82_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~23\,
	combout => \ALU_1|Add0~24_combout\,
	cout => \ALU_1|Add0~25\);

-- Location: LCCOMB_X20_Y7_N26
\ALU_1|temp~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~12_combout\ = (\mux_3|f[12]~82_combout\) # (\BANCO_REG|Mux19~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[12]~82_combout\,
	datad => \BANCO_REG|Mux19~1_combout\,
	combout => \ALU_1|temp~12_combout\);

-- Location: LCCOMB_X20_Y10_N26
\ALU_1|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux19~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~24_combout\,
	combout => \ALU_1|Mux19~0_combout\);

-- Location: LCCOMB_X18_Y3_N4
\BANCO_REG|Mux51~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux51~4_combout\ = (\BANCO_REG|MEMORY[2][12]~q\ & ((\PC|q\(2) & (\PC|q\(0) & !\PC|q\(1))) # (!\PC|q\(2) & (!\PC|q\(0) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \BANCO_REG|MEMORY[2][12]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux51~4_combout\);

-- Location: FF_X16_Y15_N17
\MEM_RAM|MEMORY[42][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][12]~q\);

-- Location: LCCOMB_X17_Y15_N30
\MEM_RAM|MEMORY[40][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[40][12]~feeder_combout\);

-- Location: FF_X17_Y15_N31
\MEM_RAM|MEMORY[40][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][12]~q\);

-- Location: FF_X15_Y11_N25
\MEM_RAM|MEMORY[34][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][12]~q\);

-- Location: FF_X16_Y14_N25
\MEM_RAM|MEMORY[32][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][12]~q\);

-- Location: LCCOMB_X16_Y14_N24
\mux_2|f[12]~687\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~687_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][12]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][12]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[34][12]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[32][12]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[12]~687_combout\);

-- Location: LCCOMB_X15_Y11_N30
\mux_2|f[12]~688\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~688_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~687_combout\ & (\MEM_RAM|MEMORY[42][12]~q\)) # (!\mux_2|f[12]~687_combout\ & ((\MEM_RAM|MEMORY[40][12]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[42][12]~q\,
	datac => \MEM_RAM|MEMORY[40][12]~q\,
	datad => \mux_2|f[12]~687_combout\,
	combout => \mux_2|f[12]~688_combout\);

-- Location: LCCOMB_X13_Y13_N30
\MEM_RAM|MEMORY[41][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[41][12]~feeder_combout\);

-- Location: FF_X13_Y13_N31
\MEM_RAM|MEMORY[41][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][12]~q\);

-- Location: FF_X16_Y11_N7
\MEM_RAM|MEMORY[43][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][12]~q\);

-- Location: LCCOMB_X20_Y15_N28
\MEM_RAM|MEMORY[35][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[35][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[35][12]~feeder_combout\);

-- Location: FF_X20_Y15_N29
\MEM_RAM|MEMORY[35][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[35][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][12]~q\);

-- Location: FF_X19_Y15_N15
\MEM_RAM|MEMORY[33][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][12]~q\);

-- Location: LCCOMB_X19_Y15_N14
\mux_2|f[12]~685\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~685_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][12]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][12]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][12]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[33][12]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[12]~685_combout\);

-- Location: LCCOMB_X16_Y11_N6
\mux_2|f[12]~686\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~686_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~685_combout\ & ((\MEM_RAM|MEMORY[43][12]~q\))) # (!\mux_2|f[12]~685_combout\ & (\MEM_RAM|MEMORY[41][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[43][12]~q\,
	datad => \mux_2|f[12]~685_combout\,
	combout => \mux_2|f[12]~686_combout\);

-- Location: LCCOMB_X15_Y11_N4
\mux_2|f[12]~689\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~689_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[12]~686_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[12]~688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[12]~688_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[12]~686_combout\,
	combout => \mux_2|f[12]~689_combout\);

-- Location: LCCOMB_X24_Y8_N22
\MEM_RAM|MEMORY[44][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[44][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[44][12]~feeder_combout\);

-- Location: FF_X24_Y8_N23
\MEM_RAM|MEMORY[44][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[44][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][12]~q\);

-- Location: FF_X15_Y11_N23
\MEM_RAM|MEMORY[46][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][12]~q\);

-- Location: FF_X25_Y18_N19
\MEM_RAM|MEMORY[38][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][12]~q\);

-- Location: FF_X25_Y18_N5
\MEM_RAM|MEMORY[36][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][12]~q\);

-- Location: LCCOMB_X25_Y18_N4
\mux_2|f[12]~683\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~683_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][12]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][12]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][12]~q\,
	datac => \MEM_RAM|MEMORY[36][12]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[12]~683_combout\);

-- Location: LCCOMB_X15_Y11_N22
\mux_2|f[12]~684\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~684_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~683_combout\ & ((\MEM_RAM|MEMORY[46][12]~q\))) # (!\mux_2|f[12]~683_combout\ & (\MEM_RAM|MEMORY[44][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[44][12]~q\,
	datac => \MEM_RAM|MEMORY[46][12]~q\,
	datad => \mux_2|f[12]~683_combout\,
	combout => \mux_2|f[12]~684_combout\);

-- Location: LCCOMB_X20_Y12_N0
\MEM_RAM|MEMORY[45][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[45][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[45][12]~feeder_combout\);

-- Location: FF_X20_Y12_N1
\MEM_RAM|MEMORY[45][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[45][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][12]~q\);

-- Location: FF_X16_Y17_N29
\MEM_RAM|MEMORY[47][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][12]~q\);

-- Location: FF_X12_Y16_N1
\MEM_RAM|MEMORY[39][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][12]~q\);

-- Location: FF_X12_Y16_N3
\MEM_RAM|MEMORY[37][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][12]~q\);

-- Location: LCCOMB_X12_Y16_N2
\mux_2|f[12]~690\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~690_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][12]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][12]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][12]~q\,
	datac => \MEM_RAM|MEMORY[37][12]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[12]~690_combout\);

-- Location: LCCOMB_X16_Y17_N28
\mux_2|f[12]~691\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~691_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~690_combout\ & ((\MEM_RAM|MEMORY[47][12]~q\))) # (!\mux_2|f[12]~690_combout\ & (\MEM_RAM|MEMORY[45][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[45][12]~q\,
	datac => \MEM_RAM|MEMORY[47][12]~q\,
	datad => \mux_2|f[12]~690_combout\,
	combout => \mux_2|f[12]~691_combout\);

-- Location: LCCOMB_X15_Y11_N6
\mux_2|f[12]~692\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~692_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[12]~689_combout\ & ((\mux_2|f[12]~691_combout\))) # (!\mux_2|f[12]~689_combout\ & (\mux_2|f[12]~684_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[12]~689_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[12]~689_combout\,
	datac => \mux_2|f[12]~684_combout\,
	datad => \mux_2|f[12]~691_combout\,
	combout => \mux_2|f[12]~692_combout\);

-- Location: FF_X25_Y8_N31
\MEM_RAM|MEMORY[63][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][12]~q\);

-- Location: FF_X20_Y14_N3
\MEM_RAM|MEMORY[59][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][12]~q\);

-- Location: FF_X28_Y11_N21
\MEM_RAM|MEMORY[55][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][12]~q\);

-- Location: FF_X27_Y10_N27
\MEM_RAM|MEMORY[51][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][12]~q\);

-- Location: LCCOMB_X27_Y10_N26
\mux_2|f[12]~721\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~721_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[55][12]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[51][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[55][12]~q\,
	datac => \MEM_RAM|MEMORY[51][12]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[12]~721_combout\);

-- Location: LCCOMB_X20_Y14_N2
\mux_2|f[12]~722\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~722_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~721_combout\ & (\MEM_RAM|MEMORY[63][12]~q\)) # (!\mux_2|f[12]~721_combout\ & ((\MEM_RAM|MEMORY[59][12]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[63][12]~q\,
	datac => \MEM_RAM|MEMORY[59][12]~q\,
	datad => \mux_2|f[12]~721_combout\,
	combout => \mux_2|f[12]~722_combout\);

-- Location: FF_X20_Y14_N29
\MEM_RAM|MEMORY[57][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][12]~q\);

-- Location: FF_X22_Y11_N23
\MEM_RAM|MEMORY[61][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][12]~q\);

-- Location: FF_X28_Y7_N3
\MEM_RAM|MEMORY[53][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][12]~q\);

-- Location: FF_X28_Y7_N9
\MEM_RAM|MEMORY[49][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][12]~q\);

-- Location: LCCOMB_X28_Y7_N8
\mux_2|f[12]~714\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~714_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[53][12]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[49][12]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[53][12]~q\,
	datac => \MEM_RAM|MEMORY[49][12]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[12]~714_combout\);

-- Location: LCCOMB_X22_Y11_N22
\mux_2|f[12]~715\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~715_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~714_combout\ & ((\MEM_RAM|MEMORY[61][12]~q\))) # (!\mux_2|f[12]~714_combout\ & (\MEM_RAM|MEMORY[57][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[57][12]~q\,
	datac => \MEM_RAM|MEMORY[61][12]~q\,
	datad => \mux_2|f[12]~714_combout\,
	combout => \mux_2|f[12]~715_combout\);

-- Location: FF_X23_Y18_N13
\MEM_RAM|MEMORY[58][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][12]~q\);

-- Location: FF_X19_Y18_N7
\MEM_RAM|MEMORY[62][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][12]~q\);

-- Location: LCCOMB_X22_Y17_N30
\MEM_RAM|MEMORY[54][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[54][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[54][12]~feeder_combout\);

-- Location: FF_X22_Y17_N31
\MEM_RAM|MEMORY[54][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[54][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][12]~q\);

-- Location: FF_X19_Y18_N13
\MEM_RAM|MEMORY[50][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][12]~q\);

-- Location: LCCOMB_X19_Y18_N12
\mux_2|f[12]~716\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~716_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[54][12]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[50][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[54][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[50][12]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[12]~716_combout\);

-- Location: LCCOMB_X19_Y18_N6
\mux_2|f[12]~717\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~717_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~716_combout\ & ((\MEM_RAM|MEMORY[62][12]~q\))) # (!\mux_2|f[12]~716_combout\ & (\MEM_RAM|MEMORY[58][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[58][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[62][12]~q\,
	datad => \mux_2|f[12]~716_combout\,
	combout => \mux_2|f[12]~717_combout\);

-- Location: FF_X15_Y14_N7
\MEM_RAM|MEMORY[56][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][12]~q\);

-- Location: FF_X23_Y11_N21
\MEM_RAM|MEMORY[60][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][12]~q\);

-- Location: FF_X23_Y10_N15
\MEM_RAM|MEMORY[52][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][12]~q\);

-- Location: FF_X24_Y14_N29
\MEM_RAM|MEMORY[48][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][12]~q\);

-- Location: LCCOMB_X24_Y14_N28
\mux_2|f[12]~718\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~718_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[52][12]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[48][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[48][12]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[12]~718_combout\);

-- Location: LCCOMB_X23_Y11_N20
\mux_2|f[12]~719\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~719_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~718_combout\ & ((\MEM_RAM|MEMORY[60][12]~q\))) # (!\mux_2|f[12]~718_combout\ & (\MEM_RAM|MEMORY[56][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[56][12]~q\,
	datac => \MEM_RAM|MEMORY[60][12]~q\,
	datad => \mux_2|f[12]~718_combout\,
	combout => \mux_2|f[12]~719_combout\);

-- Location: LCCOMB_X15_Y11_N0
\mux_2|f[12]~720\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~720_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[12]~717_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[12]~719_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[12]~717_combout\,
	datad => \mux_2|f[12]~719_combout\,
	combout => \mux_2|f[12]~720_combout\);

-- Location: LCCOMB_X15_Y11_N14
\mux_2|f[12]~723\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~723_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[12]~720_combout\ & (\mux_2|f[12]~722_combout\)) # (!\mux_2|f[12]~720_combout\ & ((\mux_2|f[12]~715_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[12]~720_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[12]~722_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[12]~715_combout\,
	datad => \mux_2|f[12]~720_combout\,
	combout => \mux_2|f[12]~723_combout\);

-- Location: FF_X17_Y3_N1
\MEM_RAM|MEMORY[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][12]~q\);

-- Location: FF_X17_Y3_N11
\MEM_RAM|MEMORY[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][12]~q\);

-- Location: LCCOMB_X13_Y10_N10
\MEM_RAM|MEMORY[4][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[4][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[4][12]~feeder_combout\);

-- Location: FF_X13_Y10_N11
\MEM_RAM|MEMORY[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[4][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][12]~q\);

-- Location: FF_X18_Y10_N3
\MEM_RAM|MEMORY[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][12]~q\);

-- Location: LCCOMB_X18_Y10_N2
\mux_2|f[12]~707\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~707_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[4][12]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[4][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[0][12]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[12]~707_combout\);

-- Location: LCCOMB_X17_Y3_N10
\mux_2|f[12]~708\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~708_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~707_combout\ & ((\MEM_RAM|MEMORY[12][12]~q\))) # (!\mux_2|f[12]~707_combout\ & (\MEM_RAM|MEMORY[8][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[8][12]~q\,
	datac => \MEM_RAM|MEMORY[12][12]~q\,
	datad => \mux_2|f[12]~707_combout\,
	combout => \mux_2|f[12]~708_combout\);

-- Location: LCCOMB_X13_Y7_N18
\MEM_RAM|MEMORY[10][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[10][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[10][12]~feeder_combout\);

-- Location: FF_X13_Y7_N19
\MEM_RAM|MEMORY[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[10][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][12]~q\);

-- Location: FF_X15_Y4_N27
\MEM_RAM|MEMORY[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][12]~q\);

-- Location: LCCOMB_X13_Y4_N10
\MEM_RAM|MEMORY[6][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[6][12]~feeder_combout\);

-- Location: FF_X13_Y4_N11
\MEM_RAM|MEMORY[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][12]~q\);

-- Location: FF_X15_Y4_N13
\MEM_RAM|MEMORY[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][12]~q\);

-- Location: LCCOMB_X15_Y4_N12
\mux_2|f[12]~705\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~705_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[6][12]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[2][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[6][12]~q\,
	datac => \MEM_RAM|MEMORY[2][12]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[12]~705_combout\);

-- Location: LCCOMB_X15_Y4_N26
\mux_2|f[12]~706\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~706_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~705_combout\ & ((\MEM_RAM|MEMORY[14][12]~q\))) # (!\mux_2|f[12]~705_combout\ & (\MEM_RAM|MEMORY[10][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[10][12]~q\,
	datac => \MEM_RAM|MEMORY[14][12]~q\,
	datad => \mux_2|f[12]~705_combout\,
	combout => \mux_2|f[12]~706_combout\);

-- Location: LCCOMB_X16_Y7_N4
\mux_2|f[12]~709\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~709_combout\ = (\ALU_1|Mux62~3_combout\ & (((\mux_2|f[12]~706_combout\) # (\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[12]~708_combout\ & ((!\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[12]~708_combout\,
	datac => \mux_2|f[12]~706_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[12]~709_combout\);

-- Location: FF_X14_Y14_N19
\MEM_RAM|MEMORY[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][12]~q\);

-- Location: FF_X11_Y7_N29
\MEM_RAM|MEMORY[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][12]~q\);

-- Location: FF_X20_Y17_N23
\MEM_RAM|MEMORY[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][12]~q\);

-- Location: FF_X14_Y14_N1
\MEM_RAM|MEMORY[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][12]~q\);

-- Location: LCCOMB_X14_Y14_N0
\mux_2|f[12]~710\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~710_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][12]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][12]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][12]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[3][12]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[12]~710_combout\);

-- Location: LCCOMB_X11_Y7_N28
\mux_2|f[12]~711\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~711_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~710_combout\ & ((\MEM_RAM|MEMORY[15][12]~q\))) # (!\mux_2|f[12]~710_combout\ & (\MEM_RAM|MEMORY[11][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[11][12]~q\,
	datac => \MEM_RAM|MEMORY[15][12]~q\,
	datad => \mux_2|f[12]~710_combout\,
	combout => \mux_2|f[12]~711_combout\);

-- Location: LCCOMB_X11_Y8_N4
\MEM_RAM|MEMORY[9][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[9][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[9][12]~feeder_combout\);

-- Location: FF_X11_Y8_N5
\MEM_RAM|MEMORY[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[9][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][12]~q\);

-- Location: FF_X11_Y7_N11
\MEM_RAM|MEMORY[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][12]~q\);

-- Location: FF_X11_Y14_N1
\MEM_RAM|MEMORY[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][12]~q\);

-- Location: FF_X11_Y14_N27
\MEM_RAM|MEMORY[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][12]~q\);

-- Location: LCCOMB_X11_Y14_N26
\mux_2|f[12]~703\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~703_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[5][12]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[1][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[5][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[1][12]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[12]~703_combout\);

-- Location: LCCOMB_X11_Y7_N10
\mux_2|f[12]~704\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~704_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~703_combout\ & ((\MEM_RAM|MEMORY[13][12]~q\))) # (!\mux_2|f[12]~703_combout\ & (\MEM_RAM|MEMORY[9][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[9][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[13][12]~q\,
	datad => \mux_2|f[12]~703_combout\,
	combout => \mux_2|f[12]~704_combout\);

-- Location: LCCOMB_X16_Y7_N22
\mux_2|f[12]~712\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~712_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[12]~709_combout\ & (\mux_2|f[12]~711_combout\)) # (!\mux_2|f[12]~709_combout\ & ((\mux_2|f[12]~704_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[12]~709_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[12]~709_combout\,
	datac => \mux_2|f[12]~711_combout\,
	datad => \mux_2|f[12]~704_combout\,
	combout => \mux_2|f[12]~712_combout\);

-- Location: LCCOMB_X13_Y9_N4
\MEM_RAM|MEMORY[30][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[30][12]~feeder_combout\);

-- Location: FF_X13_Y9_N5
\MEM_RAM|MEMORY[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][12]~q\);

-- Location: FF_X15_Y5_N27
\MEM_RAM|MEMORY[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][12]~q\);

-- Location: FF_X15_Y13_N15
\MEM_RAM|MEMORY[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][12]~q\);

-- Location: FF_X15_Y5_N13
\MEM_RAM|MEMORY[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][12]~q\);

-- Location: LCCOMB_X15_Y5_N12
\mux_2|f[12]~700\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~700_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][12]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[23][12]~q\,
	datac => \MEM_RAM|MEMORY[22][12]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[12]~700_combout\);

-- Location: LCCOMB_X15_Y5_N26
\mux_2|f[12]~701\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~701_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~700_combout\ & ((\MEM_RAM|MEMORY[31][12]~q\))) # (!\mux_2|f[12]~700_combout\ & (\MEM_RAM|MEMORY[30][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][12]~q\,
	datac => \MEM_RAM|MEMORY[31][12]~q\,
	datad => \mux_2|f[12]~700_combout\,
	combout => \mux_2|f[12]~701_combout\);

-- Location: FF_X16_Y5_N23
\MEM_RAM|MEMORY[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][12]~q\);

-- Location: FF_X16_Y5_N29
\MEM_RAM|MEMORY[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][12]~q\);

-- Location: FF_X17_Y5_N1
\MEM_RAM|MEMORY[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][12]~q\);

-- Location: FF_X17_Y5_N27
\MEM_RAM|MEMORY[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][12]~q\);

-- Location: LCCOMB_X17_Y5_N26
\mux_2|f[12]~693\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~693_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][12]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[19][12]~q\,
	datac => \MEM_RAM|MEMORY[18][12]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[12]~693_combout\);

-- Location: LCCOMB_X16_Y5_N28
\mux_2|f[12]~694\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~694_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~693_combout\ & ((\MEM_RAM|MEMORY[27][12]~q\))) # (!\mux_2|f[12]~693_combout\ & (\MEM_RAM|MEMORY[26][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[26][12]~q\,
	datac => \MEM_RAM|MEMORY[27][12]~q\,
	datad => \mux_2|f[12]~693_combout\,
	combout => \mux_2|f[12]~694_combout\);

-- Location: LCCOMB_X29_Y6_N30
\MEM_RAM|MEMORY[24][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[24][12]~feeder_combout\ = \BANCO_REG|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux51~4_combout\,
	combout => \MEM_RAM|MEMORY[24][12]~feeder_combout\);

-- Location: FF_X29_Y6_N31
\MEM_RAM|MEMORY[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[24][12]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][12]~q\);

-- Location: FF_X16_Y7_N27
\MEM_RAM|MEMORY[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][12]~q\);

-- Location: FF_X20_Y3_N25
\MEM_RAM|MEMORY[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][12]~q\);

-- Location: FF_X16_Y7_N17
\MEM_RAM|MEMORY[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][12]~q\);

-- Location: LCCOMB_X16_Y7_N16
\mux_2|f[12]~697\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~697_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][12]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[17][12]~q\,
	datac => \MEM_RAM|MEMORY[16][12]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[12]~697_combout\);

-- Location: LCCOMB_X16_Y7_N26
\mux_2|f[12]~698\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~698_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~697_combout\ & ((\MEM_RAM|MEMORY[25][12]~q\))) # (!\mux_2|f[12]~697_combout\ & (\MEM_RAM|MEMORY[24][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[24][12]~q\,
	datac => \MEM_RAM|MEMORY[25][12]~q\,
	datad => \mux_2|f[12]~697_combout\,
	combout => \mux_2|f[12]~698_combout\);

-- Location: FF_X20_Y5_N9
\MEM_RAM|MEMORY[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][12]~q\);

-- Location: FF_X19_Y3_N19
\MEM_RAM|MEMORY[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][12]~q\);

-- Location: FF_X18_Y3_N15
\MEM_RAM|MEMORY[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][12]~q\);

-- Location: FF_X19_Y3_N29
\MEM_RAM|MEMORY[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux51~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][12]~q\);

-- Location: LCCOMB_X19_Y3_N28
\mux_2|f[12]~695\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~695_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][12]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][12]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[12]~695_combout\);

-- Location: LCCOMB_X19_Y3_N18
\mux_2|f[12]~696\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~696_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[12]~695_combout\ & ((\MEM_RAM|MEMORY[29][12]~q\))) # (!\mux_2|f[12]~695_combout\ & (\MEM_RAM|MEMORY[28][12]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[12]~695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][12]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[29][12]~q\,
	datad => \mux_2|f[12]~695_combout\,
	combout => \mux_2|f[12]~696_combout\);

-- Location: LCCOMB_X16_Y7_N20
\mux_2|f[12]~699\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~699_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[12]~696_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[12]~698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[12]~698_combout\,
	datad => \mux_2|f[12]~696_combout\,
	combout => \mux_2|f[12]~699_combout\);

-- Location: LCCOMB_X16_Y7_N2
\mux_2|f[12]~702\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~702_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[12]~699_combout\ & (\mux_2|f[12]~701_combout\)) # (!\mux_2|f[12]~699_combout\ & ((\mux_2|f[12]~694_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[12]~699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[12]~701_combout\,
	datac => \mux_2|f[12]~694_combout\,
	datad => \mux_2|f[12]~699_combout\,
	combout => \mux_2|f[12]~702_combout\);

-- Location: LCCOMB_X16_Y7_N24
\mux_2|f[12]~713\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~713_combout\ = (\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\) # ((\mux_2|f[12]~702_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\mux_2|f[12]~712_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[12]~712_combout\,
	datad => \mux_2|f[12]~702_combout\,
	combout => \mux_2|f[12]~713_combout\);

-- Location: LCCOMB_X16_Y7_N10
\mux_2|f[12]~724\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~724_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[12]~713_combout\ & ((\mux_2|f[12]~723_combout\))) # (!\mux_2|f[12]~713_combout\ & (\mux_2|f[12]~692_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[12]~713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \mux_2|f[12]~692_combout\,
	datac => \mux_2|f[12]~723_combout\,
	datad => \mux_2|f[12]~713_combout\,
	combout => \mux_2|f[12]~724_combout\);

-- Location: LCCOMB_X16_Y7_N8
\mux_2|f[12]~725\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~725_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\ & (\ALU_1|Mux19~0_combout\)) # (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[12]~724_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|Mux19~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[12]~724_combout\,
	combout => \mux_2|f[12]~725_combout\);

-- Location: LCCOMB_X20_Y7_N20
\mux_2|f[12]~726\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~726_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[12]~725_combout\ & (\ALU_1|Add0~24_combout\)) # (!\mux_2|f[12]~725_combout\ & ((!\ALU_1|temp~12_combout\))))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[12]~725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Add0~24_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|temp~12_combout\,
	datad => \mux_2|f[12]~725_combout\,
	combout => \mux_2|f[12]~726_combout\);

-- Location: LCCOMB_X20_Y7_N22
\mux_JAL|f[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[12]~20_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[12]~24_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[12]~726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[12]~24_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[12]~726_combout\,
	combout => \mux_JAL|f[12]~20_combout\);

-- Location: FF_X20_Y7_N7
\BANCO_REG|MEMORY[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[12]~20_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][12]~q\);

-- Location: LCCOMB_X20_Y7_N6
\BANCO_REG|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux19~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][12]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][12]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux19~0_combout\);

-- Location: LCCOMB_X20_Y7_N2
\BANCO_REG|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux19~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux19~0_combout\ & (\MEM_INSTRU|MI~0_combout\)) # (!\BANCO_REG|Mux19~0_combout\ & (!\MEM_INSTRU|MI~0_combout\ & \BANCO_REG|MEMORY[2][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux19~0_combout\,
	datab => \MEM_INSTRU|MI~0_combout\,
	datac => \separador|INTRUCAO_19_15[0]~0_combout\,
	datad => \BANCO_REG|MEMORY[2][12]~q\,
	combout => \BANCO_REG|Mux19~1_combout\);

-- Location: LCCOMB_X19_Y10_N26
\ALU_1|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~26_combout\ = (\mux_3|f[13]~81_combout\ & ((\BANCO_REG|Mux18~1_combout\ & (\ALU_1|Add0~25\ & VCC)) # (!\BANCO_REG|Mux18~1_combout\ & (!\ALU_1|Add0~25\)))) # (!\mux_3|f[13]~81_combout\ & ((\BANCO_REG|Mux18~1_combout\ & (!\ALU_1|Add0~25\)) # 
-- (!\BANCO_REG|Mux18~1_combout\ & ((\ALU_1|Add0~25\) # (GND)))))
-- \ALU_1|Add0~27\ = CARRY((\mux_3|f[13]~81_combout\ & (!\BANCO_REG|Mux18~1_combout\ & !\ALU_1|Add0~25\)) # (!\mux_3|f[13]~81_combout\ & ((!\ALU_1|Add0~25\) # (!\BANCO_REG|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[13]~81_combout\,
	datab => \BANCO_REG|Mux18~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~25\,
	combout => \ALU_1|Add0~26_combout\,
	cout => \ALU_1|Add0~27\);

-- Location: LCCOMB_X15_Y9_N8
\ALU_1|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux18~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~26_combout\,
	combout => \ALU_1|Mux18~0_combout\);

-- Location: LCCOMB_X15_Y11_N20
\ALU_1|temp~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~13_combout\ = (\BANCO_REG|Mux18~1_combout\) # (\mux_3|f[13]~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux18~1_combout\,
	datac => \mux_3|f[13]~81_combout\,
	combout => \ALU_1|temp~13_combout\);

-- Location: LCCOMB_X13_Y8_N30
\BANCO_REG|Mux50~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux50~4_combout\ = (\BANCO_REG|MEMORY[2][13]~q\ & ((\PC|q\(1) & (!\PC|q\(2) & !\PC|q\(0))) # (!\PC|q\(1) & (\PC|q\(2) & \PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[2][13]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux50~4_combout\);

-- Location: LCCOMB_X11_Y8_N8
\MEM_RAM|MEMORY[29][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[29][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[29][13]~feeder_combout\);

-- Location: FF_X11_Y8_N9
\MEM_RAM|MEMORY[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[29][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][13]~q\);

-- Location: LCCOMB_X11_Y5_N28
\MEM_RAM|MEMORY[25][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[25][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[25][13]~feeder_combout\);

-- Location: FF_X11_Y5_N29
\MEM_RAM|MEMORY[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[25][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][13]~q\);

-- Location: LCCOMB_X11_Y8_N14
\MEM_RAM|MEMORY[9][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[9][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[9][13]~feeder_combout\);

-- Location: FF_X11_Y8_N15
\MEM_RAM|MEMORY[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[9][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][13]~q\);

-- Location: FF_X12_Y8_N27
\MEM_RAM|MEMORY[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][13]~q\);

-- Location: LCCOMB_X12_Y8_N26
\mux_2|f[13]~727\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~727_combout\ = (\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[13][13]~q\) # (\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[9][13]~q\ & ((!\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[9][13]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[13][13]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[13]~727_combout\);

-- Location: LCCOMB_X12_Y8_N4
\mux_2|f[13]~728\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~728_combout\ = (\mux_2|f[13]~727_combout\ & ((\MEM_RAM|MEMORY[29][13]~q\) # ((!\ALU_1|Mux59~3_combout\)))) # (!\mux_2|f[13]~727_combout\ & (((\MEM_RAM|MEMORY[25][13]~q\ & \ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[29][13]~q\,
	datab => \MEM_RAM|MEMORY[25][13]~q\,
	datac => \mux_2|f[13]~727_combout\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[13]~728_combout\);

-- Location: FF_X11_Y11_N7
\MEM_RAM|MEMORY[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][13]~q\);

-- Location: FF_X12_Y10_N5
\MEM_RAM|MEMORY[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][13]~q\);

-- Location: LCCOMB_X13_Y13_N16
\MEM_RAM|MEMORY[15][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[15][13]~feeder_combout\);

-- Location: FF_X13_Y13_N17
\MEM_RAM|MEMORY[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][13]~q\);

-- Location: FF_X12_Y14_N5
\MEM_RAM|MEMORY[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][13]~q\);

-- Location: LCCOMB_X12_Y10_N18
\mux_2|f[13]~734\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~734_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[15][13]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[11][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[15][13]~q\,
	datac => \MEM_RAM|MEMORY[11][13]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[13]~734_combout\);

-- Location: LCCOMB_X12_Y10_N4
\mux_2|f[13]~735\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~735_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~734_combout\ & ((\MEM_RAM|MEMORY[31][13]~q\))) # (!\mux_2|f[13]~734_combout\ & (\MEM_RAM|MEMORY[27][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[31][13]~q\,
	datad => \mux_2|f[13]~734_combout\,
	combout => \mux_2|f[13]~735_combout\);

-- Location: LCCOMB_X13_Y12_N26
\MEM_RAM|MEMORY[26][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[26][13]~feeder_combout\);

-- Location: FF_X13_Y12_N27
\MEM_RAM|MEMORY[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][13]~q\);

-- Location: FF_X13_Y9_N9
\MEM_RAM|MEMORY[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][13]~q\);

-- Location: FF_X13_Y6_N21
\MEM_RAM|MEMORY[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][13]~q\);

-- Location: FF_X13_Y9_N3
\MEM_RAM|MEMORY[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][13]~q\);

-- Location: LCCOMB_X13_Y9_N2
\mux_2|f[13]~729\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~729_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[14][13]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[10][13]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[14][13]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[10][13]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[13]~729_combout\);

-- Location: LCCOMB_X13_Y9_N8
\mux_2|f[13]~730\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~730_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~729_combout\ & ((\MEM_RAM|MEMORY[30][13]~q\))) # (!\mux_2|f[13]~729_combout\ & (\MEM_RAM|MEMORY[26][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[30][13]~q\,
	datad => \mux_2|f[13]~729_combout\,
	combout => \mux_2|f[13]~730_combout\);

-- Location: FF_X12_Y14_N7
\MEM_RAM|MEMORY[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][13]~q\);

-- Location: FF_X12_Y10_N7
\MEM_RAM|MEMORY[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][13]~q\);

-- Location: FF_X29_Y10_N11
\MEM_RAM|MEMORY[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][13]~q\);

-- Location: FF_X29_Y10_N21
\MEM_RAM|MEMORY[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][13]~q\);

-- Location: LCCOMB_X29_Y10_N20
\mux_2|f[13]~731\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~731_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][13]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][13]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][13]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][13]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[13]~731_combout\);

-- Location: LCCOMB_X12_Y10_N6
\mux_2|f[13]~732\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~732_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~731_combout\ & ((\MEM_RAM|MEMORY[28][13]~q\))) # (!\mux_2|f[13]~731_combout\ & (\MEM_RAM|MEMORY[24][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[24][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[28][13]~q\,
	datad => \mux_2|f[13]~731_combout\,
	combout => \mux_2|f[13]~732_combout\);

-- Location: LCCOMB_X12_Y10_N20
\mux_2|f[13]~733\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~733_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[13]~730_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[13]~732_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[13]~730_combout\,
	datad => \mux_2|f[13]~732_combout\,
	combout => \mux_2|f[13]~733_combout\);

-- Location: LCCOMB_X12_Y10_N22
\mux_2|f[13]~736\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~736_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[13]~733_combout\ & ((\mux_2|f[13]~735_combout\))) # (!\mux_2|f[13]~733_combout\ & (\mux_2|f[13]~728_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[13]~733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[13]~728_combout\,
	datac => \mux_2|f[13]~735_combout\,
	datad => \mux_2|f[13]~733_combout\,
	combout => \mux_2|f[13]~736_combout\);

-- Location: LCCOMB_X24_Y10_N8
\MEM_RAM|MEMORY[52][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[52][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[52][13]~feeder_combout\);

-- Location: FF_X24_Y10_N9
\MEM_RAM|MEMORY[52][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[52][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][13]~q\);

-- Location: FF_X23_Y16_N9
\MEM_RAM|MEMORY[54][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][13]~q\);

-- Location: FF_X24_Y16_N15
\MEM_RAM|MEMORY[38][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][13]~q\);

-- Location: FF_X23_Y16_N3
\MEM_RAM|MEMORY[36][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][13]~q\);

-- Location: LCCOMB_X23_Y16_N2
\mux_2|f[13]~737\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~737_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][13]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][13]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][13]~q\,
	datac => \MEM_RAM|MEMORY[36][13]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[13]~737_combout\);

-- Location: LCCOMB_X23_Y16_N8
\mux_2|f[13]~738\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~738_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~737_combout\ & ((\MEM_RAM|MEMORY[54][13]~q\))) # (!\mux_2|f[13]~737_combout\ & (\MEM_RAM|MEMORY[52][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[54][13]~q\,
	datad => \mux_2|f[13]~737_combout\,
	combout => \mux_2|f[13]~738_combout\);

-- Location: FF_X29_Y11_N15
\MEM_RAM|MEMORY[53][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][13]~q\);

-- Location: FF_X28_Y8_N5
\MEM_RAM|MEMORY[55][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][13]~q\);

-- Location: LCCOMB_X24_Y5_N20
\MEM_RAM|MEMORY[39][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[39][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[39][13]~feeder_combout\);

-- Location: FF_X24_Y5_N21
\MEM_RAM|MEMORY[39][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[39][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][13]~q\);

-- Location: FF_X28_Y8_N11
\MEM_RAM|MEMORY[37][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][13]~q\);

-- Location: LCCOMB_X28_Y8_N10
\mux_2|f[13]~744\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~744_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][13]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][13]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][13]~q\,
	datac => \MEM_RAM|MEMORY[37][13]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[13]~744_combout\);

-- Location: LCCOMB_X28_Y8_N4
\mux_2|f[13]~745\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~745_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~744_combout\ & ((\MEM_RAM|MEMORY[55][13]~q\))) # (!\mux_2|f[13]~744_combout\ & (\MEM_RAM|MEMORY[53][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[55][13]~q\,
	datad => \mux_2|f[13]~744_combout\,
	combout => \mux_2|f[13]~745_combout\);

-- Location: LCCOMB_X25_Y6_N24
\MEM_RAM|MEMORY[48][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[48][13]~feeder_combout\);

-- Location: FF_X25_Y6_N25
\MEM_RAM|MEMORY[48][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][13]~q\);

-- Location: FF_X24_Y9_N19
\MEM_RAM|MEMORY[50][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][13]~q\);

-- Location: FF_X27_Y9_N23
\MEM_RAM|MEMORY[34][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][13]~q\);

-- Location: FF_X24_Y9_N21
\MEM_RAM|MEMORY[32][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][13]~q\);

-- Location: LCCOMB_X24_Y9_N20
\mux_2|f[13]~741\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~741_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][13]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][13]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][13]~q\,
	datac => \MEM_RAM|MEMORY[32][13]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[13]~741_combout\);

-- Location: LCCOMB_X24_Y9_N18
\mux_2|f[13]~742\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~742_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~741_combout\ & ((\MEM_RAM|MEMORY[50][13]~q\))) # (!\mux_2|f[13]~741_combout\ & (\MEM_RAM|MEMORY[48][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][13]~q\,
	datac => \MEM_RAM|MEMORY[50][13]~q\,
	datad => \mux_2|f[13]~741_combout\,
	combout => \mux_2|f[13]~742_combout\);

-- Location: LCCOMB_X20_Y16_N8
\MEM_RAM|MEMORY[49][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[49][13]~feeder_combout\);

-- Location: FF_X20_Y16_N9
\MEM_RAM|MEMORY[49][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][13]~q\);

-- Location: FF_X20_Y13_N7
\MEM_RAM|MEMORY[51][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][13]~q\);

-- Location: FF_X12_Y13_N13
\MEM_RAM|MEMORY[35][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][13]~q\);

-- Location: FF_X20_Y13_N29
\MEM_RAM|MEMORY[33][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][13]~q\);

-- Location: LCCOMB_X20_Y13_N28
\mux_2|f[13]~739\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~739_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][13]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][13]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[35][13]~q\,
	datac => \MEM_RAM|MEMORY[33][13]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[13]~739_combout\);

-- Location: LCCOMB_X20_Y13_N6
\mux_2|f[13]~740\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~740_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~739_combout\ & ((\MEM_RAM|MEMORY[51][13]~q\))) # (!\mux_2|f[13]~739_combout\ & (\MEM_RAM|MEMORY[49][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[49][13]~q\,
	datac => \MEM_RAM|MEMORY[51][13]~q\,
	datad => \mux_2|f[13]~739_combout\,
	combout => \mux_2|f[13]~740_combout\);

-- Location: LCCOMB_X24_Y9_N12
\mux_2|f[13]~743\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~743_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[13]~740_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[13]~742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[13]~742_combout\,
	datac => \mux_2|f[13]~740_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~743_combout\);

-- Location: LCCOMB_X24_Y9_N2
\mux_2|f[13]~746\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~746_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[13]~743_combout\ & ((\mux_2|f[13]~745_combout\))) # (!\mux_2|f[13]~743_combout\ & (\mux_2|f[13]~738_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[13]~743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[13]~738_combout\,
	datac => \mux_2|f[13]~745_combout\,
	datad => \mux_2|f[13]~743_combout\,
	combout => \mux_2|f[13]~746_combout\);

-- Location: LCCOMB_X28_Y14_N6
\MEM_RAM|MEMORY[22][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[22][13]~feeder_combout\);

-- Location: FF_X28_Y14_N7
\MEM_RAM|MEMORY[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][13]~q\);

-- Location: FF_X17_Y14_N19
\MEM_RAM|MEMORY[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][13]~q\);

-- Location: FF_X16_Y17_N7
\MEM_RAM|MEMORY[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][13]~q\);

-- Location: FF_X17_Y14_N5
\MEM_RAM|MEMORY[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][13]~q\);

-- Location: LCCOMB_X17_Y14_N4
\mux_2|f[13]~754\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~754_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[7][13]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[6][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[7][13]~q\,
	datac => \MEM_RAM|MEMORY[6][13]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~754_combout\);

-- Location: LCCOMB_X17_Y14_N18
\mux_2|f[13]~755\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~755_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~754_combout\ & ((\MEM_RAM|MEMORY[23][13]~q\))) # (!\mux_2|f[13]~754_combout\ & (\MEM_RAM|MEMORY[22][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[22][13]~q\,
	datac => \MEM_RAM|MEMORY[23][13]~q\,
	datad => \mux_2|f[13]~754_combout\,
	combout => \mux_2|f[13]~755_combout\);

-- Location: LCCOMB_X18_Y15_N28
\MEM_RAM|MEMORY[18][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[18][13]~feeder_combout\);

-- Location: FF_X18_Y15_N29
\MEM_RAM|MEMORY[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][13]~q\);

-- Location: FF_X18_Y14_N29
\MEM_RAM|MEMORY[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][13]~q\);

-- Location: FF_X16_Y13_N11
\MEM_RAM|MEMORY[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][13]~q\);

-- Location: FF_X18_Y13_N29
\MEM_RAM|MEMORY[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][13]~q\);

-- Location: LCCOMB_X18_Y13_N28
\mux_2|f[13]~747\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~747_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[3][13]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[2][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[3][13]~q\,
	datac => \MEM_RAM|MEMORY[2][13]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~747_combout\);

-- Location: LCCOMB_X18_Y14_N28
\mux_2|f[13]~748\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~748_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~747_combout\ & ((\MEM_RAM|MEMORY[19][13]~q\))) # (!\mux_2|f[13]~747_combout\ & (\MEM_RAM|MEMORY[18][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[18][13]~q\,
	datac => \MEM_RAM|MEMORY[19][13]~q\,
	datad => \mux_2|f[13]~747_combout\,
	combout => \mux_2|f[13]~748_combout\);

-- Location: FF_X12_Y9_N25
\MEM_RAM|MEMORY[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][13]~q\);

-- Location: FF_X15_Y9_N29
\MEM_RAM|MEMORY[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][13]~q\);

-- Location: FF_X12_Y13_N11
\MEM_RAM|MEMORY[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][13]~q\);

-- Location: FF_X15_Y9_N11
\MEM_RAM|MEMORY[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][13]~q\);

-- Location: LCCOMB_X15_Y9_N10
\mux_2|f[13]~751\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~751_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[1][13]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[1][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[0][13]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~751_combout\);

-- Location: LCCOMB_X15_Y9_N28
\mux_2|f[13]~752\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~752_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~751_combout\ & ((\MEM_RAM|MEMORY[17][13]~q\))) # (!\mux_2|f[13]~751_combout\ & (\MEM_RAM|MEMORY[16][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[16][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[17][13]~q\,
	datad => \mux_2|f[13]~751_combout\,
	combout => \mux_2|f[13]~752_combout\);

-- Location: FF_X16_Y12_N21
\MEM_RAM|MEMORY[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][13]~q\);

-- Location: FF_X17_Y12_N31
\MEM_RAM|MEMORY[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][13]~q\);

-- Location: LCCOMB_X11_Y14_N28
\MEM_RAM|MEMORY[5][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[5][13]~feeder_combout\);

-- Location: FF_X11_Y14_N29
\MEM_RAM|MEMORY[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][13]~q\);

-- Location: FF_X17_Y12_N25
\MEM_RAM|MEMORY[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][13]~q\);

-- Location: LCCOMB_X17_Y12_N24
\mux_2|f[13]~749\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~749_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[5][13]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[5][13]~q\,
	datac => \MEM_RAM|MEMORY[4][13]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~749_combout\);

-- Location: LCCOMB_X17_Y12_N30
\mux_2|f[13]~750\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~750_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~749_combout\ & ((\MEM_RAM|MEMORY[21][13]~q\))) # (!\mux_2|f[13]~749_combout\ & (\MEM_RAM|MEMORY[20][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[20][13]~q\,
	datac => \MEM_RAM|MEMORY[21][13]~q\,
	datad => \mux_2|f[13]~749_combout\,
	combout => \mux_2|f[13]~750_combout\);

-- Location: LCCOMB_X16_Y10_N2
\mux_2|f[13]~753\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~753_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[13]~750_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[13]~752_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[13]~752_combout\,
	datad => \mux_2|f[13]~750_combout\,
	combout => \mux_2|f[13]~753_combout\);

-- Location: LCCOMB_X16_Y10_N20
\mux_2|f[13]~756\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~756_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[13]~753_combout\ & (\mux_2|f[13]~755_combout\)) # (!\mux_2|f[13]~753_combout\ & ((\mux_2|f[13]~748_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[13]~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[13]~755_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[13]~748_combout\,
	datad => \mux_2|f[13]~753_combout\,
	combout => \mux_2|f[13]~756_combout\);

-- Location: LCCOMB_X16_Y10_N14
\mux_2|f[13]~757\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~757_combout\ = (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\)) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\mux_2|f[13]~746_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\mux_2|f[13]~756_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[13]~746_combout\,
	datad => \mux_2|f[13]~756_combout\,
	combout => \mux_2|f[13]~757_combout\);

-- Location: LCCOMB_X13_Y11_N30
\MEM_RAM|MEMORY[43][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[43][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[43][13]~feeder_combout\);

-- Location: FF_X13_Y11_N31
\MEM_RAM|MEMORY[43][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[43][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][13]~q\);

-- Location: FF_X14_Y11_N5
\MEM_RAM|MEMORY[42][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][13]~q\);

-- Location: LCCOMB_X14_Y11_N4
\mux_2|f[13]~758\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~758_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[43][13]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[42][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[43][13]~q\,
	datac => \MEM_RAM|MEMORY[42][13]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~758_combout\);

-- Location: FF_X14_Y11_N23
\MEM_RAM|MEMORY[59][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][13]~q\);

-- Location: LCCOMB_X14_Y18_N14
\MEM_RAM|MEMORY[58][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[58][13]~feeder_combout\);

-- Location: FF_X14_Y18_N15
\MEM_RAM|MEMORY[58][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][13]~q\);

-- Location: LCCOMB_X14_Y11_N22
\mux_2|f[13]~759\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~759_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~758_combout\ & (\MEM_RAM|MEMORY[59][13]~q\)) # (!\mux_2|f[13]~758_combout\ & ((\MEM_RAM|MEMORY[58][13]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[13]~758_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \mux_2|f[13]~758_combout\,
	datac => \MEM_RAM|MEMORY[59][13]~q\,
	datad => \MEM_RAM|MEMORY[58][13]~q\,
	combout => \mux_2|f[13]~759_combout\);

-- Location: FF_X25_Y8_N9
\MEM_RAM|MEMORY[63][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][13]~q\);

-- Location: FF_X14_Y4_N1
\MEM_RAM|MEMORY[62][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][13]~q\);

-- Location: FF_X13_Y6_N27
\MEM_RAM|MEMORY[47][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][13]~q\);

-- Location: FF_X14_Y6_N5
\MEM_RAM|MEMORY[46][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][13]~q\);

-- Location: LCCOMB_X14_Y6_N4
\mux_2|f[13]~765\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~765_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[47][13]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[46][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[47][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[46][13]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~765_combout\);

-- Location: LCCOMB_X14_Y4_N0
\mux_2|f[13]~766\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~766_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~765_combout\ & (\MEM_RAM|MEMORY[63][13]~q\)) # (!\mux_2|f[13]~765_combout\ & ((\MEM_RAM|MEMORY[62][13]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][13]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[62][13]~q\,
	datad => \mux_2|f[13]~765_combout\,
	combout => \mux_2|f[13]~766_combout\);

-- Location: LCCOMB_X15_Y14_N12
\MEM_RAM|MEMORY[56][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[56][13]~feeder_combout\);

-- Location: FF_X15_Y14_N13
\MEM_RAM|MEMORY[56][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][13]~q\);

-- Location: FF_X14_Y10_N5
\MEM_RAM|MEMORY[57][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][13]~q\);

-- Location: LCCOMB_X13_Y13_N6
\MEM_RAM|MEMORY[41][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[41][13]~feeder_combout\);

-- Location: FF_X13_Y13_N7
\MEM_RAM|MEMORY[41][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][13]~q\);

-- Location: FF_X14_Y10_N19
\MEM_RAM|MEMORY[40][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][13]~q\);

-- Location: LCCOMB_X14_Y10_N18
\mux_2|f[13]~762\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~762_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[41][13]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[40][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[41][13]~q\,
	datac => \MEM_RAM|MEMORY[40][13]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~762_combout\);

-- Location: LCCOMB_X14_Y10_N4
\mux_2|f[13]~763\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~763_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~762_combout\ & ((\MEM_RAM|MEMORY[57][13]~q\))) # (!\mux_2|f[13]~762_combout\ & (\MEM_RAM|MEMORY[56][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~762_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][13]~q\,
	datac => \MEM_RAM|MEMORY[57][13]~q\,
	datad => \mux_2|f[13]~762_combout\,
	combout => \mux_2|f[13]~763_combout\);

-- Location: FF_X23_Y4_N9
\MEM_RAM|MEMORY[60][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][13]~q\);

-- Location: FF_X17_Y4_N7
\MEM_RAM|MEMORY[61][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][13]~q\);

-- Location: LCCOMB_X13_Y5_N14
\MEM_RAM|MEMORY[45][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[45][13]~feeder_combout\ = \BANCO_REG|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux50~4_combout\,
	combout => \MEM_RAM|MEMORY[45][13]~feeder_combout\);

-- Location: FF_X13_Y5_N15
\MEM_RAM|MEMORY[45][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[45][13]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][13]~q\);

-- Location: FF_X17_Y4_N17
\MEM_RAM|MEMORY[44][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux50~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][13]~q\);

-- Location: LCCOMB_X17_Y4_N16
\mux_2|f[13]~760\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~760_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[45][13]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[44][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[45][13]~q\,
	datac => \MEM_RAM|MEMORY[44][13]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[13]~760_combout\);

-- Location: LCCOMB_X17_Y4_N6
\mux_2|f[13]~761\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~761_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[13]~760_combout\ & ((\MEM_RAM|MEMORY[61][13]~q\))) # (!\mux_2|f[13]~760_combout\ & (\MEM_RAM|MEMORY[60][13]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[13]~760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[60][13]~q\,
	datac => \MEM_RAM|MEMORY[61][13]~q\,
	datad => \mux_2|f[13]~760_combout\,
	combout => \mux_2|f[13]~761_combout\);

-- Location: LCCOMB_X14_Y10_N14
\mux_2|f[13]~764\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~764_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[13]~761_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[13]~763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[13]~763_combout\,
	datad => \mux_2|f[13]~761_combout\,
	combout => \mux_2|f[13]~764_combout\);

-- Location: LCCOMB_X15_Y10_N24
\mux_2|f[13]~767\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~767_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[13]~764_combout\ & ((\mux_2|f[13]~766_combout\))) # (!\mux_2|f[13]~764_combout\ & (\mux_2|f[13]~759_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[13]~764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[13]~759_combout\,
	datac => \mux_2|f[13]~766_combout\,
	datad => \mux_2|f[13]~764_combout\,
	combout => \mux_2|f[13]~767_combout\);

-- Location: LCCOMB_X16_Y10_N24
\mux_2|f[13]~768\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~768_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[13]~757_combout\ & ((\mux_2|f[13]~767_combout\))) # (!\mux_2|f[13]~757_combout\ & (\mux_2|f[13]~736_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[13]~757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[13]~736_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[13]~757_combout\,
	datad => \mux_2|f[13]~767_combout\,
	combout => \mux_2|f[13]~768_combout\);

-- Location: LCCOMB_X16_Y10_N18
\mux_2|f[13]~769\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~769_combout\ = (\mux_2|f[1]~154_combout\ & (((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|temp~13_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[13]~768_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|temp~13_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[13]~768_combout\,
	combout => \mux_2|f[13]~769_combout\);

-- Location: LCCOMB_X16_Y10_N28
\mux_2|f[13]~770\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~770_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[13]~769_combout\ & (\ALU_1|Add0~26_combout\)) # (!\mux_2|f[13]~769_combout\ & ((\ALU_1|Mux18~0_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[13]~769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Add0~26_combout\,
	datac => \ALU_1|Mux18~0_combout\,
	datad => \mux_2|f[13]~769_combout\,
	combout => \mux_2|f[13]~770_combout\);

-- Location: LCCOMB_X16_Y10_N4
\mux_JAL|f[13]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[13]~19_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[13]~26_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[13]~770_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[13]~26_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[13]~770_combout\,
	combout => \mux_JAL|f[13]~19_combout\);

-- Location: FF_X16_Y10_N5
\BANCO_REG|MEMORY[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[13]~19_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][13]~q\);

-- Location: LCCOMB_X15_Y11_N26
\mux_3|f[13]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[13]~81_combout\ = (\PC|q\(2) & (\BANCO_REG|MEMORY[2][13]~q\ & (!\PC|q\(1) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][13]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_3|f[13]~81_combout\);

-- Location: LCCOMB_X19_Y10_N28
\ALU_1|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~28_combout\ = ((\mux_3|f[14]~80_combout\ $ (\BANCO_REG|Mux17~1_combout\ $ (!\ALU_1|Add0~27\)))) # (GND)
-- \ALU_1|Add0~29\ = CARRY((\mux_3|f[14]~80_combout\ & ((\BANCO_REG|Mux17~1_combout\) # (!\ALU_1|Add0~27\))) # (!\mux_3|f[14]~80_combout\ & (\BANCO_REG|Mux17~1_combout\ & !\ALU_1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[14]~80_combout\,
	datab => \BANCO_REG|Mux17~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~27\,
	combout => \ALU_1|Add0~28_combout\,
	cout => \ALU_1|Add0~29\);

-- Location: LCCOMB_X16_Y9_N4
\ALU_1|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux17~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~28_combout\,
	combout => \ALU_1|Mux17~0_combout\);

-- Location: LCCOMB_X24_Y7_N10
\BANCO_REG|Mux49~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux49~4_combout\ = (\BANCO_REG|MEMORY[2][14]~q\ & ((\PC|q\(2) & (\PC|q\(0) & !\PC|q\(1))) # (!\PC|q\(2) & (!\PC|q\(0) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \BANCO_REG|MEMORY[2][14]~q\,
	combout => \BANCO_REG|Mux49~4_combout\);

-- Location: LCCOMB_X25_Y12_N24
\MEM_RAM|MEMORY[49][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[49][14]~feeder_combout\);

-- Location: FF_X25_Y12_N25
\MEM_RAM|MEMORY[49][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][14]~q\);

-- Location: FF_X25_Y9_N21
\MEM_RAM|MEMORY[53][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][14]~q\);

-- Location: LCCOMB_X25_Y7_N24
\MEM_RAM|MEMORY[21][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[21][14]~feeder_combout\);

-- Location: FF_X25_Y7_N25
\MEM_RAM|MEMORY[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][14]~q\);

-- Location: FF_X25_Y9_N7
\MEM_RAM|MEMORY[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][14]~q\);

-- Location: LCCOMB_X25_Y9_N6
\mux_2|f[14]~771\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~771_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[21][14]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[17][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[21][14]~q\,
	datac => \MEM_RAM|MEMORY[17][14]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[14]~771_combout\);

-- Location: LCCOMB_X25_Y9_N20
\mux_2|f[14]~772\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~772_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~771_combout\ & ((\MEM_RAM|MEMORY[53][14]~q\))) # (!\mux_2|f[14]~771_combout\ & (\MEM_RAM|MEMORY[49][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[49][14]~q\,
	datac => \MEM_RAM|MEMORY[53][14]~q\,
	datad => \mux_2|f[14]~771_combout\,
	combout => \mux_2|f[14]~772_combout\);

-- Location: LCCOMB_X25_Y12_N2
\MEM_RAM|MEMORY[51][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[51][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[51][14]~feeder_combout\);

-- Location: FF_X25_Y12_N3
\MEM_RAM|MEMORY[51][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[51][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][14]~q\);

-- Location: FF_X22_Y13_N15
\MEM_RAM|MEMORY[55][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][14]~q\);

-- Location: LCCOMB_X15_Y13_N0
\MEM_RAM|MEMORY[23][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[23][14]~feeder_combout\);

-- Location: FF_X15_Y13_N1
\MEM_RAM|MEMORY[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][14]~q\);

-- Location: FF_X18_Y15_N15
\MEM_RAM|MEMORY[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][14]~q\);

-- Location: LCCOMB_X18_Y15_N14
\mux_2|f[14]~778\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~778_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][14]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][14]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[23][14]~q\,
	datac => \MEM_RAM|MEMORY[19][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~778_combout\);

-- Location: LCCOMB_X22_Y13_N14
\mux_2|f[14]~779\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~779_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~778_combout\ & ((\MEM_RAM|MEMORY[55][14]~q\))) # (!\mux_2|f[14]~778_combout\ & (\MEM_RAM|MEMORY[51][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][14]~q\,
	datad => \mux_2|f[14]~778_combout\,
	combout => \mux_2|f[14]~779_combout\);

-- Location: FF_X22_Y17_N5
\MEM_RAM|MEMORY[50][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][14]~q\);

-- Location: FF_X22_Y17_N21
\MEM_RAM|MEMORY[54][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][14]~q\);

-- Location: LCCOMB_X23_Y17_N30
\MEM_RAM|MEMORY[22][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[22][14]~feeder_combout\);

-- Location: FF_X23_Y17_N31
\MEM_RAM|MEMORY[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][14]~q\);

-- Location: LCCOMB_X23_Y17_N16
\MEM_RAM|MEMORY[18][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[18][14]~feeder_combout\);

-- Location: FF_X23_Y17_N17
\MEM_RAM|MEMORY[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][14]~q\);

-- Location: LCCOMB_X22_Y17_N6
\mux_2|f[14]~773\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~773_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[22][14]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[18][14]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[22][14]~q\,
	datab => \MEM_RAM|MEMORY[18][14]~q\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~773_combout\);

-- Location: LCCOMB_X22_Y17_N20
\mux_2|f[14]~774\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~774_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~773_combout\ & ((\MEM_RAM|MEMORY[54][14]~q\))) # (!\mux_2|f[14]~773_combout\ & (\MEM_RAM|MEMORY[50][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[50][14]~q\,
	datac => \MEM_RAM|MEMORY[54][14]~q\,
	datad => \mux_2|f[14]~773_combout\,
	combout => \mux_2|f[14]~774_combout\);

-- Location: FF_X18_Y18_N29
\MEM_RAM|MEMORY[48][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][14]~q\);

-- Location: FF_X22_Y13_N23
\MEM_RAM|MEMORY[52][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][14]~q\);

-- Location: LCCOMB_X28_Y12_N0
\MEM_RAM|MEMORY[20][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[20][14]~feeder_combout\);

-- Location: FF_X28_Y12_N1
\MEM_RAM|MEMORY[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][14]~q\);

-- Location: FF_X25_Y13_N21
\MEM_RAM|MEMORY[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][14]~q\);

-- Location: LCCOMB_X25_Y13_N20
\mux_2|f[14]~775\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~775_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[20][14]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[16][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[20][14]~q\,
	datac => \MEM_RAM|MEMORY[16][14]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[14]~775_combout\);

-- Location: LCCOMB_X22_Y13_N22
\mux_2|f[14]~776\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~776_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~775_combout\ & ((\MEM_RAM|MEMORY[52][14]~q\))) # (!\mux_2|f[14]~775_combout\ & (\MEM_RAM|MEMORY[48][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~775_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[48][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[52][14]~q\,
	datad => \mux_2|f[14]~775_combout\,
	combout => \mux_2|f[14]~776_combout\);

-- Location: LCCOMB_X22_Y13_N24
\mux_2|f[14]~777\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~777_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[14]~774_combout\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[14]~776_combout\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[14]~774_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[14]~776_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[14]~777_combout\);

-- Location: LCCOMB_X22_Y13_N28
\mux_2|f[14]~780\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~780_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[14]~777_combout\ & ((\mux_2|f[14]~779_combout\))) # (!\mux_2|f[14]~777_combout\ & (\mux_2|f[14]~772_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[14]~777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[14]~772_combout\,
	datac => \mux_2|f[14]~779_combout\,
	datad => \mux_2|f[14]~777_combout\,
	combout => \mux_2|f[14]~780_combout\);

-- Location: FF_X25_Y8_N19
\MEM_RAM|MEMORY[63][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][14]~q\);

-- Location: FF_X23_Y10_N7
\MEM_RAM|MEMORY[61][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][14]~q\);

-- Location: FF_X25_Y11_N11
\MEM_RAM|MEMORY[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][14]~q\);

-- Location: FF_X25_Y11_N9
\MEM_RAM|MEMORY[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][14]~q\);

-- Location: LCCOMB_X24_Y11_N6
\mux_2|f[14]~809\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~809_combout\ = (\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[31][14]~q\) # (\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[29][14]~q\ & ((!\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[29][14]~q\,
	datac => \MEM_RAM|MEMORY[31][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~809_combout\);

-- Location: LCCOMB_X23_Y10_N6
\mux_2|f[14]~810\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~810_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~809_combout\ & (\MEM_RAM|MEMORY[63][14]~q\)) # (!\mux_2|f[14]~809_combout\ & ((\MEM_RAM|MEMORY[61][14]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[63][14]~q\,
	datac => \MEM_RAM|MEMORY[61][14]~q\,
	datad => \mux_2|f[14]~809_combout\,
	combout => \mux_2|f[14]~810_combout\);

-- Location: FF_X27_Y13_N9
\MEM_RAM|MEMORY[60][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][14]~q\);

-- Location: FF_X27_Y13_N15
\MEM_RAM|MEMORY[62][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][14]~q\);

-- Location: FF_X28_Y13_N1
\MEM_RAM|MEMORY[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][14]~q\);

-- Location: FF_X28_Y13_N7
\MEM_RAM|MEMORY[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][14]~q\);

-- Location: LCCOMB_X28_Y13_N6
\mux_2|f[14]~802\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~802_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][14]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[28][14]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[30][14]~q\,
	datac => \MEM_RAM|MEMORY[28][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~802_combout\);

-- Location: LCCOMB_X27_Y13_N14
\mux_2|f[14]~803\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~803_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~802_combout\ & ((\MEM_RAM|MEMORY[62][14]~q\))) # (!\mux_2|f[14]~802_combout\ & (\MEM_RAM|MEMORY[60][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[60][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[62][14]~q\,
	datad => \mux_2|f[14]~802_combout\,
	combout => \mux_2|f[14]~803_combout\);

-- Location: FF_X27_Y14_N7
\MEM_RAM|MEMORY[56][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][14]~q\);

-- Location: FF_X23_Y14_N7
\MEM_RAM|MEMORY[58][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][14]~q\);

-- Location: LCCOMB_X13_Y14_N16
\MEM_RAM|MEMORY[26][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[26][14]~feeder_combout\);

-- Location: FF_X13_Y14_N17
\MEM_RAM|MEMORY[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][14]~q\);

-- Location: FF_X23_Y14_N17
\MEM_RAM|MEMORY[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][14]~q\);

-- Location: LCCOMB_X23_Y14_N16
\mux_2|f[14]~806\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~806_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[26][14]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[24][14]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][14]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[24][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~806_combout\);

-- Location: LCCOMB_X23_Y14_N6
\mux_2|f[14]~807\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~807_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~806_combout\ & ((\MEM_RAM|MEMORY[58][14]~q\))) # (!\mux_2|f[14]~806_combout\ & (\MEM_RAM|MEMORY[56][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[58][14]~q\,
	datad => \mux_2|f[14]~806_combout\,
	combout => \mux_2|f[14]~807_combout\);

-- Location: LCCOMB_X29_Y9_N26
\MEM_RAM|MEMORY[57][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[57][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[57][14]~feeder_combout\);

-- Location: FF_X29_Y9_N27
\MEM_RAM|MEMORY[57][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[57][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][14]~q\);

-- Location: FF_X27_Y12_N21
\MEM_RAM|MEMORY[59][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][14]~q\);

-- Location: LCCOMB_X18_Y16_N26
\MEM_RAM|MEMORY[27][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[27][14]~feeder_combout\);

-- Location: FF_X18_Y16_N27
\MEM_RAM|MEMORY[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][14]~q\);

-- Location: FF_X23_Y13_N17
\MEM_RAM|MEMORY[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][14]~q\);

-- Location: LCCOMB_X23_Y13_N16
\mux_2|f[14]~804\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~804_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[27][14]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[25][14]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][14]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[25][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~804_combout\);

-- Location: LCCOMB_X27_Y12_N20
\mux_2|f[14]~805\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~805_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~804_combout\ & ((\MEM_RAM|MEMORY[59][14]~q\))) # (!\mux_2|f[14]~804_combout\ & (\MEM_RAM|MEMORY[57][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[57][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[59][14]~q\,
	datad => \mux_2|f[14]~804_combout\,
	combout => \mux_2|f[14]~805_combout\);

-- Location: LCCOMB_X23_Y10_N12
\mux_2|f[14]~808\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~808_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux61~3_combout\) # (\mux_2|f[14]~805_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[14]~807_combout\ & (!\ALU_1|Mux61~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[14]~807_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \mux_2|f[14]~805_combout\,
	combout => \mux_2|f[14]~808_combout\);

-- Location: LCCOMB_X23_Y10_N20
\mux_2|f[14]~811\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~811_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[14]~808_combout\ & (\mux_2|f[14]~810_combout\)) # (!\mux_2|f[14]~808_combout\ & ((\mux_2|f[14]~803_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[14]~808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[14]~810_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[14]~803_combout\,
	datad => \mux_2|f[14]~808_combout\,
	combout => \mux_2|f[14]~811_combout\);

-- Location: LCCOMB_X28_Y9_N26
\MEM_RAM|MEMORY[37][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[37][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[37][14]~feeder_combout\);

-- Location: FF_X28_Y9_N27
\MEM_RAM|MEMORY[37][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[37][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][14]~q\);

-- Location: FF_X24_Y12_N13
\MEM_RAM|MEMORY[39][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][14]~q\);

-- Location: FF_X25_Y17_N31
\MEM_RAM|MEMORY[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][14]~q\);

-- Location: FF_X24_Y12_N19
\MEM_RAM|MEMORY[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][14]~q\);

-- Location: LCCOMB_X24_Y12_N18
\mux_2|f[14]~798\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~798_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][14]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][14]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[7][14]~q\,
	datac => \MEM_RAM|MEMORY[5][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~798_combout\);

-- Location: LCCOMB_X24_Y12_N12
\mux_2|f[14]~799\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~799_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~798_combout\ & ((\MEM_RAM|MEMORY[39][14]~q\))) # (!\mux_2|f[14]~798_combout\ & (\MEM_RAM|MEMORY[37][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~798_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[37][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[39][14]~q\,
	datad => \mux_2|f[14]~798_combout\,
	combout => \mux_2|f[14]~799_combout\);

-- Location: LCCOMB_X16_Y14_N26
\MEM_RAM|MEMORY[32][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[32][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[32][14]~feeder_combout\);

-- Location: FF_X16_Y14_N27
\MEM_RAM|MEMORY[32][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[32][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][14]~q\);

-- Location: FF_X22_Y14_N7
\MEM_RAM|MEMORY[34][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][14]~q\);

-- Location: LCCOMB_X18_Y13_N18
\MEM_RAM|MEMORY[2][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[2][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[2][14]~feeder_combout\);

-- Location: FF_X18_Y13_N19
\MEM_RAM|MEMORY[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[2][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][14]~q\);

-- Location: FF_X22_Y14_N1
\MEM_RAM|MEMORY[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][14]~q\);

-- Location: LCCOMB_X22_Y14_N0
\mux_2|f[14]~795\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~795_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][14]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][14]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[2][14]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[0][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~795_combout\);

-- Location: LCCOMB_X22_Y14_N6
\mux_2|f[14]~796\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~796_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~795_combout\ & ((\MEM_RAM|MEMORY[34][14]~q\))) # (!\mux_2|f[14]~795_combout\ & (\MEM_RAM|MEMORY[32][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[32][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[34][14]~q\,
	datad => \mux_2|f[14]~795_combout\,
	combout => \mux_2|f[14]~796_combout\);

-- Location: LCCOMB_X14_Y15_N12
\MEM_RAM|MEMORY[33][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[33][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[33][14]~feeder_combout\);

-- Location: FF_X14_Y15_N13
\MEM_RAM|MEMORY[33][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[33][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][14]~q\);

-- Location: FF_X22_Y15_N15
\MEM_RAM|MEMORY[35][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][14]~q\);

-- Location: LCCOMB_X18_Y16_N12
\MEM_RAM|MEMORY[3][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[3][14]~feeder_combout\);

-- Location: FF_X18_Y16_N13
\MEM_RAM|MEMORY[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][14]~q\);

-- Location: FF_X22_Y15_N17
\MEM_RAM|MEMORY[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][14]~q\);

-- Location: LCCOMB_X22_Y15_N16
\mux_2|f[14]~793\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~793_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][14]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][14]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[3][14]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[1][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~793_combout\);

-- Location: LCCOMB_X22_Y15_N14
\mux_2|f[14]~794\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~794_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~793_combout\ & ((\MEM_RAM|MEMORY[35][14]~q\))) # (!\mux_2|f[14]~793_combout\ & (\MEM_RAM|MEMORY[33][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[33][14]~q\,
	datac => \MEM_RAM|MEMORY[35][14]~q\,
	datad => \mux_2|f[14]~793_combout\,
	combout => \mux_2|f[14]~794_combout\);

-- Location: LCCOMB_X22_Y7_N4
\mux_2|f[14]~797\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~797_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[14]~794_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[14]~796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[14]~796_combout\,
	datad => \mux_2|f[14]~794_combout\,
	combout => \mux_2|f[14]~797_combout\);

-- Location: LCCOMB_X13_Y10_N22
\MEM_RAM|MEMORY[4][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[4][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[4][14]~feeder_combout\);

-- Location: FF_X13_Y10_N23
\MEM_RAM|MEMORY[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[4][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][14]~q\);

-- Location: FF_X19_Y10_N27
\MEM_RAM|MEMORY[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][14]~q\);

-- Location: LCCOMB_X27_Y7_N10
\mux_2|f[14]~791\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~791_combout\ = (\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[6][14]~q\) # (\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[4][14]~q\ & ((!\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[4][14]~q\,
	datab => \MEM_RAM|MEMORY[6][14]~q\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~791_combout\);

-- Location: FF_X27_Y7_N29
\MEM_RAM|MEMORY[36][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][14]~q\);

-- Location: FF_X27_Y7_N5
\MEM_RAM|MEMORY[38][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][14]~q\);

-- Location: LCCOMB_X27_Y7_N4
\mux_2|f[14]~792\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~792_combout\ = (\mux_2|f[14]~791_combout\ & (((\MEM_RAM|MEMORY[38][14]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[14]~791_combout\ & (\MEM_RAM|MEMORY[36][14]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[14]~791_combout\,
	datab => \MEM_RAM|MEMORY[36][14]~q\,
	datac => \MEM_RAM|MEMORY[38][14]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[14]~792_combout\);

-- Location: LCCOMB_X22_Y7_N14
\mux_2|f[14]~800\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~800_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[14]~797_combout\ & (\mux_2|f[14]~799_combout\)) # (!\mux_2|f[14]~797_combout\ & ((\mux_2|f[14]~792_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[14]~797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[14]~799_combout\,
	datac => \mux_2|f[14]~797_combout\,
	datad => \mux_2|f[14]~792_combout\,
	combout => \mux_2|f[14]~800_combout\);

-- Location: FF_X10_Y6_N17
\MEM_RAM|MEMORY[46][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][14]~q\);

-- Location: FF_X22_Y6_N27
\MEM_RAM|MEMORY[47][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][14]~q\);

-- Location: LCCOMB_X9_Y6_N20
\MEM_RAM|MEMORY[15][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[15][14]~feeder_combout\);

-- Location: FF_X9_Y6_N21
\MEM_RAM|MEMORY[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][14]~q\);

-- Location: FF_X22_Y6_N13
\MEM_RAM|MEMORY[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][14]~q\);

-- Location: LCCOMB_X22_Y6_N12
\mux_2|f[14]~788\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~788_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][14]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[14][14]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[14]~788_combout\);

-- Location: LCCOMB_X22_Y6_N26
\mux_2|f[14]~789\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~789_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~788_combout\ & ((\MEM_RAM|MEMORY[47][14]~q\))) # (!\mux_2|f[14]~788_combout\ & (\MEM_RAM|MEMORY[46][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[47][14]~q\,
	datad => \mux_2|f[14]~788_combout\,
	combout => \mux_2|f[14]~789_combout\);

-- Location: FF_X16_Y11_N11
\MEM_RAM|MEMORY[42][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][14]~q\);

-- Location: FF_X13_Y7_N23
\MEM_RAM|MEMORY[43][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][14]~q\);

-- Location: LCCOMB_X12_Y15_N12
\MEM_RAM|MEMORY[11][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[11][14]~feeder_combout\);

-- Location: FF_X12_Y15_N13
\MEM_RAM|MEMORY[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][14]~q\);

-- Location: FF_X13_Y7_N17
\MEM_RAM|MEMORY[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][14]~q\);

-- Location: LCCOMB_X13_Y7_N16
\mux_2|f[14]~781\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~781_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][14]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[10][14]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[14]~781_combout\);

-- Location: LCCOMB_X13_Y7_N22
\mux_2|f[14]~782\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~782_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~781_combout\ & ((\MEM_RAM|MEMORY[43][14]~q\))) # (!\mux_2|f[14]~781_combout\ & (\MEM_RAM|MEMORY[42][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[42][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[43][14]~q\,
	datad => \mux_2|f[14]~781_combout\,
	combout => \mux_2|f[14]~782_combout\);

-- Location: LCCOMB_X10_Y7_N28
\MEM_RAM|MEMORY[40][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[40][14]~feeder_combout\);

-- Location: FF_X10_Y7_N29
\MEM_RAM|MEMORY[40][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][14]~q\);

-- Location: FF_X22_Y7_N31
\MEM_RAM|MEMORY[41][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][14]~q\);

-- Location: FF_X14_Y7_N19
\MEM_RAM|MEMORY[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][14]~q\);

-- Location: FF_X22_Y7_N9
\MEM_RAM|MEMORY[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][14]~q\);

-- Location: LCCOMB_X22_Y7_N8
\mux_2|f[14]~785\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~785_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[9][14]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[9][14]~q\,
	datac => \MEM_RAM|MEMORY[8][14]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[14]~785_combout\);

-- Location: LCCOMB_X22_Y7_N30
\mux_2|f[14]~786\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~786_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~785_combout\ & ((\MEM_RAM|MEMORY[41][14]~q\))) # (!\mux_2|f[14]~785_combout\ & (\MEM_RAM|MEMORY[40][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][14]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[41][14]~q\,
	datad => \mux_2|f[14]~785_combout\,
	combout => \mux_2|f[14]~786_combout\);

-- Location: LCCOMB_X25_Y10_N10
\MEM_RAM|MEMORY[44][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[44][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[44][14]~feeder_combout\);

-- Location: FF_X25_Y10_N11
\MEM_RAM|MEMORY[44][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[44][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][14]~q\);

-- Location: FF_X22_Y9_N11
\MEM_RAM|MEMORY[45][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][14]~q\);

-- Location: LCCOMB_X13_Y10_N24
\MEM_RAM|MEMORY[13][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][14]~feeder_combout\ = \BANCO_REG|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux49~4_combout\,
	combout => \MEM_RAM|MEMORY[13][14]~feeder_combout\);

-- Location: FF_X13_Y10_N25
\MEM_RAM|MEMORY[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][14]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][14]~q\);

-- Location: FF_X22_Y9_N21
\MEM_RAM|MEMORY[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux49~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][14]~q\);

-- Location: LCCOMB_X22_Y9_N20
\mux_2|f[14]~783\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~783_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][14]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[13][14]~q\,
	datac => \MEM_RAM|MEMORY[12][14]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[14]~783_combout\);

-- Location: LCCOMB_X22_Y9_N10
\mux_2|f[14]~784\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~784_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[14]~783_combout\ & ((\MEM_RAM|MEMORY[45][14]~q\))) # (!\mux_2|f[14]~783_combout\ & (\MEM_RAM|MEMORY[44][14]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[14]~783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[44][14]~q\,
	datac => \MEM_RAM|MEMORY[45][14]~q\,
	datad => \mux_2|f[14]~783_combout\,
	combout => \mux_2|f[14]~784_combout\);

-- Location: LCCOMB_X22_Y7_N16
\mux_2|f[14]~787\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~787_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[14]~784_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[14]~786_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[14]~786_combout\,
	datad => \mux_2|f[14]~784_combout\,
	combout => \mux_2|f[14]~787_combout\);

-- Location: LCCOMB_X22_Y7_N2
\mux_2|f[14]~790\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~790_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[14]~787_combout\ & (\mux_2|f[14]~789_combout\)) # (!\mux_2|f[14]~787_combout\ & ((\mux_2|f[14]~782_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[14]~787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[14]~789_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[14]~782_combout\,
	datad => \mux_2|f[14]~787_combout\,
	combout => \mux_2|f[14]~790_combout\);

-- Location: LCCOMB_X22_Y7_N12
\mux_2|f[14]~801\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~801_combout\ = (\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\mux_2|f[14]~790_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[14]~800_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[14]~800_combout\,
	datad => \mux_2|f[14]~790_combout\,
	combout => \mux_2|f[14]~801_combout\);

-- Location: LCCOMB_X22_Y7_N6
\mux_2|f[14]~812\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~812_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[14]~801_combout\ & ((\mux_2|f[14]~811_combout\))) # (!\mux_2|f[14]~801_combout\ & (\mux_2|f[14]~780_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[14]~801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[14]~780_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[14]~811_combout\,
	datad => \mux_2|f[14]~801_combout\,
	combout => \mux_2|f[14]~812_combout\);

-- Location: LCCOMB_X22_Y7_N20
\mux_2|f[14]~813\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~813_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\ & (\ALU_1|Mux17~0_combout\)) # (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[14]~812_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|Mux17~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[14]~812_combout\,
	combout => \mux_2|f[14]~813_combout\);

-- Location: LCCOMB_X22_Y7_N26
\mux_2|f[14]~814\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~814_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[14]~813_combout\ & ((\ALU_1|Add0~28_combout\))) # (!\mux_2|f[14]~813_combout\ & (!\ALU_1|temp~14_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[14]~813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|temp~14_combout\,
	datac => \ALU_1|Add0~28_combout\,
	datad => \mux_2|f[14]~813_combout\,
	combout => \mux_2|f[14]~814_combout\);

-- Location: LCCOMB_X20_Y7_N30
\mux_JAL|f[14]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[14]~18_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[14]~28_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[14]~814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[14]~28_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[14]~814_combout\,
	combout => \mux_JAL|f[14]~18_combout\);

-- Location: FF_X20_Y7_N31
\BANCO_REG|MEMORY[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[14]~18_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][14]~q\);

-- Location: LCCOMB_X20_Y7_N18
\mux_3|f[14]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[14]~80_combout\ = (\PC|q\(0) & (\BANCO_REG|MEMORY[2][14]~q\ & (\PC|q\(2) & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][14]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_3|f[14]~80_combout\);

-- Location: LCCOMB_X19_Y10_N30
\ALU_1|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~30_combout\ = (\mux_3|f[15]~79_combout\ & ((\BANCO_REG|Mux16~1_combout\ & (\ALU_1|Add0~29\ & VCC)) # (!\BANCO_REG|Mux16~1_combout\ & (!\ALU_1|Add0~29\)))) # (!\mux_3|f[15]~79_combout\ & ((\BANCO_REG|Mux16~1_combout\ & (!\ALU_1|Add0~29\)) # 
-- (!\BANCO_REG|Mux16~1_combout\ & ((\ALU_1|Add0~29\) # (GND)))))
-- \ALU_1|Add0~31\ = CARRY((\mux_3|f[15]~79_combout\ & (!\BANCO_REG|Mux16~1_combout\ & !\ALU_1|Add0~29\)) # (!\mux_3|f[15]~79_combout\ & ((!\ALU_1|Add0~29\) # (!\BANCO_REG|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[15]~79_combout\,
	datab => \BANCO_REG|Mux16~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~29\,
	combout => \ALU_1|Add0~30_combout\,
	cout => \ALU_1|Add0~31\);

-- Location: LCCOMB_X16_Y9_N6
\ALU_1|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux16~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~30_combout\,
	combout => \ALU_1|Mux16~0_combout\);

-- Location: LCCOMB_X20_Y10_N20
\ALU_1|temp~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~15_combout\ = (\BANCO_REG|Mux16~1_combout\) # (\mux_3|f[15]~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux16~1_combout\,
	datac => \mux_3|f[15]~79_combout\,
	combout => \ALU_1|temp~15_combout\);

-- Location: LCCOMB_X18_Y3_N22
\BANCO_REG|Mux48~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux48~4_combout\ = (\BANCO_REG|MEMORY[2][15]~q\ & ((\PC|q\(2) & (\PC|q\(0) & !\PC|q\(1))) # (!\PC|q\(2) & (!\PC|q\(0) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \BANCO_REG|MEMORY[2][15]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux48~4_combout\);

-- Location: FF_X12_Y12_N15
\MEM_RAM|MEMORY[45][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][15]~q\);

-- Location: FF_X12_Y12_N9
\MEM_RAM|MEMORY[47][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][15]~q\);

-- Location: FF_X12_Y16_N5
\MEM_RAM|MEMORY[39][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][15]~q\);

-- Location: FF_X12_Y16_N27
\MEM_RAM|MEMORY[37][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][15]~q\);

-- Location: LCCOMB_X12_Y16_N26
\mux_2|f[15]~822\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~822_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][15]~q\,
	datac => \MEM_RAM|MEMORY[37][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~822_combout\);

-- Location: LCCOMB_X12_Y12_N8
\mux_2|f[15]~823\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~823_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~822_combout\ & ((\MEM_RAM|MEMORY[47][15]~q\))) # (!\mux_2|f[15]~822_combout\ & (\MEM_RAM|MEMORY[45][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[45][15]~q\,
	datac => \MEM_RAM|MEMORY[47][15]~q\,
	datad => \mux_2|f[15]~822_combout\,
	combout => \mux_2|f[15]~823_combout\);

-- Location: LCCOMB_X23_Y18_N2
\MEM_RAM|MEMORY[44][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[44][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[44][15]~feeder_combout\);

-- Location: FF_X23_Y18_N3
\MEM_RAM|MEMORY[44][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[44][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][15]~q\);

-- Location: FF_X23_Y19_N11
\MEM_RAM|MEMORY[46][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][15]~q\);

-- Location: LCCOMB_X25_Y18_N10
\MEM_RAM|MEMORY[38][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[38][15]~feeder_combout\);

-- Location: FF_X25_Y18_N11
\MEM_RAM|MEMORY[38][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][15]~q\);

-- Location: FF_X24_Y19_N25
\MEM_RAM|MEMORY[36][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][15]~q\);

-- Location: LCCOMB_X24_Y19_N24
\mux_2|f[15]~815\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~815_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][15]~q\,
	datac => \MEM_RAM|MEMORY[36][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~815_combout\);

-- Location: LCCOMB_X23_Y19_N10
\mux_2|f[15]~816\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~816_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~815_combout\ & ((\MEM_RAM|MEMORY[46][15]~q\))) # (!\mux_2|f[15]~815_combout\ & (\MEM_RAM|MEMORY[44][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][15]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[46][15]~q\,
	datad => \mux_2|f[15]~815_combout\,
	combout => \mux_2|f[15]~816_combout\);

-- Location: FF_X16_Y15_N11
\MEM_RAM|MEMORY[40][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][15]~q\);

-- Location: FF_X16_Y15_N1
\MEM_RAM|MEMORY[42][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][15]~q\);

-- Location: FF_X15_Y11_N11
\MEM_RAM|MEMORY[34][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][15]~q\);

-- Location: FF_X16_Y14_N1
\MEM_RAM|MEMORY[32][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][15]~q\);

-- Location: LCCOMB_X16_Y14_N0
\mux_2|f[15]~819\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~819_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[34][15]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[32][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~819_combout\);

-- Location: LCCOMB_X16_Y15_N0
\mux_2|f[15]~820\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~820_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~819_combout\ & ((\MEM_RAM|MEMORY[42][15]~q\))) # (!\mux_2|f[15]~819_combout\ & (\MEM_RAM|MEMORY[40][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][15]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[42][15]~q\,
	datad => \mux_2|f[15]~819_combout\,
	combout => \mux_2|f[15]~820_combout\);

-- Location: FF_X15_Y15_N31
\MEM_RAM|MEMORY[41][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][15]~q\);

-- Location: FF_X15_Y15_N13
\MEM_RAM|MEMORY[43][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][15]~q\);

-- Location: FF_X20_Y15_N23
\MEM_RAM|MEMORY[35][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][15]~q\);

-- Location: FF_X19_Y15_N13
\MEM_RAM|MEMORY[33][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][15]~q\);

-- Location: LCCOMB_X19_Y15_N12
\mux_2|f[15]~817\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~817_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][15]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[33][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~817_combout\);

-- Location: LCCOMB_X15_Y15_N12
\mux_2|f[15]~818\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~818_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~817_combout\ & ((\MEM_RAM|MEMORY[43][15]~q\))) # (!\mux_2|f[15]~817_combout\ & (\MEM_RAM|MEMORY[41][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][15]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[43][15]~q\,
	datad => \mux_2|f[15]~817_combout\,
	combout => \mux_2|f[15]~818_combout\);

-- Location: LCCOMB_X19_Y5_N6
\mux_2|f[15]~821\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~821_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[15]~818_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[15]~820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[15]~820_combout\,
	datac => \mux_2|f[15]~818_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[15]~821_combout\);

-- Location: LCCOMB_X19_Y5_N12
\mux_2|f[15]~824\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~824_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[15]~821_combout\ & (\mux_2|f[15]~823_combout\)) # (!\mux_2|f[15]~821_combout\ & ((\mux_2|f[15]~816_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[15]~821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[15]~823_combout\,
	datac => \mux_2|f[15]~816_combout\,
	datad => \mux_2|f[15]~821_combout\,
	combout => \mux_2|f[15]~824_combout\);

-- Location: FF_X24_Y6_N25
\MEM_RAM|MEMORY[57][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][15]~q\);

-- Location: FF_X24_Y5_N11
\MEM_RAM|MEMORY[61][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][15]~q\);

-- Location: FF_X28_Y7_N15
\MEM_RAM|MEMORY[53][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][15]~q\);

-- Location: FF_X28_Y7_N29
\MEM_RAM|MEMORY[49][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][15]~q\);

-- Location: LCCOMB_X28_Y7_N28
\mux_2|f[15]~846\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~846_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[53][15]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[49][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[53][15]~q\,
	datac => \MEM_RAM|MEMORY[49][15]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[15]~846_combout\);

-- Location: LCCOMB_X24_Y5_N10
\mux_2|f[15]~847\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~847_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~846_combout\ & ((\MEM_RAM|MEMORY[61][15]~q\))) # (!\mux_2|f[15]~846_combout\ & (\MEM_RAM|MEMORY[57][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[57][15]~q\,
	datac => \MEM_RAM|MEMORY[61][15]~q\,
	datad => \mux_2|f[15]~846_combout\,
	combout => \mux_2|f[15]~847_combout\);

-- Location: FF_X27_Y5_N11
\MEM_RAM|MEMORY[63][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][15]~q\);

-- Location: FF_X27_Y5_N17
\MEM_RAM|MEMORY[55][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][15]~q\);

-- Location: FF_X27_Y12_N9
\MEM_RAM|MEMORY[59][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][15]~q\);

-- Location: FF_X27_Y10_N7
\MEM_RAM|MEMORY[51][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][15]~q\);

-- Location: LCCOMB_X27_Y10_N6
\mux_2|f[15]~853\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~853_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[59][15]~q\) # ((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[51][15]~q\ & !\ALU_1|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[59][15]~q\,
	datac => \MEM_RAM|MEMORY[51][15]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[15]~853_combout\);

-- Location: LCCOMB_X27_Y5_N16
\mux_2|f[15]~854\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~854_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[15]~853_combout\ & (\MEM_RAM|MEMORY[63][15]~q\)) # (!\mux_2|f[15]~853_combout\ & ((\MEM_RAM|MEMORY[55][15]~q\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[15]~853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][15]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[55][15]~q\,
	datad => \mux_2|f[15]~853_combout\,
	combout => \mux_2|f[15]~854_combout\);

-- Location: FF_X24_Y15_N25
\MEM_RAM|MEMORY[54][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][15]~q\);

-- Location: FF_X24_Y14_N19
\MEM_RAM|MEMORY[50][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][15]~q\);

-- Location: LCCOMB_X24_Y14_N18
\mux_2|f[15]~848\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~848_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[54][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[50][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[54][15]~q\,
	datac => \MEM_RAM|MEMORY[50][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~848_combout\);

-- Location: FF_X23_Y11_N31
\MEM_RAM|MEMORY[62][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][15]~q\);

-- Location: LCCOMB_X23_Y18_N28
\MEM_RAM|MEMORY[58][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[58][15]~feeder_combout\);

-- Location: FF_X23_Y18_N29
\MEM_RAM|MEMORY[58][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][15]~q\);

-- Location: LCCOMB_X23_Y11_N30
\mux_2|f[15]~849\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~849_combout\ = (\mux_2|f[15]~848_combout\ & (((\MEM_RAM|MEMORY[62][15]~q\)) # (!\ALU_1|Mux60~3_combout\))) # (!\mux_2|f[15]~848_combout\ & (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[58][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[15]~848_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[62][15]~q\,
	datad => \MEM_RAM|MEMORY[58][15]~q\,
	combout => \mux_2|f[15]~849_combout\);

-- Location: FF_X27_Y14_N25
\MEM_RAM|MEMORY[56][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][15]~q\);

-- Location: FF_X25_Y10_N29
\MEM_RAM|MEMORY[60][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][15]~q\);

-- Location: LCCOMB_X28_Y10_N14
\MEM_RAM|MEMORY[52][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[52][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[52][15]~feeder_combout\);

-- Location: FF_X28_Y10_N15
\MEM_RAM|MEMORY[52][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[52][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][15]~q\);

-- Location: FF_X27_Y10_N25
\MEM_RAM|MEMORY[48][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][15]~q\);

-- Location: LCCOMB_X27_Y10_N24
\mux_2|f[15]~850\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~850_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[52][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[48][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[52][15]~q\,
	datac => \MEM_RAM|MEMORY[48][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~850_combout\);

-- Location: LCCOMB_X25_Y10_N28
\mux_2|f[15]~851\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~851_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~850_combout\ & ((\MEM_RAM|MEMORY[60][15]~q\))) # (!\mux_2|f[15]~850_combout\ & (\MEM_RAM|MEMORY[56][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[56][15]~q\,
	datac => \MEM_RAM|MEMORY[60][15]~q\,
	datad => \mux_2|f[15]~850_combout\,
	combout => \mux_2|f[15]~851_combout\);

-- Location: LCCOMB_X19_Y5_N0
\mux_2|f[15]~852\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~852_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[15]~849_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[15]~851_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[15]~849_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[15]~851_combout\,
	combout => \mux_2|f[15]~852_combout\);

-- Location: LCCOMB_X19_Y5_N22
\mux_2|f[15]~855\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~855_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[15]~852_combout\ & ((\mux_2|f[15]~854_combout\))) # (!\mux_2|f[15]~852_combout\ & (\mux_2|f[15]~847_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[15]~852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[15]~847_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[15]~854_combout\,
	datad => \mux_2|f[15]~852_combout\,
	combout => \mux_2|f[15]~855_combout\);

-- Location: FF_X27_Y12_N31
\MEM_RAM|MEMORY[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][15]~q\);

-- Location: FF_X20_Y3_N21
\MEM_RAM|MEMORY[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][15]~q\);

-- Location: FF_X16_Y17_N1
\MEM_RAM|MEMORY[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][15]~q\);

-- Location: FF_X17_Y17_N3
\MEM_RAM|MEMORY[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][15]~q\);

-- Location: LCCOMB_X17_Y17_N2
\mux_2|f[15]~842\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~842_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][15]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[3][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~842_combout\);

-- Location: LCCOMB_X20_Y3_N20
\mux_2|f[15]~843\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~843_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~842_combout\ & ((\MEM_RAM|MEMORY[15][15]~q\))) # (!\mux_2|f[15]~842_combout\ & (\MEM_RAM|MEMORY[11][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[11][15]~q\,
	datac => \MEM_RAM|MEMORY[15][15]~q\,
	datad => \mux_2|f[15]~842_combout\,
	combout => \mux_2|f[15]~843_combout\);

-- Location: LCCOMB_X17_Y3_N8
\MEM_RAM|MEMORY[8][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[8][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[8][15]~feeder_combout\);

-- Location: FF_X17_Y3_N9
\MEM_RAM|MEMORY[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[8][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][15]~q\);

-- Location: FF_X18_Y3_N7
\MEM_RAM|MEMORY[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][15]~q\);

-- Location: LCCOMB_X13_Y10_N20
\MEM_RAM|MEMORY[4][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[4][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[4][15]~feeder_combout\);

-- Location: FF_X13_Y10_N21
\MEM_RAM|MEMORY[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[4][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][15]~q\);

-- Location: FF_X18_Y10_N5
\MEM_RAM|MEMORY[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][15]~q\);

-- Location: LCCOMB_X18_Y10_N4
\mux_2|f[15]~839\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~839_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[4][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[0][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[4][15]~q\,
	datac => \MEM_RAM|MEMORY[0][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~839_combout\);

-- Location: LCCOMB_X18_Y3_N6
\mux_2|f[15]~840\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~840_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~839_combout\ & ((\MEM_RAM|MEMORY[12][15]~q\))) # (!\mux_2|f[15]~839_combout\ & (\MEM_RAM|MEMORY[8][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[8][15]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[12][15]~q\,
	datad => \mux_2|f[15]~839_combout\,
	combout => \mux_2|f[15]~840_combout\);

-- Location: LCCOMB_X13_Y7_N12
\MEM_RAM|MEMORY[10][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[10][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[10][15]~feeder_combout\);

-- Location: FF_X13_Y7_N13
\MEM_RAM|MEMORY[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[10][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][15]~q\);

-- Location: FF_X15_Y4_N23
\MEM_RAM|MEMORY[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][15]~q\);

-- Location: LCCOMB_X13_Y4_N24
\MEM_RAM|MEMORY[6][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[6][15]~feeder_combout\);

-- Location: FF_X13_Y4_N25
\MEM_RAM|MEMORY[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][15]~q\);

-- Location: FF_X15_Y4_N25
\MEM_RAM|MEMORY[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][15]~q\);

-- Location: LCCOMB_X15_Y4_N24
\mux_2|f[15]~837\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~837_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[6][15]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[2][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[6][15]~q\,
	datac => \MEM_RAM|MEMORY[2][15]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[15]~837_combout\);

-- Location: LCCOMB_X15_Y4_N22
\mux_2|f[15]~838\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~838_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~837_combout\ & ((\MEM_RAM|MEMORY[14][15]~q\))) # (!\mux_2|f[15]~837_combout\ & (\MEM_RAM|MEMORY[10][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[10][15]~q\,
	datac => \MEM_RAM|MEMORY[14][15]~q\,
	datad => \mux_2|f[15]~837_combout\,
	combout => \mux_2|f[15]~838_combout\);

-- Location: LCCOMB_X19_Y5_N26
\mux_2|f[15]~841\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~841_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[15]~838_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[15]~840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[15]~840_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[15]~838_combout\,
	combout => \mux_2|f[15]~841_combout\);

-- Location: FF_X12_Y5_N29
\MEM_RAM|MEMORY[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][15]~q\);

-- Location: FF_X12_Y5_N7
\MEM_RAM|MEMORY[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][15]~q\);

-- Location: FF_X13_Y5_N21
\MEM_RAM|MEMORY[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][15]~q\);

-- Location: FF_X12_Y13_N17
\MEM_RAM|MEMORY[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][15]~q\);

-- Location: LCCOMB_X12_Y13_N16
\mux_2|f[15]~835\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~835_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[5][15]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[1][15]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[5][15]~q\,
	datac => \MEM_RAM|MEMORY[1][15]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[15]~835_combout\);

-- Location: LCCOMB_X12_Y5_N6
\mux_2|f[15]~836\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~836_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~835_combout\ & ((\MEM_RAM|MEMORY[13][15]~q\))) # (!\mux_2|f[15]~835_combout\ & (\MEM_RAM|MEMORY[9][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[9][15]~q\,
	datac => \MEM_RAM|MEMORY[13][15]~q\,
	datad => \mux_2|f[15]~835_combout\,
	combout => \mux_2|f[15]~836_combout\);

-- Location: LCCOMB_X19_Y5_N8
\mux_2|f[15]~844\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~844_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[15]~841_combout\ & (\mux_2|f[15]~843_combout\)) # (!\mux_2|f[15]~841_combout\ & ((\mux_2|f[15]~836_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[15]~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[15]~843_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[15]~841_combout\,
	datad => \mux_2|f[15]~836_combout\,
	combout => \mux_2|f[15]~844_combout\);

-- Location: FF_X13_Y9_N23
\MEM_RAM|MEMORY[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][15]~q\);

-- Location: FF_X15_Y5_N15
\MEM_RAM|MEMORY[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][15]~q\);

-- Location: LCCOMB_X15_Y13_N26
\MEM_RAM|MEMORY[23][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][15]~feeder_combout\ = \BANCO_REG|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux48~4_combout\,
	combout => \MEM_RAM|MEMORY[23][15]~feeder_combout\);

-- Location: FF_X15_Y13_N27
\MEM_RAM|MEMORY[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][15]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][15]~q\);

-- Location: FF_X15_Y5_N17
\MEM_RAM|MEMORY[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][15]~q\);

-- Location: LCCOMB_X15_Y5_N16
\mux_2|f[15]~832\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~832_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][15]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[23][15]~q\,
	datac => \MEM_RAM|MEMORY[22][15]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[15]~832_combout\);

-- Location: LCCOMB_X15_Y5_N14
\mux_2|f[15]~833\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~833_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~832_combout\ & ((\MEM_RAM|MEMORY[31][15]~q\))) # (!\mux_2|f[15]~832_combout\ & (\MEM_RAM|MEMORY[30][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][15]~q\,
	datac => \MEM_RAM|MEMORY[31][15]~q\,
	datad => \mux_2|f[15]~832_combout\,
	combout => \mux_2|f[15]~833_combout\);

-- Location: FF_X16_Y5_N19
\MEM_RAM|MEMORY[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][15]~q\);

-- Location: FF_X18_Y5_N1
\MEM_RAM|MEMORY[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][15]~q\);

-- Location: FF_X17_Y5_N17
\MEM_RAM|MEMORY[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][15]~q\);

-- Location: FF_X17_Y5_N19
\MEM_RAM|MEMORY[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][15]~q\);

-- Location: LCCOMB_X17_Y5_N18
\mux_2|f[15]~825\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~825_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][15]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[19][15]~q\,
	datac => \MEM_RAM|MEMORY[18][15]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[15]~825_combout\);

-- Location: LCCOMB_X18_Y5_N0
\mux_2|f[15]~826\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~826_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~825_combout\ & ((\MEM_RAM|MEMORY[27][15]~q\))) # (!\mux_2|f[15]~825_combout\ & (\MEM_RAM|MEMORY[26][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[26][15]~q\,
	datac => \MEM_RAM|MEMORY[27][15]~q\,
	datad => \mux_2|f[15]~825_combout\,
	combout => \mux_2|f[15]~826_combout\);

-- Location: FF_X20_Y5_N7
\MEM_RAM|MEMORY[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][15]~q\);

-- Location: FF_X19_Y3_N3
\MEM_RAM|MEMORY[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][15]~q\);

-- Location: FF_X18_Y3_N9
\MEM_RAM|MEMORY[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][15]~q\);

-- Location: FF_X19_Y3_N9
\MEM_RAM|MEMORY[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][15]~q\);

-- Location: LCCOMB_X19_Y3_N8
\mux_2|f[15]~827\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~827_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][15]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][15]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][15]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[15]~827_combout\);

-- Location: LCCOMB_X19_Y3_N2
\mux_2|f[15]~828\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~828_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~827_combout\ & ((\MEM_RAM|MEMORY[29][15]~q\))) # (!\mux_2|f[15]~827_combout\ & (\MEM_RAM|MEMORY[28][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][15]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[29][15]~q\,
	datad => \mux_2|f[15]~827_combout\,
	combout => \mux_2|f[15]~828_combout\);

-- Location: FF_X20_Y5_N21
\MEM_RAM|MEMORY[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][15]~q\);

-- Location: FF_X20_Y10_N13
\MEM_RAM|MEMORY[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][15]~q\);

-- Location: FF_X20_Y3_N11
\MEM_RAM|MEMORY[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][15]~q\);

-- Location: FF_X20_Y10_N7
\MEM_RAM|MEMORY[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux48~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][15]~q\);

-- Location: LCCOMB_X20_Y10_N6
\mux_2|f[15]~829\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~829_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][15]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[17][15]~q\,
	datac => \MEM_RAM|MEMORY[16][15]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[15]~829_combout\);

-- Location: LCCOMB_X20_Y10_N12
\mux_2|f[15]~830\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~830_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[15]~829_combout\ & ((\MEM_RAM|MEMORY[25][15]~q\))) # (!\mux_2|f[15]~829_combout\ & (\MEM_RAM|MEMORY[24][15]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[15]~829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[24][15]~q\,
	datac => \MEM_RAM|MEMORY[25][15]~q\,
	datad => \mux_2|f[15]~829_combout\,
	combout => \mux_2|f[15]~830_combout\);

-- Location: LCCOMB_X19_Y5_N10
\mux_2|f[15]~831\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~831_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[15]~828_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[15]~830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[15]~828_combout\,
	datad => \mux_2|f[15]~830_combout\,
	combout => \mux_2|f[15]~831_combout\);

-- Location: LCCOMB_X19_Y5_N16
\mux_2|f[15]~834\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~834_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[15]~831_combout\ & (\mux_2|f[15]~833_combout\)) # (!\mux_2|f[15]~831_combout\ & ((\mux_2|f[15]~826_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[15]~831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[15]~833_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[15]~826_combout\,
	datad => \mux_2|f[15]~831_combout\,
	combout => \mux_2|f[15]~834_combout\);

-- Location: LCCOMB_X19_Y5_N18
\mux_2|f[15]~845\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~845_combout\ = (\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\) # ((\mux_2|f[15]~834_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\mux_2|f[15]~844_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[15]~844_combout\,
	datad => \mux_2|f[15]~834_combout\,
	combout => \mux_2|f[15]~845_combout\);

-- Location: LCCOMB_X19_Y5_N28
\mux_2|f[15]~856\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~856_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[15]~845_combout\ & ((\mux_2|f[15]~855_combout\))) # (!\mux_2|f[15]~845_combout\ & (\mux_2|f[15]~824_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[15]~845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[15]~824_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[15]~855_combout\,
	datad => \mux_2|f[15]~845_combout\,
	combout => \mux_2|f[15]~856_combout\);

-- Location: LCCOMB_X19_Y5_N2
\mux_2|f[15]~857\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~857_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)) # (!\ALU_1|temp~15_combout\))) # (!\CONTROLER|BRANCH~0_combout\ & (((!\mux_2|f[1]~154_combout\ & \mux_2|f[15]~856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|temp~15_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[15]~856_combout\,
	combout => \mux_2|f[15]~857_combout\);

-- Location: LCCOMB_X19_Y5_N24
\mux_2|f[15]~858\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~858_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[15]~857_combout\ & (\ALU_1|Add0~30_combout\)) # (!\mux_2|f[15]~857_combout\ & ((\ALU_1|Mux16~0_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[15]~857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Add0~30_combout\,
	datab => \ALU_1|Mux16~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[15]~857_combout\,
	combout => \mux_2|f[15]~858_combout\);

-- Location: LCCOMB_X19_Y5_N30
\mux_JAL|f[15]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[15]~17_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[15]~30_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[15]~858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[15]~30_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[15]~858_combout\,
	combout => \mux_JAL|f[15]~17_combout\);

-- Location: FF_X19_Y5_N31
\BANCO_REG|MEMORY[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[15]~17_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][15]~q\);

-- Location: LCCOMB_X19_Y5_N14
\mux_3|f[15]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[15]~79_combout\ = (!\PC|q\(1) & (\BANCO_REG|MEMORY[2][15]~q\ & (\PC|q\(2) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \BANCO_REG|MEMORY[2][15]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_3|f[15]~79_combout\);

-- Location: LCCOMB_X19_Y9_N0
\ALU_1|Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~32_combout\ = ((\mux_3|f[16]~78_combout\ $ (\BANCO_REG|Mux15~1_combout\ $ (!\ALU_1|Add0~31\)))) # (GND)
-- \ALU_1|Add0~33\ = CARRY((\mux_3|f[16]~78_combout\ & ((\BANCO_REG|Mux15~1_combout\) # (!\ALU_1|Add0~31\))) # (!\mux_3|f[16]~78_combout\ & (\BANCO_REG|Mux15~1_combout\ & !\ALU_1|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[16]~78_combout\,
	datab => \BANCO_REG|Mux15~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~31\,
	combout => \ALU_1|Add0~32_combout\,
	cout => \ALU_1|Add0~33\);

-- Location: LCCOMB_X15_Y9_N26
\ALU_1|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux15~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~32_combout\,
	combout => \ALU_1|Mux15~0_combout\);

-- Location: LCCOMB_X14_Y6_N12
\BANCO_REG|Mux47~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux47~4_combout\ = (\BANCO_REG|MEMORY[2][16]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][16]~q\,
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux47~4_combout\);

-- Location: LCCOMB_X15_Y17_N22
\MEM_RAM|MEMORY[27][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[27][16]~feeder_combout\);

-- Location: FF_X15_Y17_N23
\MEM_RAM|MEMORY[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][16]~q\);

-- Location: FF_X13_Y16_N3
\MEM_RAM|MEMORY[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][16]~q\);

-- Location: LCCOMB_X11_Y13_N12
\MEM_RAM|MEMORY[15][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[15][16]~feeder_combout\);

-- Location: FF_X11_Y13_N13
\MEM_RAM|MEMORY[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][16]~q\);

-- Location: FF_X13_Y16_N13
\MEM_RAM|MEMORY[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][16]~q\);

-- Location: LCCOMB_X13_Y16_N12
\mux_2|f[16]~866\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~866_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[15][16]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[11][16]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][16]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[11][16]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[16]~866_combout\);

-- Location: LCCOMB_X13_Y16_N2
\mux_2|f[16]~867\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~867_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~866_combout\ & ((\MEM_RAM|MEMORY[31][16]~q\))) # (!\mux_2|f[16]~866_combout\ & (\MEM_RAM|MEMORY[27][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[27][16]~q\,
	datac => \MEM_RAM|MEMORY[31][16]~q\,
	datad => \mux_2|f[16]~866_combout\,
	combout => \mux_2|f[16]~867_combout\);

-- Location: LCCOMB_X11_Y5_N18
\MEM_RAM|MEMORY[25][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[25][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[25][16]~feeder_combout\);

-- Location: FF_X11_Y5_N19
\MEM_RAM|MEMORY[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[25][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][16]~q\);

-- Location: FF_X11_Y8_N21
\MEM_RAM|MEMORY[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][16]~q\);

-- Location: FF_X12_Y9_N23
\MEM_RAM|MEMORY[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][16]~q\);

-- Location: FF_X11_Y8_N7
\MEM_RAM|MEMORY[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][16]~q\);

-- Location: LCCOMB_X11_Y8_N6
\mux_2|f[16]~859\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~859_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[13][16]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[9][16]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[13][16]~q\,
	datac => \MEM_RAM|MEMORY[9][16]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[16]~859_combout\);

-- Location: LCCOMB_X11_Y8_N20
\mux_2|f[16]~860\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~860_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~859_combout\ & ((\MEM_RAM|MEMORY[29][16]~q\))) # (!\mux_2|f[16]~859_combout\ & (\MEM_RAM|MEMORY[25][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[25][16]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[29][16]~q\,
	datad => \mux_2|f[16]~859_combout\,
	combout => \mux_2|f[16]~860_combout\);

-- Location: LCCOMB_X16_Y5_N16
\MEM_RAM|MEMORY[26][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[26][16]~feeder_combout\);

-- Location: FF_X16_Y5_N17
\MEM_RAM|MEMORY[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][16]~q\);

-- Location: FF_X13_Y8_N19
\MEM_RAM|MEMORY[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][16]~q\);

-- Location: FF_X13_Y6_N5
\MEM_RAM|MEMORY[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][16]~q\);

-- Location: FF_X13_Y8_N17
\MEM_RAM|MEMORY[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][16]~q\);

-- Location: LCCOMB_X13_Y8_N16
\mux_2|f[16]~861\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~861_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[14][16]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[10][16]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[14][16]~q\,
	datac => \MEM_RAM|MEMORY[10][16]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[16]~861_combout\);

-- Location: LCCOMB_X13_Y8_N18
\mux_2|f[16]~862\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~862_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~861_combout\ & ((\MEM_RAM|MEMORY[30][16]~q\))) # (!\mux_2|f[16]~861_combout\ & (\MEM_RAM|MEMORY[26][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[26][16]~q\,
	datac => \MEM_RAM|MEMORY[30][16]~q\,
	datad => \mux_2|f[16]~861_combout\,
	combout => \mux_2|f[16]~862_combout\);

-- Location: FF_X30_Y6_N19
\MEM_RAM|MEMORY[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][16]~q\);

-- Location: FF_X30_Y6_N9
\MEM_RAM|MEMORY[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][16]~q\);

-- Location: FF_X29_Y10_N7
\MEM_RAM|MEMORY[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][16]~q\);

-- Location: FF_X29_Y10_N9
\MEM_RAM|MEMORY[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][16]~q\);

-- Location: LCCOMB_X29_Y10_N8
\mux_2|f[16]~863\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~863_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][16]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][16]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][16]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][16]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[16]~863_combout\);

-- Location: LCCOMB_X30_Y6_N8
\mux_2|f[16]~864\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~864_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~863_combout\ & ((\MEM_RAM|MEMORY[28][16]~q\))) # (!\mux_2|f[16]~863_combout\ & (\MEM_RAM|MEMORY[24][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[24][16]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[28][16]~q\,
	datad => \mux_2|f[16]~863_combout\,
	combout => \mux_2|f[16]~864_combout\);

-- Location: LCCOMB_X18_Y6_N16
\mux_2|f[16]~865\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~865_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[16]~862_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[16]~864_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[16]~862_combout\,
	datad => \mux_2|f[16]~864_combout\,
	combout => \mux_2|f[16]~865_combout\);

-- Location: LCCOMB_X18_Y6_N26
\mux_2|f[16]~868\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~868_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[16]~865_combout\ & (\mux_2|f[16]~867_combout\)) # (!\mux_2|f[16]~865_combout\ & ((\mux_2|f[16]~860_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[16]~865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[16]~867_combout\,
	datac => \mux_2|f[16]~860_combout\,
	datad => \mux_2|f[16]~865_combout\,
	combout => \mux_2|f[16]~868_combout\);

-- Location: FF_X13_Y17_N13
\MEM_RAM|MEMORY[62][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][16]~q\);

-- Location: FF_X14_Y6_N31
\MEM_RAM|MEMORY[46][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][16]~q\);

-- Location: LCCOMB_X14_Y6_N30
\mux_2|f[16]~897\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~897_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[62][16]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[46][16]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[62][16]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[46][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~897_combout\);

-- Location: FF_X14_Y6_N13
\MEM_RAM|MEMORY[63][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux47~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][16]~q\);

-- Location: FF_X13_Y6_N23
\MEM_RAM|MEMORY[47][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][16]~q\);

-- Location: LCCOMB_X13_Y6_N22
\mux_2|f[16]~898\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~898_combout\ = (\mux_2|f[16]~897_combout\ & ((\MEM_RAM|MEMORY[63][16]~q\) # ((!\ALU_1|Mux63~10_combout\)))) # (!\mux_2|f[16]~897_combout\ & (((\MEM_RAM|MEMORY[47][16]~q\ & \ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[16]~897_combout\,
	datab => \MEM_RAM|MEMORY[63][16]~q\,
	datac => \MEM_RAM|MEMORY[47][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~898_combout\);

-- Location: LCCOMB_X15_Y18_N28
\MEM_RAM|MEMORY[58][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[58][16]~feeder_combout\);

-- Location: FF_X15_Y18_N29
\MEM_RAM|MEMORY[58][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][16]~q\);

-- Location: FF_X14_Y11_N19
\MEM_RAM|MEMORY[59][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][16]~q\);

-- Location: FF_X13_Y11_N13
\MEM_RAM|MEMORY[43][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][16]~q\);

-- Location: FF_X14_Y11_N1
\MEM_RAM|MEMORY[42][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][16]~q\);

-- Location: LCCOMB_X14_Y11_N0
\mux_2|f[16]~890\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~890_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[43][16]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[42][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[43][16]~q\,
	datac => \MEM_RAM|MEMORY[42][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~890_combout\);

-- Location: LCCOMB_X14_Y11_N18
\mux_2|f[16]~891\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~891_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~890_combout\ & ((\MEM_RAM|MEMORY[59][16]~q\))) # (!\mux_2|f[16]~890_combout\ & (\MEM_RAM|MEMORY[58][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[58][16]~q\,
	datac => \MEM_RAM|MEMORY[59][16]~q\,
	datad => \mux_2|f[16]~890_combout\,
	combout => \mux_2|f[16]~891_combout\);

-- Location: LCCOMB_X25_Y10_N26
\MEM_RAM|MEMORY[60][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[60][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[60][16]~feeder_combout\);

-- Location: FF_X25_Y10_N27
\MEM_RAM|MEMORY[60][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[60][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][16]~q\);

-- Location: FF_X17_Y4_N3
\MEM_RAM|MEMORY[61][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][16]~q\);

-- Location: LCCOMB_X13_Y5_N12
\MEM_RAM|MEMORY[45][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[45][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[45][16]~feeder_combout\);

-- Location: FF_X13_Y5_N13
\MEM_RAM|MEMORY[45][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[45][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][16]~q\);

-- Location: FF_X17_Y4_N21
\MEM_RAM|MEMORY[44][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][16]~q\);

-- Location: LCCOMB_X17_Y4_N20
\mux_2|f[16]~892\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~892_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[45][16]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[44][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[45][16]~q\,
	datac => \MEM_RAM|MEMORY[44][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~892_combout\);

-- Location: LCCOMB_X17_Y4_N2
\mux_2|f[16]~893\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~893_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~892_combout\ & ((\MEM_RAM|MEMORY[61][16]~q\))) # (!\mux_2|f[16]~892_combout\ & (\MEM_RAM|MEMORY[60][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[60][16]~q\,
	datac => \MEM_RAM|MEMORY[61][16]~q\,
	datad => \mux_2|f[16]~892_combout\,
	combout => \mux_2|f[16]~893_combout\);

-- Location: LCCOMB_X15_Y14_N22
\MEM_RAM|MEMORY[56][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[56][16]~feeder_combout\);

-- Location: FF_X15_Y14_N23
\MEM_RAM|MEMORY[56][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][16]~q\);

-- Location: FF_X14_Y10_N11
\MEM_RAM|MEMORY[57][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][16]~q\);

-- Location: FF_X13_Y13_N13
\MEM_RAM|MEMORY[41][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][16]~q\);

-- Location: FF_X14_Y10_N17
\MEM_RAM|MEMORY[40][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][16]~q\);

-- Location: LCCOMB_X14_Y10_N16
\mux_2|f[16]~894\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~894_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[41][16]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[40][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[41][16]~q\,
	datac => \MEM_RAM|MEMORY[40][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~894_combout\);

-- Location: LCCOMB_X14_Y10_N10
\mux_2|f[16]~895\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~895_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~894_combout\ & ((\MEM_RAM|MEMORY[57][16]~q\))) # (!\mux_2|f[16]~894_combout\ & (\MEM_RAM|MEMORY[56][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][16]~q\,
	datac => \MEM_RAM|MEMORY[57][16]~q\,
	datad => \mux_2|f[16]~894_combout\,
	combout => \mux_2|f[16]~895_combout\);

-- Location: LCCOMB_X18_Y6_N2
\mux_2|f[16]~896\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~896_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[16]~893_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[16]~895_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[16]~893_combout\,
	datad => \mux_2|f[16]~895_combout\,
	combout => \mux_2|f[16]~896_combout\);

-- Location: LCCOMB_X18_Y6_N8
\mux_2|f[16]~899\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~899_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[16]~896_combout\ & (\mux_2|f[16]~898_combout\)) # (!\mux_2|f[16]~896_combout\ & ((\mux_2|f[16]~891_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[16]~896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[16]~898_combout\,
	datac => \mux_2|f[16]~891_combout\,
	datad => \mux_2|f[16]~896_combout\,
	combout => \mux_2|f[16]~899_combout\);

-- Location: FF_X29_Y11_N1
\MEM_RAM|MEMORY[53][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][16]~q\);

-- Location: FF_X28_Y8_N25
\MEM_RAM|MEMORY[55][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][16]~q\);

-- Location: LCCOMB_X28_Y9_N8
\MEM_RAM|MEMORY[39][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[39][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[39][16]~feeder_combout\);

-- Location: FF_X28_Y9_N9
\MEM_RAM|MEMORY[39][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[39][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][16]~q\);

-- Location: FF_X28_Y8_N7
\MEM_RAM|MEMORY[37][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][16]~q\);

-- Location: LCCOMB_X28_Y8_N6
\mux_2|f[16]~876\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~876_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][16]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][16]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][16]~q\,
	datac => \MEM_RAM|MEMORY[37][16]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[16]~876_combout\);

-- Location: LCCOMB_X28_Y8_N24
\mux_2|f[16]~877\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~877_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~876_combout\ & ((\MEM_RAM|MEMORY[55][16]~q\))) # (!\mux_2|f[16]~876_combout\ & (\MEM_RAM|MEMORY[53][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][16]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[55][16]~q\,
	datad => \mux_2|f[16]~876_combout\,
	combout => \mux_2|f[16]~877_combout\);

-- Location: LCCOMB_X20_Y16_N6
\MEM_RAM|MEMORY[49][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[49][16]~feeder_combout\);

-- Location: FF_X20_Y16_N7
\MEM_RAM|MEMORY[49][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][16]~q\);

-- Location: FF_X20_Y13_N3
\MEM_RAM|MEMORY[51][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][16]~q\);

-- Location: LCCOMB_X20_Y15_N20
\MEM_RAM|MEMORY[35][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[35][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[35][16]~feeder_combout\);

-- Location: FF_X20_Y15_N21
\MEM_RAM|MEMORY[35][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[35][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][16]~q\);

-- Location: FF_X20_Y13_N1
\MEM_RAM|MEMORY[33][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][16]~q\);

-- Location: LCCOMB_X20_Y13_N0
\mux_2|f[16]~871\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~871_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][16]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][16]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[35][16]~q\,
	datac => \MEM_RAM|MEMORY[33][16]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[16]~871_combout\);

-- Location: LCCOMB_X20_Y13_N2
\mux_2|f[16]~872\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~872_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~871_combout\ & ((\MEM_RAM|MEMORY[51][16]~q\))) # (!\mux_2|f[16]~871_combout\ & (\MEM_RAM|MEMORY[49][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[49][16]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[51][16]~q\,
	datad => \mux_2|f[16]~871_combout\,
	combout => \mux_2|f[16]~872_combout\);

-- Location: LCCOMB_X25_Y6_N22
\MEM_RAM|MEMORY[48][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[48][16]~feeder_combout\);

-- Location: FF_X25_Y6_N23
\MEM_RAM|MEMORY[48][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][16]~q\);

-- Location: FF_X24_Y9_N27
\MEM_RAM|MEMORY[50][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][16]~q\);

-- Location: LCCOMB_X27_Y9_N20
\MEM_RAM|MEMORY[34][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[34][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[34][16]~feeder_combout\);

-- Location: FF_X27_Y9_N21
\MEM_RAM|MEMORY[34][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[34][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][16]~q\);

-- Location: FF_X24_Y9_N1
\MEM_RAM|MEMORY[32][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][16]~q\);

-- Location: LCCOMB_X24_Y9_N0
\mux_2|f[16]~873\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~873_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][16]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][16]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][16]~q\,
	datac => \MEM_RAM|MEMORY[32][16]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[16]~873_combout\);

-- Location: LCCOMB_X24_Y9_N26
\mux_2|f[16]~874\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~874_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~873_combout\ & ((\MEM_RAM|MEMORY[50][16]~q\))) # (!\mux_2|f[16]~873_combout\ & (\MEM_RAM|MEMORY[48][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][16]~q\,
	datac => \MEM_RAM|MEMORY[50][16]~q\,
	datad => \mux_2|f[16]~873_combout\,
	combout => \mux_2|f[16]~874_combout\);

-- Location: LCCOMB_X18_Y6_N4
\mux_2|f[16]~875\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~875_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[16]~872_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[16]~874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[16]~872_combout\,
	datad => \mux_2|f[16]~874_combout\,
	combout => \mux_2|f[16]~875_combout\);

-- Location: FF_X28_Y12_N19
\MEM_RAM|MEMORY[52][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][16]~q\);

-- Location: FF_X23_Y16_N25
\MEM_RAM|MEMORY[54][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][16]~q\);

-- Location: LCCOMB_X24_Y16_N28
\MEM_RAM|MEMORY[38][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[38][16]~feeder_combout\);

-- Location: FF_X24_Y16_N29
\MEM_RAM|MEMORY[38][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][16]~q\);

-- Location: FF_X23_Y16_N7
\MEM_RAM|MEMORY[36][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][16]~q\);

-- Location: LCCOMB_X23_Y16_N6
\mux_2|f[16]~869\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~869_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][16]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][16]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][16]~q\,
	datac => \MEM_RAM|MEMORY[36][16]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[16]~869_combout\);

-- Location: LCCOMB_X23_Y16_N24
\mux_2|f[16]~870\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~870_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~869_combout\ & ((\MEM_RAM|MEMORY[54][16]~q\))) # (!\mux_2|f[16]~869_combout\ & (\MEM_RAM|MEMORY[52][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[52][16]~q\,
	datac => \MEM_RAM|MEMORY[54][16]~q\,
	datad => \mux_2|f[16]~869_combout\,
	combout => \mux_2|f[16]~870_combout\);

-- Location: LCCOMB_X18_Y6_N30
\mux_2|f[16]~878\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~878_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[16]~875_combout\ & (\mux_2|f[16]~877_combout\)) # (!\mux_2|f[16]~875_combout\ & ((\mux_2|f[16]~870_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[16]~875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[16]~877_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[16]~875_combout\,
	datad => \mux_2|f[16]~870_combout\,
	combout => \mux_2|f[16]~878_combout\);

-- Location: FF_X14_Y7_N5
\MEM_RAM|MEMORY[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][16]~q\);

-- Location: FF_X18_Y6_N15
\MEM_RAM|MEMORY[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][16]~q\);

-- Location: LCCOMB_X11_Y5_N0
\MEM_RAM|MEMORY[1][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[1][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[1][16]~feeder_combout\);

-- Location: FF_X11_Y5_N1
\MEM_RAM|MEMORY[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[1][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][16]~q\);

-- Location: FF_X18_Y6_N21
\MEM_RAM|MEMORY[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][16]~q\);

-- Location: LCCOMB_X18_Y6_N20
\mux_2|f[16]~883\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~883_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[1][16]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[0][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[1][16]~q\,
	datac => \MEM_RAM|MEMORY[0][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~883_combout\);

-- Location: LCCOMB_X18_Y6_N14
\mux_2|f[16]~884\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~884_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~883_combout\ & ((\MEM_RAM|MEMORY[17][16]~q\))) # (!\mux_2|f[16]~883_combout\ & (\MEM_RAM|MEMORY[16][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[16][16]~q\,
	datac => \MEM_RAM|MEMORY[17][16]~q\,
	datad => \mux_2|f[16]~883_combout\,
	combout => \mux_2|f[16]~884_combout\);

-- Location: FF_X28_Y12_N13
\MEM_RAM|MEMORY[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][16]~q\);

-- Location: FF_X17_Y7_N31
\MEM_RAM|MEMORY[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][16]~q\);

-- Location: LCCOMB_X13_Y5_N22
\MEM_RAM|MEMORY[5][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[5][16]~feeder_combout\);

-- Location: FF_X13_Y5_N23
\MEM_RAM|MEMORY[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][16]~q\);

-- Location: FF_X17_Y7_N25
\MEM_RAM|MEMORY[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][16]~q\);

-- Location: LCCOMB_X17_Y7_N24
\mux_2|f[16]~881\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~881_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[5][16]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[5][16]~q\,
	datac => \MEM_RAM|MEMORY[4][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~881_combout\);

-- Location: LCCOMB_X17_Y7_N30
\mux_2|f[16]~882\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~882_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~881_combout\ & ((\MEM_RAM|MEMORY[21][16]~q\))) # (!\mux_2|f[16]~881_combout\ & (\MEM_RAM|MEMORY[20][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[20][16]~q\,
	datac => \MEM_RAM|MEMORY[21][16]~q\,
	datad => \mux_2|f[16]~881_combout\,
	combout => \mux_2|f[16]~882_combout\);

-- Location: LCCOMB_X18_Y6_N0
\mux_2|f[16]~885\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~885_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[16]~882_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[16]~884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[16]~884_combout\,
	datad => \mux_2|f[16]~882_combout\,
	combout => \mux_2|f[16]~885_combout\);

-- Location: FF_X28_Y14_N5
\MEM_RAM|MEMORY[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][16]~q\);

-- Location: FF_X17_Y14_N27
\MEM_RAM|MEMORY[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][16]~q\);

-- Location: FF_X20_Y17_N21
\MEM_RAM|MEMORY[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][16]~q\);

-- Location: FF_X17_Y14_N29
\MEM_RAM|MEMORY[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][16]~q\);

-- Location: LCCOMB_X17_Y14_N28
\mux_2|f[16]~886\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~886_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[7][16]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[6][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[7][16]~q\,
	datac => \MEM_RAM|MEMORY[6][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~886_combout\);

-- Location: LCCOMB_X17_Y14_N26
\mux_2|f[16]~887\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~887_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~886_combout\ & ((\MEM_RAM|MEMORY[23][16]~q\))) # (!\mux_2|f[16]~886_combout\ & (\MEM_RAM|MEMORY[22][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[22][16]~q\,
	datac => \MEM_RAM|MEMORY[23][16]~q\,
	datad => \mux_2|f[16]~886_combout\,
	combout => \mux_2|f[16]~887_combout\);

-- Location: FF_X18_Y15_N5
\MEM_RAM|MEMORY[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][16]~q\);

-- Location: FF_X18_Y14_N19
\MEM_RAM|MEMORY[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][16]~q\);

-- Location: LCCOMB_X16_Y13_N4
\MEM_RAM|MEMORY[3][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][16]~feeder_combout\ = \BANCO_REG|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux47~4_combout\,
	combout => \MEM_RAM|MEMORY[3][16]~feeder_combout\);

-- Location: FF_X16_Y13_N5
\MEM_RAM|MEMORY[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][16]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][16]~q\);

-- Location: FF_X18_Y13_N1
\MEM_RAM|MEMORY[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux47~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][16]~q\);

-- Location: LCCOMB_X18_Y13_N0
\mux_2|f[16]~879\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~879_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[3][16]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[2][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[3][16]~q\,
	datac => \MEM_RAM|MEMORY[2][16]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[16]~879_combout\);

-- Location: LCCOMB_X18_Y14_N18
\mux_2|f[16]~880\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~880_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[16]~879_combout\ & ((\MEM_RAM|MEMORY[19][16]~q\))) # (!\mux_2|f[16]~879_combout\ & (\MEM_RAM|MEMORY[18][16]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[16]~879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[18][16]~q\,
	datac => \MEM_RAM|MEMORY[19][16]~q\,
	datad => \mux_2|f[16]~879_combout\,
	combout => \mux_2|f[16]~880_combout\);

-- Location: LCCOMB_X18_Y6_N6
\mux_2|f[16]~888\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~888_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[16]~885_combout\ & (\mux_2|f[16]~887_combout\)) # (!\mux_2|f[16]~885_combout\ & ((\mux_2|f[16]~880_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[16]~885_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[16]~885_combout\,
	datac => \mux_2|f[16]~887_combout\,
	datad => \mux_2|f[16]~880_combout\,
	combout => \mux_2|f[16]~888_combout\);

-- Location: LCCOMB_X18_Y6_N24
\mux_2|f[16]~889\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~889_combout\ = (\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux60~3_combout\) # ((\mux_2|f[16]~878_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & ((\mux_2|f[16]~888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[16]~878_combout\,
	datad => \mux_2|f[16]~888_combout\,
	combout => \mux_2|f[16]~889_combout\);

-- Location: LCCOMB_X18_Y6_N10
\mux_2|f[16]~900\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~900_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[16]~889_combout\ & ((\mux_2|f[16]~899_combout\))) # (!\mux_2|f[16]~889_combout\ & (\mux_2|f[16]~868_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[16]~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[16]~868_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[16]~899_combout\,
	datad => \mux_2|f[16]~889_combout\,
	combout => \mux_2|f[16]~900_combout\);

-- Location: LCCOMB_X18_Y6_N12
\mux_2|f[16]~901\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~901_combout\ = (\CONTROLER|BRANCH~0_combout\ & (\mux_2|f[1]~154_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\ & (\ALU_1|Mux15~0_combout\)) # (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[16]~900_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \ALU_1|Mux15~0_combout\,
	datad => \mux_2|f[16]~900_combout\,
	combout => \mux_2|f[16]~901_combout\);

-- Location: LCCOMB_X18_Y6_N22
\mux_2|f[16]~902\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~902_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[16]~901_combout\ & ((\ALU_1|Add0~32_combout\))) # (!\mux_2|f[16]~901_combout\ & (!\ALU_1|temp~16_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[16]~901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|temp~16_combout\,
	datac => \ALU_1|Add0~32_combout\,
	datad => \mux_2|f[16]~901_combout\,
	combout => \mux_2|f[16]~902_combout\);

-- Location: LCCOMB_X17_Y6_N8
\mux_JAL|f[16]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[16]~16_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[16]~32_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[16]~902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[16]~32_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[16]~902_combout\,
	combout => \mux_JAL|f[16]~16_combout\);

-- Location: FF_X17_Y6_N9
\BANCO_REG|MEMORY[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[16]~16_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][16]~q\);

-- Location: LCCOMB_X17_Y6_N26
\mux_3|f[16]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[16]~78_combout\ = (\BANCO_REG|MEMORY[2][16]~q\ & (\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][16]~q\,
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_3|f[16]~78_combout\);

-- Location: LCCOMB_X19_Y9_N2
\ALU_1|Add0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~34_combout\ = (\mux_3|f[17]~77_combout\ & ((\BANCO_REG|Mux14~1_combout\ & (\ALU_1|Add0~33\ & VCC)) # (!\BANCO_REG|Mux14~1_combout\ & (!\ALU_1|Add0~33\)))) # (!\mux_3|f[17]~77_combout\ & ((\BANCO_REG|Mux14~1_combout\ & (!\ALU_1|Add0~33\)) # 
-- (!\BANCO_REG|Mux14~1_combout\ & ((\ALU_1|Add0~33\) # (GND)))))
-- \ALU_1|Add0~35\ = CARRY((\mux_3|f[17]~77_combout\ & (!\BANCO_REG|Mux14~1_combout\ & !\ALU_1|Add0~33\)) # (!\mux_3|f[17]~77_combout\ & ((!\ALU_1|Add0~33\) # (!\BANCO_REG|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[17]~77_combout\,
	datab => \BANCO_REG|Mux14~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~33\,
	combout => \ALU_1|Add0~34_combout\,
	cout => \ALU_1|Add0~35\);

-- Location: LCCOMB_X16_Y9_N16
\ALU_1|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux14~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~34_combout\,
	combout => \ALU_1|Mux14~0_combout\);

-- Location: LCCOMB_X18_Y5_N22
\ALU_1|temp~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~17_combout\ = (\BANCO_REG|Mux14~1_combout\) # (\mux_3|f[17]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux14~1_combout\,
	datad => \mux_3|f[17]~77_combout\,
	combout => \ALU_1|temp~17_combout\);

-- Location: LCCOMB_X18_Y5_N26
\BANCO_REG|Mux46~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux46~4_combout\ = (\BANCO_REG|MEMORY[2][17]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[2][17]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux46~4_combout\);

-- Location: LCCOMB_X18_Y17_N20
\MEM_RAM|MEMORY[50][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[50][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[50][17]~feeder_combout\);

-- Location: FF_X18_Y17_N21
\MEM_RAM|MEMORY[50][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[50][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][17]~q\);

-- Location: FF_X22_Y17_N19
\MEM_RAM|MEMORY[54][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][17]~q\);

-- Location: FF_X28_Y14_N11
\MEM_RAM|MEMORY[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][17]~q\);

-- Location: FF_X23_Y17_N3
\MEM_RAM|MEMORY[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][17]~q\);

-- Location: LCCOMB_X23_Y17_N2
\mux_2|f[17]~903\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~903_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[22][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[18][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[22][17]~q\,
	datac => \MEM_RAM|MEMORY[18][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~903_combout\);

-- Location: LCCOMB_X22_Y17_N18
\mux_2|f[17]~904\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~904_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~903_combout\ & ((\MEM_RAM|MEMORY[54][17]~q\))) # (!\mux_2|f[17]~903_combout\ & (\MEM_RAM|MEMORY[50][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[50][17]~q\,
	datac => \MEM_RAM|MEMORY[54][17]~q\,
	datad => \mux_2|f[17]~903_combout\,
	combout => \mux_2|f[17]~904_combout\);

-- Location: FF_X25_Y6_N13
\MEM_RAM|MEMORY[48][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][17]~q\);

-- Location: LCCOMB_X28_Y11_N22
\MEM_RAM|MEMORY[20][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[20][17]~feeder_combout\);

-- Location: FF_X28_Y11_N23
\MEM_RAM|MEMORY[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][17]~q\);

-- Location: FF_X24_Y10_N15
\MEM_RAM|MEMORY[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][17]~q\);

-- Location: LCCOMB_X24_Y10_N14
\mux_2|f[17]~907\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~907_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[20][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[16][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][17]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[16][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~907_combout\);

-- Location: FF_X24_Y10_N25
\MEM_RAM|MEMORY[52][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][17]~q\);

-- Location: LCCOMB_X24_Y10_N24
\mux_2|f[17]~908\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~908_combout\ = (\mux_2|f[17]~907_combout\ & (((\MEM_RAM|MEMORY[52][17]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[17]~907_combout\ & (\MEM_RAM|MEMORY[48][17]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[48][17]~q\,
	datab => \mux_2|f[17]~907_combout\,
	datac => \MEM_RAM|MEMORY[52][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~908_combout\);

-- Location: LCCOMB_X25_Y12_N28
\MEM_RAM|MEMORY[49][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[49][17]~feeder_combout\);

-- Location: FF_X25_Y12_N29
\MEM_RAM|MEMORY[49][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][17]~q\);

-- Location: FF_X25_Y9_N29
\MEM_RAM|MEMORY[53][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][17]~q\);

-- Location: LCCOMB_X25_Y7_N2
\MEM_RAM|MEMORY[21][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[21][17]~feeder_combout\);

-- Location: FF_X25_Y7_N3
\MEM_RAM|MEMORY[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][17]~q\);

-- Location: FF_X25_Y9_N3
\MEM_RAM|MEMORY[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][17]~q\);

-- Location: LCCOMB_X25_Y9_N2
\mux_2|f[17]~905\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~905_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[21][17]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[17][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[21][17]~q\,
	datac => \MEM_RAM|MEMORY[17][17]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[17]~905_combout\);

-- Location: LCCOMB_X25_Y9_N28
\mux_2|f[17]~906\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~906_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~905_combout\ & ((\MEM_RAM|MEMORY[53][17]~q\))) # (!\mux_2|f[17]~905_combout\ & (\MEM_RAM|MEMORY[49][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[49][17]~q\,
	datac => \MEM_RAM|MEMORY[53][17]~q\,
	datad => \mux_2|f[17]~905_combout\,
	combout => \mux_2|f[17]~906_combout\);

-- Location: LCCOMB_X22_Y10_N14
\mux_2|f[17]~909\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~909_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[17]~906_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[17]~908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[17]~908_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[17]~906_combout\,
	combout => \mux_2|f[17]~909_combout\);

-- Location: LCCOMB_X25_Y12_N22
\MEM_RAM|MEMORY[51][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[51][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[51][17]~feeder_combout\);

-- Location: FF_X25_Y12_N23
\MEM_RAM|MEMORY[51][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[51][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][17]~q\);

-- Location: FF_X22_Y13_N11
\MEM_RAM|MEMORY[55][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][17]~q\);

-- Location: FF_X14_Y8_N21
\MEM_RAM|MEMORY[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][17]~q\);

-- Location: FF_X18_Y15_N19
\MEM_RAM|MEMORY[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][17]~q\);

-- Location: LCCOMB_X18_Y15_N18
\mux_2|f[17]~910\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~910_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[23][17]~q\,
	datac => \MEM_RAM|MEMORY[19][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~910_combout\);

-- Location: LCCOMB_X22_Y13_N10
\mux_2|f[17]~911\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~911_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~910_combout\ & ((\MEM_RAM|MEMORY[55][17]~q\))) # (!\mux_2|f[17]~910_combout\ & (\MEM_RAM|MEMORY[51][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][17]~q\,
	datad => \mux_2|f[17]~910_combout\,
	combout => \mux_2|f[17]~911_combout\);

-- Location: LCCOMB_X22_Y10_N12
\mux_2|f[17]~912\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~912_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[17]~909_combout\ & ((\mux_2|f[17]~911_combout\))) # (!\mux_2|f[17]~909_combout\ & (\mux_2|f[17]~904_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[17]~909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[17]~904_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[17]~909_combout\,
	datad => \mux_2|f[17]~911_combout\,
	combout => \mux_2|f[17]~912_combout\);

-- Location: LCCOMB_X27_Y14_N22
\MEM_RAM|MEMORY[56][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[56][17]~feeder_combout\);

-- Location: FF_X27_Y14_N23
\MEM_RAM|MEMORY[56][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][17]~q\);

-- Location: FF_X23_Y14_N27
\MEM_RAM|MEMORY[58][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][17]~q\);

-- Location: FF_X13_Y14_N3
\MEM_RAM|MEMORY[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][17]~q\);

-- Location: FF_X23_Y14_N1
\MEM_RAM|MEMORY[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][17]~q\);

-- Location: LCCOMB_X23_Y14_N0
\mux_2|f[17]~938\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~938_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[26][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[24][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][17]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[24][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~938_combout\);

-- Location: LCCOMB_X23_Y14_N26
\mux_2|f[17]~939\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~939_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~938_combout\ & ((\MEM_RAM|MEMORY[58][17]~q\))) # (!\mux_2|f[17]~938_combout\ & (\MEM_RAM|MEMORY[56][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[58][17]~q\,
	datad => \mux_2|f[17]~938_combout\,
	combout => \mux_2|f[17]~939_combout\);

-- Location: LCCOMB_X25_Y17_N18
\MEM_RAM|MEMORY[57][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[57][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[57][17]~feeder_combout\);

-- Location: FF_X25_Y17_N19
\MEM_RAM|MEMORY[57][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[57][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][17]~q\);

-- Location: FF_X23_Y13_N21
\MEM_RAM|MEMORY[59][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][17]~q\);

-- Location: FF_X15_Y17_N17
\MEM_RAM|MEMORY[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][17]~q\);

-- Location: FF_X23_Y13_N3
\MEM_RAM|MEMORY[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][17]~q\);

-- Location: LCCOMB_X23_Y13_N2
\mux_2|f[17]~936\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~936_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[27][17]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[25][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[25][17]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[17]~936_combout\);

-- Location: LCCOMB_X23_Y13_N20
\mux_2|f[17]~937\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~937_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~936_combout\ & ((\MEM_RAM|MEMORY[59][17]~q\))) # (!\mux_2|f[17]~936_combout\ & (\MEM_RAM|MEMORY[57][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[57][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[59][17]~q\,
	datad => \mux_2|f[17]~936_combout\,
	combout => \mux_2|f[17]~937_combout\);

-- Location: LCCOMB_X22_Y10_N16
\mux_2|f[17]~940\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~940_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[17]~937_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[17]~939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[17]~939_combout\,
	datac => \mux_2|f[17]~937_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[17]~940_combout\);

-- Location: FF_X18_Y5_N27
\MEM_RAM|MEMORY[63][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux46~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][17]~q\);

-- Location: FF_X22_Y11_N25
\MEM_RAM|MEMORY[61][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][17]~q\);

-- Location: FF_X25_Y11_N29
\MEM_RAM|MEMORY[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][17]~q\);

-- Location: FF_X25_Y11_N19
\MEM_RAM|MEMORY[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][17]~q\);

-- Location: LCCOMB_X25_Y11_N18
\mux_2|f[17]~941\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~941_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[31][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[29][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[31][17]~q\,
	datac => \MEM_RAM|MEMORY[29][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~941_combout\);

-- Location: LCCOMB_X22_Y11_N24
\mux_2|f[17]~942\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~942_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~941_combout\ & (\MEM_RAM|MEMORY[63][17]~q\)) # (!\mux_2|f[17]~941_combout\ & ((\MEM_RAM|MEMORY[61][17]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[63][17]~q\,
	datac => \MEM_RAM|MEMORY[61][17]~q\,
	datad => \mux_2|f[17]~941_combout\,
	combout => \mux_2|f[17]~942_combout\);

-- Location: FF_X27_Y13_N5
\MEM_RAM|MEMORY[60][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][17]~q\);

-- Location: FF_X27_Y13_N31
\MEM_RAM|MEMORY[62][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][17]~q\);

-- Location: FF_X28_Y13_N21
\MEM_RAM|MEMORY[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][17]~q\);

-- Location: FF_X28_Y13_N23
\MEM_RAM|MEMORY[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][17]~q\);

-- Location: LCCOMB_X28_Y13_N22
\mux_2|f[17]~934\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~934_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[28][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[30][17]~q\,
	datac => \MEM_RAM|MEMORY[28][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~934_combout\);

-- Location: LCCOMB_X27_Y13_N30
\mux_2|f[17]~935\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~935_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~934_combout\ & ((\MEM_RAM|MEMORY[62][17]~q\))) # (!\mux_2|f[17]~934_combout\ & (\MEM_RAM|MEMORY[60][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[60][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[62][17]~q\,
	datad => \mux_2|f[17]~934_combout\,
	combout => \mux_2|f[17]~935_combout\);

-- Location: LCCOMB_X22_Y10_N2
\mux_2|f[17]~943\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~943_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[17]~940_combout\ & (\mux_2|f[17]~942_combout\)) # (!\mux_2|f[17]~940_combout\ & ((\mux_2|f[17]~935_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[17]~940_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[17]~940_combout\,
	datac => \mux_2|f[17]~942_combout\,
	datad => \mux_2|f[17]~935_combout\,
	combout => \mux_2|f[17]~943_combout\);

-- Location: FF_X28_Y9_N7
\MEM_RAM|MEMORY[37][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][17]~q\);

-- Location: FF_X24_Y12_N25
\MEM_RAM|MEMORY[39][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][17]~q\);

-- Location: LCCOMB_X25_Y17_N24
\MEM_RAM|MEMORY[7][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[7][17]~feeder_combout\);

-- Location: FF_X25_Y17_N25
\MEM_RAM|MEMORY[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][17]~q\);

-- Location: FF_X24_Y12_N11
\MEM_RAM|MEMORY[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][17]~q\);

-- Location: LCCOMB_X24_Y12_N10
\mux_2|f[17]~930\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~930_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[7][17]~q\,
	datac => \MEM_RAM|MEMORY[5][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~930_combout\);

-- Location: LCCOMB_X24_Y12_N24
\mux_2|f[17]~931\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~931_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~930_combout\ & ((\MEM_RAM|MEMORY[39][17]~q\))) # (!\mux_2|f[17]~930_combout\ & (\MEM_RAM|MEMORY[37][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[37][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[39][17]~q\,
	datad => \mux_2|f[17]~930_combout\,
	combout => \mux_2|f[17]~931_combout\);

-- Location: LCCOMB_X16_Y14_N22
\MEM_RAM|MEMORY[32][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[32][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[32][17]~feeder_combout\);

-- Location: FF_X16_Y14_N23
\MEM_RAM|MEMORY[32][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[32][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][17]~q\);

-- Location: FF_X22_Y14_N3
\MEM_RAM|MEMORY[34][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][17]~q\);

-- Location: LCCOMB_X18_Y13_N6
\MEM_RAM|MEMORY[2][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[2][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[2][17]~feeder_combout\);

-- Location: FF_X18_Y13_N7
\MEM_RAM|MEMORY[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[2][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][17]~q\);

-- Location: FF_X22_Y14_N17
\MEM_RAM|MEMORY[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][17]~q\);

-- Location: LCCOMB_X22_Y14_N16
\mux_2|f[17]~927\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~927_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[2][17]~q\,
	datac => \MEM_RAM|MEMORY[0][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~927_combout\);

-- Location: LCCOMB_X22_Y14_N2
\mux_2|f[17]~928\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~928_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~927_combout\ & ((\MEM_RAM|MEMORY[34][17]~q\))) # (!\mux_2|f[17]~927_combout\ & (\MEM_RAM|MEMORY[32][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[32][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[34][17]~q\,
	datad => \mux_2|f[17]~927_combout\,
	combout => \mux_2|f[17]~928_combout\);

-- Location: LCCOMB_X19_Y17_N2
\MEM_RAM|MEMORY[33][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[33][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[33][17]~feeder_combout\);

-- Location: FF_X19_Y17_N3
\MEM_RAM|MEMORY[33][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[33][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][17]~q\);

-- Location: FF_X22_Y15_N7
\MEM_RAM|MEMORY[35][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][17]~q\);

-- Location: FF_X18_Y16_N21
\MEM_RAM|MEMORY[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][17]~q\);

-- Location: FF_X22_Y15_N1
\MEM_RAM|MEMORY[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][17]~q\);

-- Location: LCCOMB_X22_Y15_N0
\mux_2|f[17]~925\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~925_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[3][17]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[1][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~925_combout\);

-- Location: LCCOMB_X22_Y15_N6
\mux_2|f[17]~926\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~926_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~925_combout\ & ((\MEM_RAM|MEMORY[35][17]~q\))) # (!\mux_2|f[17]~925_combout\ & (\MEM_RAM|MEMORY[33][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[33][17]~q\,
	datac => \MEM_RAM|MEMORY[35][17]~q\,
	datad => \mux_2|f[17]~925_combout\,
	combout => \mux_2|f[17]~926_combout\);

-- Location: LCCOMB_X22_Y10_N30
\mux_2|f[17]~929\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~929_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[17]~926_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[17]~928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[17]~928_combout\,
	datad => \mux_2|f[17]~926_combout\,
	combout => \mux_2|f[17]~929_combout\);

-- Location: FF_X23_Y12_N1
\MEM_RAM|MEMORY[38][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][17]~q\);

-- Location: FF_X23_Y12_N27
\MEM_RAM|MEMORY[36][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][17]~q\);

-- Location: LCCOMB_X24_Y4_N8
\MEM_RAM|MEMORY[6][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[6][17]~feeder_combout\);

-- Location: FF_X24_Y4_N9
\MEM_RAM|MEMORY[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][17]~q\);

-- Location: FF_X24_Y7_N21
\MEM_RAM|MEMORY[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][17]~q\);

-- Location: LCCOMB_X24_Y7_N20
\mux_2|f[17]~923\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~923_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[6][17]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[4][17]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[6][17]~q\,
	datac => \MEM_RAM|MEMORY[4][17]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[17]~923_combout\);

-- Location: LCCOMB_X23_Y10_N2
\mux_2|f[17]~924\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~924_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~923_combout\ & (\MEM_RAM|MEMORY[38][17]~q\)) # (!\mux_2|f[17]~923_combout\ & ((\MEM_RAM|MEMORY[36][17]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[38][17]~q\,
	datab => \MEM_RAM|MEMORY[36][17]~q\,
	datac => \ALU_1|Mux58~3_combout\,
	datad => \mux_2|f[17]~923_combout\,
	combout => \mux_2|f[17]~924_combout\);

-- Location: LCCOMB_X22_Y10_N4
\mux_2|f[17]~932\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~932_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[17]~929_combout\ & (\mux_2|f[17]~931_combout\)) # (!\mux_2|f[17]~929_combout\ & ((\mux_2|f[17]~924_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[17]~929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[17]~931_combout\,
	datac => \mux_2|f[17]~929_combout\,
	datad => \mux_2|f[17]~924_combout\,
	combout => \mux_2|f[17]~932_combout\);

-- Location: FF_X19_Y6_N27
\MEM_RAM|MEMORY[46][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][17]~q\);

-- Location: FF_X22_Y6_N11
\MEM_RAM|MEMORY[47][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][17]~q\);

-- Location: LCCOMB_X7_Y6_N4
\MEM_RAM|MEMORY[15][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[15][17]~feeder_combout\);

-- Location: FF_X7_Y6_N5
\MEM_RAM|MEMORY[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][17]~q\);

-- Location: FF_X22_Y6_N9
\MEM_RAM|MEMORY[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][17]~q\);

-- Location: LCCOMB_X22_Y6_N8
\mux_2|f[17]~920\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~920_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][17]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[14][17]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[17]~920_combout\);

-- Location: LCCOMB_X22_Y6_N10
\mux_2|f[17]~921\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~921_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~920_combout\ & ((\MEM_RAM|MEMORY[47][17]~q\))) # (!\mux_2|f[17]~920_combout\ & (\MEM_RAM|MEMORY[46][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[47][17]~q\,
	datad => \mux_2|f[17]~920_combout\,
	combout => \mux_2|f[17]~921_combout\);

-- Location: LCCOMB_X10_Y7_N10
\MEM_RAM|MEMORY[40][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[40][17]~feeder_combout\);

-- Location: FF_X10_Y7_N11
\MEM_RAM|MEMORY[40][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][17]~q\);

-- Location: FF_X22_Y10_N9
\MEM_RAM|MEMORY[41][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][17]~q\);

-- Location: FF_X12_Y11_N5
\MEM_RAM|MEMORY[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][17]~q\);

-- Location: FF_X22_Y10_N11
\MEM_RAM|MEMORY[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][17]~q\);

-- Location: LCCOMB_X22_Y10_N10
\mux_2|f[17]~917\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~917_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[9][17]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[9][17]~q\,
	datac => \MEM_RAM|MEMORY[8][17]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[17]~917_combout\);

-- Location: LCCOMB_X22_Y10_N8
\mux_2|f[17]~918\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~918_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~917_combout\ & ((\MEM_RAM|MEMORY[41][17]~q\))) # (!\mux_2|f[17]~917_combout\ & (\MEM_RAM|MEMORY[40][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[40][17]~q\,
	datac => \MEM_RAM|MEMORY[41][17]~q\,
	datad => \mux_2|f[17]~917_combout\,
	combout => \mux_2|f[17]~918_combout\);

-- Location: LCCOMB_X24_Y8_N4
\MEM_RAM|MEMORY[44][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[44][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[44][17]~feeder_combout\);

-- Location: FF_X24_Y8_N5
\MEM_RAM|MEMORY[44][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[44][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][17]~q\);

-- Location: FF_X22_Y9_N15
\MEM_RAM|MEMORY[45][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][17]~q\);

-- Location: FF_X12_Y9_N9
\MEM_RAM|MEMORY[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][17]~q\);

-- Location: FF_X22_Y9_N13
\MEM_RAM|MEMORY[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][17]~q\);

-- Location: LCCOMB_X22_Y9_N12
\mux_2|f[17]~915\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~915_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][17]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[13][17]~q\,
	datac => \MEM_RAM|MEMORY[12][17]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[17]~915_combout\);

-- Location: LCCOMB_X22_Y9_N14
\mux_2|f[17]~916\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~916_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~915_combout\ & ((\MEM_RAM|MEMORY[45][17]~q\))) # (!\mux_2|f[17]~915_combout\ & (\MEM_RAM|MEMORY[44][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[44][17]~q\,
	datac => \MEM_RAM|MEMORY[45][17]~q\,
	datad => \mux_2|f[17]~915_combout\,
	combout => \mux_2|f[17]~916_combout\);

-- Location: LCCOMB_X22_Y10_N26
\mux_2|f[17]~919\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~919_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[17]~916_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[17]~918_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[17]~918_combout\,
	datad => \mux_2|f[17]~916_combout\,
	combout => \mux_2|f[17]~919_combout\);

-- Location: FF_X16_Y15_N3
\MEM_RAM|MEMORY[42][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][17]~q\);

-- Location: FF_X13_Y7_N9
\MEM_RAM|MEMORY[43][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][17]~q\);

-- Location: LCCOMB_X12_Y14_N18
\MEM_RAM|MEMORY[11][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][17]~feeder_combout\ = \BANCO_REG|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux46~4_combout\,
	combout => \MEM_RAM|MEMORY[11][17]~feeder_combout\);

-- Location: FF_X12_Y14_N19
\MEM_RAM|MEMORY[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][17]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][17]~q\);

-- Location: FF_X13_Y7_N11
\MEM_RAM|MEMORY[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux46~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][17]~q\);

-- Location: LCCOMB_X13_Y7_N10
\mux_2|f[17]~913\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~913_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][17]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[10][17]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[17]~913_combout\);

-- Location: LCCOMB_X13_Y7_N8
\mux_2|f[17]~914\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~914_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[17]~913_combout\ & ((\MEM_RAM|MEMORY[43][17]~q\))) # (!\mux_2|f[17]~913_combout\ & (\MEM_RAM|MEMORY[42][17]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[17]~913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[42][17]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[43][17]~q\,
	datad => \mux_2|f[17]~913_combout\,
	combout => \mux_2|f[17]~914_combout\);

-- Location: LCCOMB_X22_Y10_N28
\mux_2|f[17]~922\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~922_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[17]~919_combout\ & (\mux_2|f[17]~921_combout\)) # (!\mux_2|f[17]~919_combout\ & ((\mux_2|f[17]~914_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[17]~919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[17]~921_combout\,
	datac => \mux_2|f[17]~919_combout\,
	datad => \mux_2|f[17]~914_combout\,
	combout => \mux_2|f[17]~922_combout\);

-- Location: LCCOMB_X22_Y10_N6
\mux_2|f[17]~933\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~933_combout\ = (\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\mux_2|f[17]~922_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[17]~932_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[17]~932_combout\,
	datad => \mux_2|f[17]~922_combout\,
	combout => \mux_2|f[17]~933_combout\);

-- Location: LCCOMB_X22_Y10_N24
\mux_2|f[17]~944\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~944_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[17]~933_combout\ & ((\mux_2|f[17]~943_combout\))) # (!\mux_2|f[17]~933_combout\ & (\mux_2|f[17]~912_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[17]~933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[17]~912_combout\,
	datab => \mux_2|f[17]~943_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \mux_2|f[17]~933_combout\,
	combout => \mux_2|f[17]~944_combout\);

-- Location: LCCOMB_X22_Y10_N18
\mux_2|f[17]~945\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~945_combout\ = (\mux_2|f[1]~154_combout\ & (((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|temp~17_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[17]~944_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|temp~17_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[17]~944_combout\,
	combout => \mux_2|f[17]~945_combout\);

-- Location: LCCOMB_X22_Y10_N0
\mux_2|f[17]~946\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~946_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[17]~945_combout\ & ((\ALU_1|Add0~34_combout\))) # (!\mux_2|f[17]~945_combout\ & (\ALU_1|Mux14~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[17]~945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Mux14~0_combout\,
	datac => \ALU_1|Add0~34_combout\,
	datad => \mux_2|f[17]~945_combout\,
	combout => \mux_2|f[17]~946_combout\);

-- Location: LCCOMB_X22_Y8_N8
\mux_JAL|f[17]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[17]~15_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[17]~34_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[17]~946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[17]~34_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[17]~946_combout\,
	combout => \mux_JAL|f[17]~15_combout\);

-- Location: FF_X22_Y8_N17
\BANCO_REG|MEMORY[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[17]~15_combout\,
	sload => VCC,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][17]~q\);

-- Location: LCCOMB_X18_Y5_N2
\mux_3|f[17]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[17]~77_combout\ = (\PC|q\(2) & (!\PC|q\(1) & (\BANCO_REG|MEMORY[2][17]~q\ & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[2][17]~q\,
	datad => \PC|q\(0),
	combout => \mux_3|f[17]~77_combout\);

-- Location: LCCOMB_X19_Y9_N4
\ALU_1|Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~36_combout\ = ((\mux_3|f[18]~76_combout\ $ (\BANCO_REG|Mux13~1_combout\ $ (!\ALU_1|Add0~35\)))) # (GND)
-- \ALU_1|Add0~37\ = CARRY((\mux_3|f[18]~76_combout\ & ((\BANCO_REG|Mux13~1_combout\) # (!\ALU_1|Add0~35\))) # (!\mux_3|f[18]~76_combout\ & (\BANCO_REG|Mux13~1_combout\ & !\ALU_1|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[18]~76_combout\,
	datab => \BANCO_REG|Mux13~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~35\,
	combout => \ALU_1|Add0~36_combout\,
	cout => \ALU_1|Add0~37\);

-- Location: LCCOMB_X20_Y5_N10
\ALU_1|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux13~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~36_combout\,
	combout => \ALU_1|Mux13~0_combout\);

-- Location: LCCOMB_X25_Y8_N22
\BANCO_REG|Mux45~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux45~4_combout\ = (\BANCO_REG|MEMORY[2][18]~q\ & ((\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1))) # (!\PC|q\(0) & (!\PC|q\(2) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][18]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux45~4_combout\);

-- Location: FF_X27_Y12_N11
\MEM_RAM|MEMORY[59][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][18]~q\);

-- Location: FF_X27_Y10_N23
\MEM_RAM|MEMORY[51][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][18]~q\);

-- Location: LCCOMB_X27_Y10_N22
\mux_2|f[18]~985\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~985_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[59][18]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[51][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[59][18]~q\,
	datac => \MEM_RAM|MEMORY[51][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~985_combout\);

-- Location: LCCOMB_X27_Y5_N18
\MEM_RAM|MEMORY[63][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[63][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[63][18]~feeder_combout\);

-- Location: FF_X27_Y5_N19
\MEM_RAM|MEMORY[63][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[63][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][18]~q\);

-- Location: FF_X27_Y5_N25
\MEM_RAM|MEMORY[55][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][18]~q\);

-- Location: LCCOMB_X27_Y5_N24
\mux_2|f[18]~986\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~986_combout\ = (\mux_2|f[18]~985_combout\ & ((\MEM_RAM|MEMORY[63][18]~q\) # ((!\ALU_1|Mux61~3_combout\)))) # (!\mux_2|f[18]~985_combout\ & (((\MEM_RAM|MEMORY[55][18]~q\ & \ALU_1|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[18]~985_combout\,
	datab => \MEM_RAM|MEMORY[63][18]~q\,
	datac => \MEM_RAM|MEMORY[55][18]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[18]~986_combout\);

-- Location: FF_X29_Y11_N23
\MEM_RAM|MEMORY[53][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][18]~q\);

-- Location: FF_X29_Y7_N7
\MEM_RAM|MEMORY[61][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][18]~q\);

-- Location: FF_X29_Y9_N29
\MEM_RAM|MEMORY[57][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][18]~q\);

-- Location: FF_X28_Y7_N27
\MEM_RAM|MEMORY[49][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][18]~q\);

-- Location: LCCOMB_X29_Y8_N12
\mux_2|f[18]~978\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~978_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[57][18]~q\) # ((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[49][18]~q\ & !\ALU_1|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[57][18]~q\,
	datab => \MEM_RAM|MEMORY[49][18]~q\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[18]~978_combout\);

-- Location: LCCOMB_X29_Y7_N6
\mux_2|f[18]~979\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~979_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[18]~978_combout\ & ((\MEM_RAM|MEMORY[61][18]~q\))) # (!\mux_2|f[18]~978_combout\ & (\MEM_RAM|MEMORY[53][18]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[18]~978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][18]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[61][18]~q\,
	datad => \mux_2|f[18]~978_combout\,
	combout => \mux_2|f[18]~979_combout\);

-- Location: LCCOMB_X16_Y18_N6
\MEM_RAM|MEMORY[58][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[58][18]~feeder_combout\);

-- Location: FF_X16_Y18_N7
\MEM_RAM|MEMORY[58][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][18]~q\);

-- Location: FF_X19_Y18_N23
\MEM_RAM|MEMORY[62][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][18]~q\);

-- Location: LCCOMB_X24_Y18_N30
\MEM_RAM|MEMORY[54][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[54][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[54][18]~feeder_combout\);

-- Location: FF_X24_Y18_N31
\MEM_RAM|MEMORY[54][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[54][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][18]~q\);

-- Location: FF_X19_Y18_N17
\MEM_RAM|MEMORY[50][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][18]~q\);

-- Location: LCCOMB_X19_Y18_N16
\mux_2|f[18]~980\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~980_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[54][18]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[50][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[54][18]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[50][18]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[18]~980_combout\);

-- Location: LCCOMB_X19_Y18_N22
\mux_2|f[18]~981\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~981_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~980_combout\ & ((\MEM_RAM|MEMORY[62][18]~q\))) # (!\mux_2|f[18]~980_combout\ & (\MEM_RAM|MEMORY[58][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[58][18]~q\,
	datac => \MEM_RAM|MEMORY[62][18]~q\,
	datad => \mux_2|f[18]~980_combout\,
	combout => \mux_2|f[18]~981_combout\);

-- Location: FF_X27_Y14_N13
\MEM_RAM|MEMORY[56][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][18]~q\);

-- Location: FF_X25_Y10_N5
\MEM_RAM|MEMORY[60][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][18]~q\);

-- Location: LCCOMB_X24_Y10_N2
\MEM_RAM|MEMORY[52][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[52][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[52][18]~feeder_combout\);

-- Location: FF_X24_Y10_N3
\MEM_RAM|MEMORY[52][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[52][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][18]~q\);

-- Location: FF_X27_Y10_N29
\MEM_RAM|MEMORY[48][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][18]~q\);

-- Location: LCCOMB_X27_Y10_N28
\mux_2|f[18]~982\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~982_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[52][18]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[48][18]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[52][18]~q\,
	datac => \MEM_RAM|MEMORY[48][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~982_combout\);

-- Location: LCCOMB_X25_Y10_N4
\mux_2|f[18]~983\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~983_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~982_combout\ & ((\MEM_RAM|MEMORY[60][18]~q\))) # (!\mux_2|f[18]~982_combout\ & (\MEM_RAM|MEMORY[56][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[56][18]~q\,
	datac => \MEM_RAM|MEMORY[60][18]~q\,
	datad => \mux_2|f[18]~982_combout\,
	combout => \mux_2|f[18]~983_combout\);

-- Location: LCCOMB_X22_Y5_N20
\mux_2|f[18]~984\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~984_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[18]~981_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[18]~983_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[18]~981_combout\,
	datad => \mux_2|f[18]~983_combout\,
	combout => \mux_2|f[18]~984_combout\);

-- Location: LCCOMB_X22_Y5_N14
\mux_2|f[18]~987\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~987_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[18]~984_combout\ & (\mux_2|f[18]~986_combout\)) # (!\mux_2|f[18]~984_combout\ & ((\mux_2|f[18]~979_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[18]~984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[18]~986_combout\,
	datac => \mux_2|f[18]~979_combout\,
	datad => \mux_2|f[18]~984_combout\,
	combout => \mux_2|f[18]~987_combout\);

-- Location: FF_X16_Y14_N29
\MEM_RAM|MEMORY[44][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][18]~q\);

-- Location: FF_X22_Y11_N27
\MEM_RAM|MEMORY[46][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][18]~q\);

-- Location: FF_X23_Y12_N11
\MEM_RAM|MEMORY[38][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][18]~q\);

-- Location: FF_X23_Y12_N17
\MEM_RAM|MEMORY[36][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][18]~q\);

-- Location: LCCOMB_X23_Y12_N16
\mux_2|f[18]~947\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~947_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][18]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][18]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[38][18]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[36][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~947_combout\);

-- Location: LCCOMB_X22_Y11_N26
\mux_2|f[18]~948\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~948_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~947_combout\ & ((\MEM_RAM|MEMORY[46][18]~q\))) # (!\mux_2|f[18]~947_combout\ & (\MEM_RAM|MEMORY[44][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[44][18]~q\,
	datac => \MEM_RAM|MEMORY[46][18]~q\,
	datad => \mux_2|f[18]~947_combout\,
	combout => \mux_2|f[18]~948_combout\);

-- Location: LCCOMB_X16_Y15_N4
\MEM_RAM|MEMORY[40][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[40][18]~feeder_combout\);

-- Location: FF_X16_Y15_N5
\MEM_RAM|MEMORY[40][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][18]~q\);

-- Location: FF_X16_Y11_N29
\MEM_RAM|MEMORY[42][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][18]~q\);

-- Location: LCCOMB_X22_Y12_N14
\MEM_RAM|MEMORY[34][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[34][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[34][18]~feeder_combout\);

-- Location: FF_X22_Y12_N15
\MEM_RAM|MEMORY[34][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[34][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][18]~q\);

-- Location: FF_X16_Y14_N15
\MEM_RAM|MEMORY[32][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][18]~q\);

-- Location: LCCOMB_X16_Y14_N14
\mux_2|f[18]~951\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~951_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][18]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][18]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[34][18]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[32][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~951_combout\);

-- Location: LCCOMB_X16_Y11_N28
\mux_2|f[18]~952\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~952_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~951_combout\ & ((\MEM_RAM|MEMORY[42][18]~q\))) # (!\mux_2|f[18]~951_combout\ & (\MEM_RAM|MEMORY[40][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[40][18]~q\,
	datac => \MEM_RAM|MEMORY[42][18]~q\,
	datad => \mux_2|f[18]~951_combout\,
	combout => \mux_2|f[18]~952_combout\);

-- Location: FF_X15_Y15_N27
\MEM_RAM|MEMORY[41][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][18]~q\);

-- Location: FF_X15_Y15_N25
\MEM_RAM|MEMORY[43][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][18]~q\);

-- Location: LCCOMB_X20_Y15_N2
\MEM_RAM|MEMORY[35][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[35][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[35][18]~feeder_combout\);

-- Location: FF_X20_Y15_N3
\MEM_RAM|MEMORY[35][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[35][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][18]~q\);

-- Location: FF_X19_Y15_N19
\MEM_RAM|MEMORY[33][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][18]~q\);

-- Location: LCCOMB_X19_Y15_N18
\mux_2|f[18]~949\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~949_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][18]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][18]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][18]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[33][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~949_combout\);

-- Location: LCCOMB_X15_Y15_N24
\mux_2|f[18]~950\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~950_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~949_combout\ & ((\MEM_RAM|MEMORY[43][18]~q\))) # (!\mux_2|f[18]~949_combout\ & (\MEM_RAM|MEMORY[41][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][18]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[43][18]~q\,
	datad => \mux_2|f[18]~949_combout\,
	combout => \mux_2|f[18]~950_combout\);

-- Location: LCCOMB_X22_Y5_N30
\mux_2|f[18]~953\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~953_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[18]~950_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[18]~952_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[18]~952_combout\,
	datad => \mux_2|f[18]~950_combout\,
	combout => \mux_2|f[18]~953_combout\);

-- Location: FF_X12_Y12_N23
\MEM_RAM|MEMORY[45][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][18]~q\);

-- Location: FF_X12_Y12_N17
\MEM_RAM|MEMORY[47][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][18]~q\);

-- Location: FF_X12_Y16_N25
\MEM_RAM|MEMORY[39][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][18]~q\);

-- Location: FF_X12_Y16_N7
\MEM_RAM|MEMORY[37][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][18]~q\);

-- Location: LCCOMB_X12_Y16_N6
\mux_2|f[18]~954\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~954_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][18]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][18]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][18]~q\,
	datac => \MEM_RAM|MEMORY[37][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~954_combout\);

-- Location: LCCOMB_X12_Y12_N16
\mux_2|f[18]~955\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~955_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~954_combout\ & ((\MEM_RAM|MEMORY[47][18]~q\))) # (!\mux_2|f[18]~954_combout\ & (\MEM_RAM|MEMORY[45][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[45][18]~q\,
	datac => \MEM_RAM|MEMORY[47][18]~q\,
	datad => \mux_2|f[18]~954_combout\,
	combout => \mux_2|f[18]~955_combout\);

-- Location: LCCOMB_X22_Y5_N8
\mux_2|f[18]~956\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~956_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[18]~953_combout\ & ((\mux_2|f[18]~955_combout\))) # (!\mux_2|f[18]~953_combout\ & (\mux_2|f[18]~948_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[18]~953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[18]~948_combout\,
	datac => \mux_2|f[18]~953_combout\,
	datad => \mux_2|f[18]~955_combout\,
	combout => \mux_2|f[18]~956_combout\);

-- Location: LCCOMB_X15_Y16_N2
\MEM_RAM|MEMORY[11][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[11][18]~feeder_combout\);

-- Location: FF_X15_Y16_N3
\MEM_RAM|MEMORY[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][18]~q\);

-- Location: FF_X17_Y17_N27
\MEM_RAM|MEMORY[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][18]~q\);

-- Location: FF_X16_Y17_N15
\MEM_RAM|MEMORY[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][18]~q\);

-- Location: FF_X17_Y17_N21
\MEM_RAM|MEMORY[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][18]~q\);

-- Location: LCCOMB_X17_Y17_N20
\mux_2|f[18]~974\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~974_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][18]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][18]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][18]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[3][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~974_combout\);

-- Location: LCCOMB_X17_Y17_N26
\mux_2|f[18]~975\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~975_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~974_combout\ & ((\MEM_RAM|MEMORY[15][18]~q\))) # (!\mux_2|f[18]~974_combout\ & (\MEM_RAM|MEMORY[11][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][18]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[15][18]~q\,
	datad => \mux_2|f[18]~974_combout\,
	combout => \mux_2|f[18]~975_combout\);

-- Location: FF_X15_Y6_N11
\MEM_RAM|MEMORY[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][18]~q\);

-- Location: FF_X15_Y4_N31
\MEM_RAM|MEMORY[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][18]~q\);

-- Location: FF_X13_Y4_N31
\MEM_RAM|MEMORY[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][18]~q\);

-- Location: FF_X15_Y4_N1
\MEM_RAM|MEMORY[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][18]~q\);

-- Location: LCCOMB_X15_Y4_N0
\mux_2|f[18]~969\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~969_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[6][18]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[2][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[6][18]~q\,
	datac => \MEM_RAM|MEMORY[2][18]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[18]~969_combout\);

-- Location: LCCOMB_X15_Y4_N30
\mux_2|f[18]~970\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~970_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~969_combout\ & ((\MEM_RAM|MEMORY[14][18]~q\))) # (!\mux_2|f[18]~969_combout\ & (\MEM_RAM|MEMORY[10][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[10][18]~q\,
	datac => \MEM_RAM|MEMORY[14][18]~q\,
	datad => \mux_2|f[18]~969_combout\,
	combout => \mux_2|f[18]~970_combout\);

-- Location: FF_X23_Y5_N29
\MEM_RAM|MEMORY[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][18]~q\);

-- Location: FF_X23_Y5_N19
\MEM_RAM|MEMORY[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][18]~q\);

-- Location: FF_X17_Y12_N15
\MEM_RAM|MEMORY[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][18]~q\);

-- Location: FF_X18_Y10_N15
\MEM_RAM|MEMORY[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][18]~q\);

-- Location: LCCOMB_X18_Y10_N14
\mux_2|f[18]~971\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~971_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[4][18]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[0][18]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[4][18]~q\,
	datac => \MEM_RAM|MEMORY[0][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~971_combout\);

-- Location: LCCOMB_X23_Y5_N18
\mux_2|f[18]~972\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~972_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~971_combout\ & ((\MEM_RAM|MEMORY[12][18]~q\))) # (!\mux_2|f[18]~971_combout\ & (\MEM_RAM|MEMORY[8][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[8][18]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[12][18]~q\,
	datad => \mux_2|f[18]~971_combout\,
	combout => \mux_2|f[18]~972_combout\);

-- Location: LCCOMB_X22_Y5_N22
\mux_2|f[18]~973\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~973_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[18]~970_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[18]~972_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[18]~970_combout\,
	datad => \mux_2|f[18]~972_combout\,
	combout => \mux_2|f[18]~973_combout\);

-- Location: FF_X12_Y5_N1
\MEM_RAM|MEMORY[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][18]~q\);

-- Location: FF_X12_Y5_N15
\MEM_RAM|MEMORY[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][18]~q\);

-- Location: FF_X11_Y11_N25
\MEM_RAM|MEMORY[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][18]~q\);

-- Location: FF_X12_Y13_N19
\MEM_RAM|MEMORY[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][18]~q\);

-- Location: LCCOMB_X12_Y13_N18
\mux_2|f[18]~967\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~967_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[5][18]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[1][18]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[5][18]~q\,
	datac => \MEM_RAM|MEMORY[1][18]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[18]~967_combout\);

-- Location: LCCOMB_X12_Y5_N14
\mux_2|f[18]~968\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~968_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~967_combout\ & ((\MEM_RAM|MEMORY[13][18]~q\))) # (!\mux_2|f[18]~967_combout\ & (\MEM_RAM|MEMORY[9][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[9][18]~q\,
	datac => \MEM_RAM|MEMORY[13][18]~q\,
	datad => \mux_2|f[18]~967_combout\,
	combout => \mux_2|f[18]~968_combout\);

-- Location: LCCOMB_X22_Y5_N4
\mux_2|f[18]~976\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~976_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[18]~973_combout\ & (\mux_2|f[18]~975_combout\)) # (!\mux_2|f[18]~973_combout\ & ((\mux_2|f[18]~968_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[18]~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[18]~975_combout\,
	datac => \mux_2|f[18]~973_combout\,
	datad => \mux_2|f[18]~968_combout\,
	combout => \mux_2|f[18]~976_combout\);

-- Location: LCCOMB_X13_Y9_N28
\MEM_RAM|MEMORY[30][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[30][18]~feeder_combout\);

-- Location: FF_X13_Y9_N29
\MEM_RAM|MEMORY[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][18]~q\);

-- Location: FF_X15_Y5_N7
\MEM_RAM|MEMORY[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][18]~q\);

-- Location: FF_X14_Y8_N27
\MEM_RAM|MEMORY[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][18]~q\);

-- Location: FF_X15_Y5_N29
\MEM_RAM|MEMORY[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][18]~q\);

-- Location: LCCOMB_X15_Y5_N28
\mux_2|f[18]~964\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~964_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][18]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[23][18]~q\,
	datac => \MEM_RAM|MEMORY[22][18]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[18]~964_combout\);

-- Location: LCCOMB_X15_Y5_N6
\mux_2|f[18]~965\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~965_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~964_combout\ & ((\MEM_RAM|MEMORY[31][18]~q\))) # (!\mux_2|f[18]~964_combout\ & (\MEM_RAM|MEMORY[30][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][18]~q\,
	datac => \MEM_RAM|MEMORY[31][18]~q\,
	datad => \mux_2|f[18]~964_combout\,
	combout => \mux_2|f[18]~965_combout\);

-- Location: LCCOMB_X16_Y5_N2
\MEM_RAM|MEMORY[26][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[26][18]~feeder_combout\);

-- Location: FF_X16_Y5_N3
\MEM_RAM|MEMORY[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][18]~q\);

-- Location: FF_X18_Y5_N21
\MEM_RAM|MEMORY[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][18]~q\);

-- Location: FF_X17_Y5_N29
\MEM_RAM|MEMORY[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][18]~q\);

-- Location: FF_X17_Y5_N11
\MEM_RAM|MEMORY[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][18]~q\);

-- Location: LCCOMB_X17_Y5_N10
\mux_2|f[18]~957\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~957_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][18]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[19][18]~q\,
	datac => \MEM_RAM|MEMORY[18][18]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[18]~957_combout\);

-- Location: LCCOMB_X18_Y5_N20
\mux_2|f[18]~958\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~958_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~957_combout\ & ((\MEM_RAM|MEMORY[27][18]~q\))) # (!\mux_2|f[18]~957_combout\ & (\MEM_RAM|MEMORY[26][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[26][18]~q\,
	datac => \MEM_RAM|MEMORY[27][18]~q\,
	datad => \mux_2|f[18]~957_combout\,
	combout => \mux_2|f[18]~958_combout\);

-- Location: FF_X30_Y8_N23
\MEM_RAM|MEMORY[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][18]~q\);

-- Location: FF_X22_Y5_N1
\MEM_RAM|MEMORY[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][18]~q\);

-- Location: FF_X20_Y3_N19
\MEM_RAM|MEMORY[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][18]~q\);

-- Location: FF_X22_Y5_N11
\MEM_RAM|MEMORY[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][18]~q\);

-- Location: LCCOMB_X22_Y5_N10
\mux_2|f[18]~961\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~961_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][18]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[17][18]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[16][18]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[18]~961_combout\);

-- Location: LCCOMB_X22_Y5_N0
\mux_2|f[18]~962\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~962_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~961_combout\ & ((\MEM_RAM|MEMORY[25][18]~q\))) # (!\mux_2|f[18]~961_combout\ & (\MEM_RAM|MEMORY[24][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[24][18]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[25][18]~q\,
	datad => \mux_2|f[18]~961_combout\,
	combout => \mux_2|f[18]~962_combout\);

-- Location: FF_X20_Y5_N5
\MEM_RAM|MEMORY[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][18]~q\);

-- Location: FF_X19_Y3_N15
\MEM_RAM|MEMORY[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][18]~q\);

-- Location: LCCOMB_X18_Y3_N12
\MEM_RAM|MEMORY[21][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][18]~feeder_combout\ = \BANCO_REG|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux45~4_combout\,
	combout => \MEM_RAM|MEMORY[21][18]~feeder_combout\);

-- Location: FF_X18_Y3_N13
\MEM_RAM|MEMORY[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][18]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][18]~q\);

-- Location: FF_X19_Y3_N17
\MEM_RAM|MEMORY[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux45~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][18]~q\);

-- Location: LCCOMB_X19_Y3_N16
\mux_2|f[18]~959\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~959_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][18]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][18]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][18]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[18]~959_combout\);

-- Location: LCCOMB_X19_Y3_N14
\mux_2|f[18]~960\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~960_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[18]~959_combout\ & ((\MEM_RAM|MEMORY[29][18]~q\))) # (!\mux_2|f[18]~959_combout\ & (\MEM_RAM|MEMORY[28][18]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[18]~959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][18]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[29][18]~q\,
	datad => \mux_2|f[18]~959_combout\,
	combout => \mux_2|f[18]~960_combout\);

-- Location: LCCOMB_X22_Y5_N2
\mux_2|f[18]~963\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~963_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux62~3_combout\) # (\mux_2|f[18]~960_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[18]~962_combout\ & (!\ALU_1|Mux62~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[18]~962_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[18]~960_combout\,
	combout => \mux_2|f[18]~963_combout\);

-- Location: LCCOMB_X22_Y5_N16
\mux_2|f[18]~966\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~966_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[18]~963_combout\ & (\mux_2|f[18]~965_combout\)) # (!\mux_2|f[18]~963_combout\ & ((\mux_2|f[18]~958_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[18]~963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[18]~965_combout\,
	datac => \mux_2|f[18]~958_combout\,
	datad => \mux_2|f[18]~963_combout\,
	combout => \mux_2|f[18]~966_combout\);

-- Location: LCCOMB_X22_Y5_N6
\mux_2|f[18]~977\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~977_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux59~3_combout\ & ((\mux_2|f[18]~966_combout\))) # (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[18]~976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[18]~976_combout\,
	datad => \mux_2|f[18]~966_combout\,
	combout => \mux_2|f[18]~977_combout\);

-- Location: LCCOMB_X22_Y5_N28
\mux_2|f[18]~988\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~988_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[18]~977_combout\ & (\mux_2|f[18]~987_combout\)) # (!\mux_2|f[18]~977_combout\ & ((\mux_2|f[18]~956_combout\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[18]~977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \mux_2|f[18]~987_combout\,
	datac => \mux_2|f[18]~956_combout\,
	datad => \mux_2|f[18]~977_combout\,
	combout => \mux_2|f[18]~988_combout\);

-- Location: LCCOMB_X22_Y5_N18
\mux_2|f[18]~989\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~989_combout\ = (\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\) # ((\ALU_1|Mux13~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[18]~988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Mux13~0_combout\,
	datad => \mux_2|f[18]~988_combout\,
	combout => \mux_2|f[18]~989_combout\);

-- Location: LCCOMB_X22_Y5_N24
\mux_2|f[18]~990\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~990_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[18]~989_combout\ & ((\ALU_1|Add0~36_combout\))) # (!\mux_2|f[18]~989_combout\ & (!\ALU_1|temp~18_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[18]~989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|temp~18_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Add0~36_combout\,
	datad => \mux_2|f[18]~989_combout\,
	combout => \mux_2|f[18]~990_combout\);

-- Location: LCCOMB_X22_Y8_N14
\mux_JAL|f[18]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[18]~14_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[18]~36_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[18]~990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[18]~36_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[18]~990_combout\,
	combout => \mux_JAL|f[18]~14_combout\);

-- Location: FF_X22_Y8_N15
\BANCO_REG|MEMORY[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[18]~14_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][18]~q\);

-- Location: LCCOMB_X22_Y8_N0
\mux_3|f[18]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[18]~76_combout\ = (!\PC|q\(1) & (\BANCO_REG|MEMORY[2][18]~q\ & (\PC|q\(2) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \BANCO_REG|MEMORY[2][18]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_3|f[18]~76_combout\);

-- Location: LCCOMB_X19_Y9_N6
\ALU_1|Add0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~38_combout\ = (\mux_3|f[19]~75_combout\ & ((\BANCO_REG|Mux12~1_combout\ & (\ALU_1|Add0~37\ & VCC)) # (!\BANCO_REG|Mux12~1_combout\ & (!\ALU_1|Add0~37\)))) # (!\mux_3|f[19]~75_combout\ & ((\BANCO_REG|Mux12~1_combout\ & (!\ALU_1|Add0~37\)) # 
-- (!\BANCO_REG|Mux12~1_combout\ & ((\ALU_1|Add0~37\) # (GND)))))
-- \ALU_1|Add0~39\ = CARRY((\mux_3|f[19]~75_combout\ & (!\BANCO_REG|Mux12~1_combout\ & !\ALU_1|Add0~37\)) # (!\mux_3|f[19]~75_combout\ & ((!\ALU_1|Add0~37\) # (!\BANCO_REG|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[19]~75_combout\,
	datab => \BANCO_REG|Mux12~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~37\,
	combout => \ALU_1|Add0~38_combout\,
	cout => \ALU_1|Add0~39\);

-- Location: LCCOMB_X17_Y9_N30
\ALU_1|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux12~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~38_combout\,
	combout => \ALU_1|Mux12~0_combout\);

-- Location: LCCOMB_X18_Y5_N10
\ALU_1|temp~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~19_combout\ = (\mux_3|f[19]~75_combout\) # (\BANCO_REG|Mux12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_3|f[19]~75_combout\,
	datac => \BANCO_REG|Mux12~1_combout\,
	combout => \ALU_1|temp~19_combout\);

-- Location: LCCOMB_X18_Y5_N6
\BANCO_REG|Mux44~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux44~4_combout\ = (\BANCO_REG|MEMORY[2][19]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][19]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux44~4_combout\);

-- Location: FF_X12_Y8_N15
\MEM_RAM|MEMORY[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][19]~q\);

-- Location: FF_X11_Y8_N11
\MEM_RAM|MEMORY[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][19]~q\);

-- Location: LCCOMB_X11_Y8_N10
\mux_2|f[19]~991\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~991_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[13][19]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[9][19]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[13][19]~q\,
	datac => \MEM_RAM|MEMORY[9][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~991_combout\);

-- Location: LCCOMB_X11_Y5_N22
\MEM_RAM|MEMORY[25][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[25][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[25][19]~feeder_combout\);

-- Location: FF_X11_Y5_N23
\MEM_RAM|MEMORY[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[25][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][19]~q\);

-- Location: FF_X11_Y8_N1
\MEM_RAM|MEMORY[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][19]~q\);

-- Location: LCCOMB_X11_Y8_N0
\mux_2|f[19]~992\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~992_combout\ = (\mux_2|f[19]~991_combout\ & (((\MEM_RAM|MEMORY[29][19]~q\) # (!\ALU_1|Mux59~3_combout\)))) # (!\mux_2|f[19]~991_combout\ & (\MEM_RAM|MEMORY[25][19]~q\ & ((\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[19]~991_combout\,
	datab => \MEM_RAM|MEMORY[25][19]~q\,
	datac => \MEM_RAM|MEMORY[29][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~992_combout\);

-- Location: LCCOMB_X18_Y16_N14
\MEM_RAM|MEMORY[27][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[27][19]~feeder_combout\);

-- Location: FF_X18_Y16_N15
\MEM_RAM|MEMORY[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][19]~q\);

-- Location: FF_X14_Y16_N25
\MEM_RAM|MEMORY[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][19]~q\);

-- Location: LCCOMB_X11_Y16_N0
\MEM_RAM|MEMORY[15][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[15][19]~feeder_combout\);

-- Location: FF_X11_Y16_N1
\MEM_RAM|MEMORY[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][19]~q\);

-- Location: FF_X14_Y16_N11
\MEM_RAM|MEMORY[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][19]~q\);

-- Location: LCCOMB_X14_Y16_N10
\mux_2|f[19]~998\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~998_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[15][19]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[11][19]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[15][19]~q\,
	datac => \MEM_RAM|MEMORY[11][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~998_combout\);

-- Location: LCCOMB_X14_Y16_N24
\mux_2|f[19]~999\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~999_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~998_combout\ & ((\MEM_RAM|MEMORY[31][19]~q\))) # (!\mux_2|f[19]~998_combout\ & (\MEM_RAM|MEMORY[27][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][19]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[31][19]~q\,
	datad => \mux_2|f[19]~998_combout\,
	combout => \mux_2|f[19]~999_combout\);

-- Location: LCCOMB_X13_Y12_N16
\MEM_RAM|MEMORY[26][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[26][19]~feeder_combout\);

-- Location: FF_X13_Y12_N17
\MEM_RAM|MEMORY[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][19]~q\);

-- Location: FF_X13_Y9_N13
\MEM_RAM|MEMORY[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][19]~q\);

-- Location: FF_X13_Y6_N25
\MEM_RAM|MEMORY[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][19]~q\);

-- Location: FF_X13_Y9_N19
\MEM_RAM|MEMORY[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][19]~q\);

-- Location: LCCOMB_X13_Y9_N18
\mux_2|f[19]~993\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~993_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[14][19]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[10][19]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[14][19]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[10][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~993_combout\);

-- Location: LCCOMB_X13_Y9_N12
\mux_2|f[19]~994\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~994_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~993_combout\ & ((\MEM_RAM|MEMORY[30][19]~q\))) # (!\mux_2|f[19]~993_combout\ & (\MEM_RAM|MEMORY[26][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[26][19]~q\,
	datac => \MEM_RAM|MEMORY[30][19]~q\,
	datad => \mux_2|f[19]~993_combout\,
	combout => \mux_2|f[19]~994_combout\);

-- Location: FF_X30_Y6_N11
\MEM_RAM|MEMORY[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][19]~q\);

-- Location: FF_X30_Y6_N21
\MEM_RAM|MEMORY[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][19]~q\);

-- Location: FF_X30_Y10_N3
\MEM_RAM|MEMORY[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][19]~q\);

-- Location: FF_X29_Y10_N15
\MEM_RAM|MEMORY[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][19]~q\);

-- Location: LCCOMB_X29_Y10_N14
\mux_2|f[19]~995\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~995_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][19]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][19]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][19]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~995_combout\);

-- Location: LCCOMB_X30_Y6_N20
\mux_2|f[19]~996\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~996_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~995_combout\ & ((\MEM_RAM|MEMORY[28][19]~q\))) # (!\mux_2|f[19]~995_combout\ & (\MEM_RAM|MEMORY[24][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[24][19]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[28][19]~q\,
	datad => \mux_2|f[19]~995_combout\,
	combout => \mux_2|f[19]~996_combout\);

-- Location: LCCOMB_X17_Y9_N28
\mux_2|f[19]~997\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~997_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[19]~994_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[19]~996_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[19]~994_combout\,
	datad => \mux_2|f[19]~996_combout\,
	combout => \mux_2|f[19]~997_combout\);

-- Location: LCCOMB_X17_Y9_N14
\mux_2|f[19]~1000\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1000_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[19]~997_combout\ & ((\mux_2|f[19]~999_combout\))) # (!\mux_2|f[19]~997_combout\ & (\mux_2|f[19]~992_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[19]~997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[19]~992_combout\,
	datac => \mux_2|f[19]~999_combout\,
	datad => \mux_2|f[19]~997_combout\,
	combout => \mux_2|f[19]~1000_combout\);

-- Location: LCCOMB_X30_Y13_N4
\MEM_RAM|MEMORY[49][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[49][19]~feeder_combout\);

-- Location: FF_X30_Y13_N5
\MEM_RAM|MEMORY[49][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][19]~q\);

-- Location: FF_X20_Y13_N31
\MEM_RAM|MEMORY[51][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][19]~q\);

-- Location: FF_X20_Y15_N9
\MEM_RAM|MEMORY[35][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][19]~q\);

-- Location: FF_X20_Y13_N21
\MEM_RAM|MEMORY[33][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][19]~q\);

-- Location: LCCOMB_X20_Y13_N20
\mux_2|f[19]~1001\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1001_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][19]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][19]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[35][19]~q\,
	datac => \MEM_RAM|MEMORY[33][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~1001_combout\);

-- Location: LCCOMB_X20_Y13_N30
\mux_2|f[19]~1002\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1002_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1001_combout\ & ((\MEM_RAM|MEMORY[51][19]~q\))) # (!\mux_2|f[19]~1001_combout\ & (\MEM_RAM|MEMORY[49][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[49][19]~q\,
	datac => \MEM_RAM|MEMORY[51][19]~q\,
	datad => \mux_2|f[19]~1001_combout\,
	combout => \mux_2|f[19]~1002_combout\);

-- Location: LCCOMB_X24_Y5_N24
\MEM_RAM|MEMORY[39][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[39][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[39][19]~feeder_combout\);

-- Location: FF_X24_Y5_N25
\MEM_RAM|MEMORY[39][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[39][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][19]~q\);

-- Location: FF_X28_Y8_N31
\MEM_RAM|MEMORY[37][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][19]~q\);

-- Location: LCCOMB_X28_Y8_N30
\mux_2|f[19]~1008\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1008_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][19]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][19]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][19]~q\,
	datac => \MEM_RAM|MEMORY[37][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~1008_combout\);

-- Location: FF_X29_Y11_N9
\MEM_RAM|MEMORY[53][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][19]~q\);

-- Location: FF_X28_Y8_N1
\MEM_RAM|MEMORY[55][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][19]~q\);

-- Location: LCCOMB_X28_Y8_N0
\mux_2|f[19]~1009\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1009_combout\ = (\mux_2|f[19]~1008_combout\ & (((\MEM_RAM|MEMORY[55][19]~q\) # (!\ALU_1|Mux59~3_combout\)))) # (!\mux_2|f[19]~1008_combout\ & (\MEM_RAM|MEMORY[53][19]~q\ & ((\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[19]~1008_combout\,
	datab => \MEM_RAM|MEMORY[53][19]~q\,
	datac => \MEM_RAM|MEMORY[55][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~1009_combout\);

-- Location: FF_X25_Y6_N15
\MEM_RAM|MEMORY[48][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][19]~q\);

-- Location: FF_X24_Y9_N15
\MEM_RAM|MEMORY[50][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][19]~q\);

-- Location: FF_X27_Y9_N31
\MEM_RAM|MEMORY[34][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][19]~q\);

-- Location: FF_X24_Y9_N25
\MEM_RAM|MEMORY[32][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][19]~q\);

-- Location: LCCOMB_X24_Y9_N24
\mux_2|f[19]~1005\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1005_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][19]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][19]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][19]~q\,
	datac => \MEM_RAM|MEMORY[32][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~1005_combout\);

-- Location: LCCOMB_X24_Y9_N14
\mux_2|f[19]~1006\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1006_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1005_combout\ & ((\MEM_RAM|MEMORY[50][19]~q\))) # (!\mux_2|f[19]~1005_combout\ & (\MEM_RAM|MEMORY[48][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1005_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][19]~q\,
	datac => \MEM_RAM|MEMORY[50][19]~q\,
	datad => \mux_2|f[19]~1005_combout\,
	combout => \mux_2|f[19]~1006_combout\);

-- Location: FF_X22_Y13_N17
\MEM_RAM|MEMORY[52][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][19]~q\);

-- Location: FF_X23_Y16_N13
\MEM_RAM|MEMORY[54][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][19]~q\);

-- Location: FF_X24_Y16_N31
\MEM_RAM|MEMORY[38][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][19]~q\);

-- Location: FF_X23_Y16_N11
\MEM_RAM|MEMORY[36][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][19]~q\);

-- Location: LCCOMB_X23_Y16_N10
\mux_2|f[19]~1003\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1003_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][19]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][19]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][19]~q\,
	datac => \MEM_RAM|MEMORY[36][19]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[19]~1003_combout\);

-- Location: LCCOMB_X23_Y16_N12
\mux_2|f[19]~1004\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1004_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1003_combout\ & ((\MEM_RAM|MEMORY[54][19]~q\))) # (!\mux_2|f[19]~1003_combout\ & (\MEM_RAM|MEMORY[52][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][19]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[54][19]~q\,
	datad => \mux_2|f[19]~1003_combout\,
	combout => \mux_2|f[19]~1004_combout\);

-- Location: LCCOMB_X17_Y9_N12
\mux_2|f[19]~1007\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1007_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\) # ((\mux_2|f[19]~1004_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[19]~1006_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[19]~1006_combout\,
	datad => \mux_2|f[19]~1004_combout\,
	combout => \mux_2|f[19]~1007_combout\);

-- Location: LCCOMB_X17_Y9_N26
\mux_2|f[19]~1010\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1010_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[19]~1007_combout\ & ((\mux_2|f[19]~1009_combout\))) # (!\mux_2|f[19]~1007_combout\ & (\mux_2|f[19]~1002_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[19]~1007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[19]~1002_combout\,
	datac => \mux_2|f[19]~1009_combout\,
	datad => \mux_2|f[19]~1007_combout\,
	combout => \mux_2|f[19]~1010_combout\);

-- Location: LCCOMB_X28_Y14_N16
\MEM_RAM|MEMORY[22][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[22][19]~feeder_combout\);

-- Location: FF_X28_Y14_N17
\MEM_RAM|MEMORY[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][19]~q\);

-- Location: FF_X17_Y14_N31
\MEM_RAM|MEMORY[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][19]~q\);

-- Location: LCCOMB_X20_Y17_N6
\MEM_RAM|MEMORY[7][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[7][19]~feeder_combout\);

-- Location: FF_X20_Y17_N7
\MEM_RAM|MEMORY[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][19]~q\);

-- Location: FF_X17_Y14_N25
\MEM_RAM|MEMORY[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][19]~q\);

-- Location: LCCOMB_X17_Y14_N24
\mux_2|f[19]~1018\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1018_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[7][19]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[6][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[7][19]~q\,
	datac => \MEM_RAM|MEMORY[6][19]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[19]~1018_combout\);

-- Location: LCCOMB_X17_Y14_N30
\mux_2|f[19]~1019\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1019_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1018_combout\ & ((\MEM_RAM|MEMORY[23][19]~q\))) # (!\mux_2|f[19]~1018_combout\ & (\MEM_RAM|MEMORY[22][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[22][19]~q\,
	datac => \MEM_RAM|MEMORY[23][19]~q\,
	datad => \mux_2|f[19]~1018_combout\,
	combout => \mux_2|f[19]~1019_combout\);

-- Location: LCCOMB_X19_Y14_N2
\MEM_RAM|MEMORY[18][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[18][19]~feeder_combout\);

-- Location: FF_X19_Y14_N3
\MEM_RAM|MEMORY[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][19]~q\);

-- Location: FF_X18_Y14_N31
\MEM_RAM|MEMORY[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][19]~q\);

-- Location: FF_X16_Y13_N31
\MEM_RAM|MEMORY[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][19]~q\);

-- Location: FF_X18_Y14_N17
\MEM_RAM|MEMORY[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][19]~q\);

-- Location: LCCOMB_X18_Y14_N16
\mux_2|f[19]~1011\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1011_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[3][19]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[2][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[3][19]~q\,
	datac => \MEM_RAM|MEMORY[2][19]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[19]~1011_combout\);

-- Location: LCCOMB_X18_Y14_N30
\mux_2|f[19]~1012\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1012_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1011_combout\ & ((\MEM_RAM|MEMORY[19][19]~q\))) # (!\mux_2|f[19]~1011_combout\ & (\MEM_RAM|MEMORY[18][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[18][19]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[19][19]~q\,
	datad => \mux_2|f[19]~1011_combout\,
	combout => \mux_2|f[19]~1012_combout\);

-- Location: LCCOMB_X16_Y12_N2
\MEM_RAM|MEMORY[20][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[20][19]~feeder_combout\);

-- Location: FF_X16_Y12_N3
\MEM_RAM|MEMORY[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][19]~q\);

-- Location: FF_X17_Y12_N23
\MEM_RAM|MEMORY[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][19]~q\);

-- Location: LCCOMB_X24_Y13_N30
\MEM_RAM|MEMORY[5][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[5][19]~feeder_combout\);

-- Location: FF_X24_Y13_N31
\MEM_RAM|MEMORY[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][19]~q\);

-- Location: FF_X17_Y12_N29
\MEM_RAM|MEMORY[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][19]~q\);

-- Location: LCCOMB_X17_Y12_N28
\mux_2|f[19]~1013\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1013_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[5][19]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[5][19]~q\,
	datac => \MEM_RAM|MEMORY[4][19]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[19]~1013_combout\);

-- Location: LCCOMB_X17_Y12_N22
\mux_2|f[19]~1014\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1014_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1013_combout\ & ((\MEM_RAM|MEMORY[21][19]~q\))) # (!\mux_2|f[19]~1013_combout\ & (\MEM_RAM|MEMORY[20][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][19]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[21][19]~q\,
	datad => \mux_2|f[19]~1013_combout\,
	combout => \mux_2|f[19]~1014_combout\);

-- Location: LCCOMB_X12_Y9_N26
\MEM_RAM|MEMORY[16][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[16][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[16][19]~feeder_combout\);

-- Location: FF_X12_Y9_N27
\MEM_RAM|MEMORY[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[16][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][19]~q\);

-- Location: FF_X17_Y9_N3
\MEM_RAM|MEMORY[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][19]~q\);

-- Location: LCCOMB_X11_Y5_N12
\MEM_RAM|MEMORY[1][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[1][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[1][19]~feeder_combout\);

-- Location: FF_X11_Y5_N13
\MEM_RAM|MEMORY[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[1][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][19]~q\);

-- Location: FF_X17_Y9_N1
\MEM_RAM|MEMORY[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][19]~q\);

-- Location: LCCOMB_X17_Y9_N0
\mux_2|f[19]~1015\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1015_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[1][19]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[1][19]~q\,
	datac => \MEM_RAM|MEMORY[0][19]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[19]~1015_combout\);

-- Location: LCCOMB_X17_Y9_N2
\mux_2|f[19]~1016\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1016_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1015_combout\ & ((\MEM_RAM|MEMORY[17][19]~q\))) # (!\mux_2|f[19]~1015_combout\ & (\MEM_RAM|MEMORY[16][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[16][19]~q\,
	datac => \MEM_RAM|MEMORY[17][19]~q\,
	datad => \mux_2|f[19]~1015_combout\,
	combout => \mux_2|f[19]~1016_combout\);

-- Location: LCCOMB_X17_Y9_N16
\mux_2|f[19]~1017\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1017_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[19]~1014_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[19]~1016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[19]~1014_combout\,
	datad => \mux_2|f[19]~1016_combout\,
	combout => \mux_2|f[19]~1017_combout\);

-- Location: LCCOMB_X17_Y9_N6
\mux_2|f[19]~1020\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1020_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[19]~1017_combout\ & (\mux_2|f[19]~1019_combout\)) # (!\mux_2|f[19]~1017_combout\ & ((\mux_2|f[19]~1012_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[19]~1017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[19]~1019_combout\,
	datac => \mux_2|f[19]~1012_combout\,
	datad => \mux_2|f[19]~1017_combout\,
	combout => \mux_2|f[19]~1020_combout\);

-- Location: LCCOMB_X17_Y9_N8
\mux_2|f[19]~1021\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1021_combout\ = (\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux60~3_combout\) # ((\mux_2|f[19]~1010_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & ((\mux_2|f[19]~1020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[19]~1010_combout\,
	datad => \mux_2|f[19]~1020_combout\,
	combout => \mux_2|f[19]~1021_combout\);

-- Location: LCCOMB_X14_Y3_N0
\MEM_RAM|MEMORY[63][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[63][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[63][19]~feeder_combout\);

-- Location: FF_X14_Y3_N1
\MEM_RAM|MEMORY[63][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[63][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][19]~q\);

-- Location: FF_X13_Y6_N3
\MEM_RAM|MEMORY[47][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][19]~q\);

-- Location: LCCOMB_X14_Y4_N24
\MEM_RAM|MEMORY[62][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[62][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[62][19]~feeder_combout\);

-- Location: FF_X14_Y4_N25
\MEM_RAM|MEMORY[62][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[62][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][19]~q\);

-- Location: FF_X14_Y6_N3
\MEM_RAM|MEMORY[46][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][19]~q\);

-- Location: LCCOMB_X14_Y6_N2
\mux_2|f[19]~1029\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1029_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[62][19]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[46][19]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[62][19]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[46][19]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[19]~1029_combout\);

-- Location: LCCOMB_X13_Y6_N2
\mux_2|f[19]~1030\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1030_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[19]~1029_combout\ & (\MEM_RAM|MEMORY[63][19]~q\)) # (!\mux_2|f[19]~1029_combout\ & ((\MEM_RAM|MEMORY[47][19]~q\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[19]~1029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][19]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[47][19]~q\,
	datad => \mux_2|f[19]~1029_combout\,
	combout => \mux_2|f[19]~1030_combout\);

-- Location: FF_X16_Y18_N25
\MEM_RAM|MEMORY[58][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][19]~q\);

-- Location: FF_X14_Y11_N11
\MEM_RAM|MEMORY[59][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][19]~q\);

-- Location: LCCOMB_X13_Y11_N6
\MEM_RAM|MEMORY[43][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[43][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[43][19]~feeder_combout\);

-- Location: FF_X13_Y11_N7
\MEM_RAM|MEMORY[43][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[43][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][19]~q\);

-- Location: FF_X14_Y11_N21
\MEM_RAM|MEMORY[42][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][19]~q\);

-- Location: LCCOMB_X14_Y11_N20
\mux_2|f[19]~1022\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1022_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[43][19]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[42][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[43][19]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[42][19]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[19]~1022_combout\);

-- Location: LCCOMB_X14_Y11_N10
\mux_2|f[19]~1023\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1023_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1022_combout\ & ((\MEM_RAM|MEMORY[59][19]~q\))) # (!\mux_2|f[19]~1022_combout\ & (\MEM_RAM|MEMORY[58][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[58][19]~q\,
	datac => \MEM_RAM|MEMORY[59][19]~q\,
	datad => \mux_2|f[19]~1022_combout\,
	combout => \mux_2|f[19]~1023_combout\);

-- Location: FF_X13_Y5_N3
\MEM_RAM|MEMORY[45][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][19]~q\);

-- Location: FF_X17_Y4_N31
\MEM_RAM|MEMORY[61][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][19]~q\);

-- Location: LCCOMB_X14_Y4_N22
\MEM_RAM|MEMORY[60][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[60][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[60][19]~feeder_combout\);

-- Location: FF_X14_Y4_N23
\MEM_RAM|MEMORY[60][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[60][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][19]~q\);

-- Location: FF_X17_Y4_N9
\MEM_RAM|MEMORY[44][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][19]~q\);

-- Location: LCCOMB_X17_Y4_N8
\mux_2|f[19]~1024\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1024_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[60][19]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[44][19]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[60][19]~q\,
	datac => \MEM_RAM|MEMORY[44][19]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[19]~1024_combout\);

-- Location: LCCOMB_X17_Y4_N30
\mux_2|f[19]~1025\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1025_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[19]~1024_combout\ & ((\MEM_RAM|MEMORY[61][19]~q\))) # (!\mux_2|f[19]~1024_combout\ & (\MEM_RAM|MEMORY[45][19]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[19]~1024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[45][19]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[61][19]~q\,
	datad => \mux_2|f[19]~1024_combout\,
	combout => \mux_2|f[19]~1025_combout\);

-- Location: LCCOMB_X15_Y14_N0
\MEM_RAM|MEMORY[56][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[56][19]~feeder_combout\);

-- Location: FF_X15_Y14_N1
\MEM_RAM|MEMORY[56][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][19]~q\);

-- Location: FF_X17_Y15_N23
\MEM_RAM|MEMORY[57][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][19]~q\);

-- Location: LCCOMB_X15_Y15_N6
\MEM_RAM|MEMORY[41][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][19]~feeder_combout\ = \BANCO_REG|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux44~4_combout\,
	combout => \MEM_RAM|MEMORY[41][19]~feeder_combout\);

-- Location: FF_X15_Y15_N7
\MEM_RAM|MEMORY[41][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][19]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][19]~q\);

-- Location: FF_X17_Y15_N13
\MEM_RAM|MEMORY[40][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux44~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][19]~q\);

-- Location: LCCOMB_X17_Y15_N12
\mux_2|f[19]~1026\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1026_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[41][19]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[40][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[41][19]~q\,
	datac => \MEM_RAM|MEMORY[40][19]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[19]~1026_combout\);

-- Location: LCCOMB_X17_Y15_N22
\mux_2|f[19]~1027\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1027_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[19]~1026_combout\ & ((\MEM_RAM|MEMORY[57][19]~q\))) # (!\mux_2|f[19]~1026_combout\ & (\MEM_RAM|MEMORY[56][19]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[19]~1026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][19]~q\,
	datac => \MEM_RAM|MEMORY[57][19]~q\,
	datad => \mux_2|f[19]~1026_combout\,
	combout => \mux_2|f[19]~1027_combout\);

-- Location: LCCOMB_X17_Y9_N18
\mux_2|f[19]~1028\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1028_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[19]~1025_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[19]~1027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[19]~1025_combout\,
	datad => \mux_2|f[19]~1027_combout\,
	combout => \mux_2|f[19]~1028_combout\);

-- Location: LCCOMB_X17_Y9_N20
\mux_2|f[19]~1031\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1031_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[19]~1028_combout\ & (\mux_2|f[19]~1030_combout\)) # (!\mux_2|f[19]~1028_combout\ & ((\mux_2|f[19]~1023_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[19]~1028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[19]~1030_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[19]~1023_combout\,
	datad => \mux_2|f[19]~1028_combout\,
	combout => \mux_2|f[19]~1031_combout\);

-- Location: LCCOMB_X17_Y9_N10
\mux_2|f[19]~1032\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1032_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[19]~1021_combout\ & ((\mux_2|f[19]~1031_combout\))) # (!\mux_2|f[19]~1021_combout\ & (\mux_2|f[19]~1000_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[19]~1021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \mux_2|f[19]~1000_combout\,
	datac => \mux_2|f[19]~1021_combout\,
	datad => \mux_2|f[19]~1031_combout\,
	combout => \mux_2|f[19]~1032_combout\);

-- Location: LCCOMB_X17_Y9_N24
\mux_2|f[19]~1033\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1033_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\) # ((!\ALU_1|temp~19_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[19]~1032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \ALU_1|temp~19_combout\,
	datad => \mux_2|f[19]~1032_combout\,
	combout => \mux_2|f[19]~1033_combout\);

-- Location: LCCOMB_X17_Y9_N22
\mux_2|f[19]~1034\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1034_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[19]~1033_combout\ & (\ALU_1|Add0~38_combout\)) # (!\mux_2|f[19]~1033_combout\ & ((\ALU_1|Mux12~0_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[19]~1033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Add0~38_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \ALU_1|Mux12~0_combout\,
	datad => \mux_2|f[19]~1033_combout\,
	combout => \mux_2|f[19]~1034_combout\);

-- Location: LCCOMB_X18_Y9_N14
\mux_JAL|f[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[19]~13_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[19]~38_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[19]~1034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[19]~38_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[19]~1034_combout\,
	combout => \mux_JAL|f[19]~13_combout\);

-- Location: FF_X18_Y9_N15
\BANCO_REG|MEMORY[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[19]~13_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][19]~q\);

-- Location: LCCOMB_X18_Y5_N16
\mux_3|f[19]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[19]~75_combout\ = (\PC|q\(2) & (!\PC|q\(1) & (\BANCO_REG|MEMORY[2][19]~q\ & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[2][19]~q\,
	datad => \PC|q\(0),
	combout => \mux_3|f[19]~75_combout\);

-- Location: LCCOMB_X19_Y9_N8
\ALU_1|Add0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~40_combout\ = ((\mux_3|f[20]~74_combout\ $ (\BANCO_REG|Mux11~1_combout\ $ (!\ALU_1|Add0~39\)))) # (GND)
-- \ALU_1|Add0~41\ = CARRY((\mux_3|f[20]~74_combout\ & ((\BANCO_REG|Mux11~1_combout\) # (!\ALU_1|Add0~39\))) # (!\mux_3|f[20]~74_combout\ & (\BANCO_REG|Mux11~1_combout\ & !\ALU_1|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[20]~74_combout\,
	datab => \BANCO_REG|Mux11~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~39\,
	combout => \ALU_1|Add0~40_combout\,
	cout => \ALU_1|Add0~41\);

-- Location: LCCOMB_X23_Y9_N8
\ALU_1|temp~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~20_combout\ = (\mux_3|f[20]~74_combout\) # (\BANCO_REG|Mux11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[20]~74_combout\,
	datad => \BANCO_REG|Mux11~1_combout\,
	combout => \ALU_1|temp~20_combout\);

-- Location: LCCOMB_X23_Y9_N22
\ALU_1|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux11~0_combout\ = (\ALU_1|Add0~40_combout\ & !\CONTROLER|BRANCH~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_1|Add0~40_combout\,
	datad => \CONTROLER|BRANCH~0_combout\,
	combout => \ALU_1|Mux11~0_combout\);

-- Location: LCCOMB_X25_Y8_N24
\BANCO_REG|Mux43~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux43~4_combout\ = (\BANCO_REG|MEMORY[2][20]~q\ & ((\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1))) # (!\PC|q\(0) & (!\PC|q\(2) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[2][20]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux43~4_combout\);

-- Location: FF_X27_Y13_N13
\MEM_RAM|MEMORY[60][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][20]~q\);

-- Location: FF_X27_Y13_N27
\MEM_RAM|MEMORY[62][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][20]~q\);

-- Location: LCCOMB_X28_Y15_N20
\MEM_RAM|MEMORY[30][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[30][20]~feeder_combout\);

-- Location: FF_X28_Y15_N21
\MEM_RAM|MEMORY[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][20]~q\);

-- Location: FF_X28_Y13_N25
\MEM_RAM|MEMORY[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][20]~q\);

-- Location: LCCOMB_X28_Y13_N24
\mux_2|f[20]~1066\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1066_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[28][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[30][20]~q\,
	datac => \MEM_RAM|MEMORY[28][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1066_combout\);

-- Location: LCCOMB_X27_Y13_N26
\mux_2|f[20]~1067\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1067_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1066_combout\ & ((\MEM_RAM|MEMORY[62][20]~q\))) # (!\mux_2|f[20]~1066_combout\ & (\MEM_RAM|MEMORY[60][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[60][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[62][20]~q\,
	datad => \mux_2|f[20]~1066_combout\,
	combout => \mux_2|f[20]~1067_combout\);

-- Location: LCCOMB_X15_Y14_N16
\MEM_RAM|MEMORY[56][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[56][20]~feeder_combout\);

-- Location: FF_X15_Y14_N17
\MEM_RAM|MEMORY[56][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][20]~q\);

-- Location: FF_X23_Y14_N3
\MEM_RAM|MEMORY[58][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][20]~q\);

-- Location: LCCOMB_X13_Y14_N28
\MEM_RAM|MEMORY[26][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[26][20]~feeder_combout\);

-- Location: FF_X13_Y14_N29
\MEM_RAM|MEMORY[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][20]~q\);

-- Location: FF_X23_Y14_N21
\MEM_RAM|MEMORY[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][20]~q\);

-- Location: LCCOMB_X23_Y14_N20
\mux_2|f[20]~1070\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1070_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[26][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[24][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[26][20]~q\,
	datac => \MEM_RAM|MEMORY[24][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1070_combout\);

-- Location: LCCOMB_X23_Y14_N2
\mux_2|f[20]~1071\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1071_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1070_combout\ & ((\MEM_RAM|MEMORY[58][20]~q\))) # (!\mux_2|f[20]~1070_combout\ & (\MEM_RAM|MEMORY[56][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[58][20]~q\,
	datad => \mux_2|f[20]~1070_combout\,
	combout => \mux_2|f[20]~1071_combout\);

-- Location: LCCOMB_X19_Y14_N16
\MEM_RAM|MEMORY[27][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[27][20]~feeder_combout\);

-- Location: FF_X19_Y14_N17
\MEM_RAM|MEMORY[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][20]~q\);

-- Location: FF_X23_Y13_N23
\MEM_RAM|MEMORY[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][20]~q\);

-- Location: LCCOMB_X23_Y13_N22
\mux_2|f[20]~1068\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1068_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[27][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[25][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[27][20]~q\,
	datac => \MEM_RAM|MEMORY[25][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1068_combout\);

-- Location: FF_X29_Y9_N23
\MEM_RAM|MEMORY[57][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][20]~q\);

-- Location: FF_X23_Y13_N1
\MEM_RAM|MEMORY[59][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][20]~q\);

-- Location: LCCOMB_X23_Y13_N0
\mux_2|f[20]~1069\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1069_combout\ = (\mux_2|f[20]~1068_combout\ & (((\MEM_RAM|MEMORY[59][20]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[20]~1068_combout\ & (\MEM_RAM|MEMORY[57][20]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1068_combout\,
	datab => \MEM_RAM|MEMORY[57][20]~q\,
	datac => \MEM_RAM|MEMORY[59][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1069_combout\);

-- Location: LCCOMB_X23_Y9_N0
\mux_2|f[20]~1072\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1072_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[20]~1069_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[20]~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1071_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[20]~1069_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[20]~1072_combout\);

-- Location: LCCOMB_X25_Y8_N20
\MEM_RAM|MEMORY[63][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[63][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[63][20]~feeder_combout\);

-- Location: FF_X25_Y8_N21
\MEM_RAM|MEMORY[63][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[63][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][20]~q\);

-- Location: FF_X24_Y8_N17
\MEM_RAM|MEMORY[61][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][20]~q\);

-- Location: FF_X25_Y11_N17
\MEM_RAM|MEMORY[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][20]~q\);

-- Location: FF_X25_Y11_N31
\MEM_RAM|MEMORY[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][20]~q\);

-- Location: LCCOMB_X25_Y11_N30
\mux_2|f[20]~1073\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1073_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[31][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[29][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[31][20]~q\,
	datac => \MEM_RAM|MEMORY[29][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1073_combout\);

-- Location: LCCOMB_X24_Y8_N16
\mux_2|f[20]~1074\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1074_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1073_combout\ & (\MEM_RAM|MEMORY[63][20]~q\)) # (!\mux_2|f[20]~1073_combout\ & ((\MEM_RAM|MEMORY[61][20]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[63][20]~q\,
	datac => \MEM_RAM|MEMORY[61][20]~q\,
	datad => \mux_2|f[20]~1073_combout\,
	combout => \mux_2|f[20]~1074_combout\);

-- Location: LCCOMB_X23_Y9_N10
\mux_2|f[20]~1075\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1075_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[20]~1072_combout\ & ((\mux_2|f[20]~1074_combout\))) # (!\mux_2|f[20]~1072_combout\ & (\mux_2|f[20]~1067_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[20]~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1067_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[20]~1072_combout\,
	datad => \mux_2|f[20]~1074_combout\,
	combout => \mux_2|f[20]~1075_combout\);

-- Location: LCCOMB_X22_Y17_N24
\MEM_RAM|MEMORY[50][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[50][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[50][20]~feeder_combout\);

-- Location: FF_X22_Y17_N25
\MEM_RAM|MEMORY[50][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[50][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][20]~q\);

-- Location: FF_X24_Y17_N21
\MEM_RAM|MEMORY[54][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][20]~q\);

-- Location: FF_X23_Y17_N25
\MEM_RAM|MEMORY[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][20]~q\);

-- Location: FF_X23_Y17_N15
\MEM_RAM|MEMORY[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][20]~q\);

-- Location: LCCOMB_X23_Y17_N14
\mux_2|f[20]~1035\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1035_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[22][20]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[18][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[22][20]~q\,
	datac => \MEM_RAM|MEMORY[18][20]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[20]~1035_combout\);

-- Location: LCCOMB_X24_Y17_N20
\mux_2|f[20]~1036\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1036_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1035_combout\ & ((\MEM_RAM|MEMORY[54][20]~q\))) # (!\mux_2|f[20]~1035_combout\ & (\MEM_RAM|MEMORY[50][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[50][20]~q\,
	datac => \MEM_RAM|MEMORY[54][20]~q\,
	datad => \mux_2|f[20]~1035_combout\,
	combout => \mux_2|f[20]~1036_combout\);

-- Location: LCCOMB_X25_Y12_N12
\MEM_RAM|MEMORY[49][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[49][20]~feeder_combout\);

-- Location: FF_X25_Y12_N13
\MEM_RAM|MEMORY[49][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][20]~q\);

-- Location: FF_X25_Y9_N5
\MEM_RAM|MEMORY[53][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][20]~q\);

-- Location: FF_X25_Y9_N19
\MEM_RAM|MEMORY[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][20]~q\);

-- Location: FF_X24_Y3_N25
\MEM_RAM|MEMORY[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][20]~q\);

-- Location: LCCOMB_X25_Y9_N18
\mux_2|f[20]~1037\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1037_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[21][20]~q\))) # (!\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[17][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[17][20]~q\,
	datad => \MEM_RAM|MEMORY[21][20]~q\,
	combout => \mux_2|f[20]~1037_combout\);

-- Location: LCCOMB_X25_Y9_N4
\mux_2|f[20]~1038\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1038_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1037_combout\ & ((\MEM_RAM|MEMORY[53][20]~q\))) # (!\mux_2|f[20]~1037_combout\ & (\MEM_RAM|MEMORY[49][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[49][20]~q\,
	datac => \MEM_RAM|MEMORY[53][20]~q\,
	datad => \mux_2|f[20]~1037_combout\,
	combout => \mux_2|f[20]~1038_combout\);

-- Location: LCCOMB_X25_Y6_N4
\MEM_RAM|MEMORY[48][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[48][20]~feeder_combout\);

-- Location: FF_X25_Y6_N5
\MEM_RAM|MEMORY[48][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][20]~q\);

-- Location: FF_X24_Y10_N7
\MEM_RAM|MEMORY[52][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][20]~q\);

-- Location: FF_X28_Y11_N17
\MEM_RAM|MEMORY[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][20]~q\);

-- Location: FF_X24_Y10_N13
\MEM_RAM|MEMORY[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][20]~q\);

-- Location: LCCOMB_X24_Y10_N12
\mux_2|f[20]~1039\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1039_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[20][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[16][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][20]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[16][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1039_combout\);

-- Location: LCCOMB_X24_Y10_N6
\mux_2|f[20]~1040\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1040_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1039_combout\ & ((\MEM_RAM|MEMORY[52][20]~q\))) # (!\mux_2|f[20]~1039_combout\ & (\MEM_RAM|MEMORY[48][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[48][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[52][20]~q\,
	datad => \mux_2|f[20]~1039_combout\,
	combout => \mux_2|f[20]~1040_combout\);

-- Location: LCCOMB_X24_Y9_N8
\mux_2|f[20]~1041\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1041_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[20]~1038_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[20]~1040_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1038_combout\,
	datab => \mux_2|f[20]~1040_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[20]~1041_combout\);

-- Location: LCCOMB_X25_Y12_N18
\MEM_RAM|MEMORY[51][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[51][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[51][20]~feeder_combout\);

-- Location: FF_X25_Y12_N19
\MEM_RAM|MEMORY[51][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[51][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][20]~q\);

-- Location: FF_X22_Y13_N7
\MEM_RAM|MEMORY[55][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][20]~q\);

-- Location: LCCOMB_X15_Y13_N4
\MEM_RAM|MEMORY[23][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[23][20]~feeder_combout\);

-- Location: FF_X15_Y13_N5
\MEM_RAM|MEMORY[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][20]~q\);

-- Location: FF_X18_Y15_N9
\MEM_RAM|MEMORY[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][20]~q\);

-- Location: LCCOMB_X18_Y15_N8
\mux_2|f[20]~1042\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1042_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[23][20]~q\,
	datac => \MEM_RAM|MEMORY[19][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1042_combout\);

-- Location: LCCOMB_X22_Y13_N6
\mux_2|f[20]~1043\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1043_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1042_combout\ & ((\MEM_RAM|MEMORY[55][20]~q\))) # (!\mux_2|f[20]~1042_combout\ & (\MEM_RAM|MEMORY[51][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][20]~q\,
	datad => \mux_2|f[20]~1042_combout\,
	combout => \mux_2|f[20]~1043_combout\);

-- Location: LCCOMB_X23_Y9_N16
\mux_2|f[20]~1044\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1044_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[20]~1041_combout\ & ((\mux_2|f[20]~1043_combout\))) # (!\mux_2|f[20]~1041_combout\ & (\mux_2|f[20]~1036_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[20]~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1036_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[20]~1041_combout\,
	datad => \mux_2|f[20]~1043_combout\,
	combout => \mux_2|f[20]~1044_combout\);

-- Location: LCCOMB_X28_Y9_N28
\MEM_RAM|MEMORY[37][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[37][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[37][20]~feeder_combout\);

-- Location: FF_X28_Y9_N29
\MEM_RAM|MEMORY[37][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[37][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][20]~q\);

-- Location: LCCOMB_X20_Y17_N12
\MEM_RAM|MEMORY[7][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[7][20]~feeder_combout\);

-- Location: FF_X20_Y17_N13
\MEM_RAM|MEMORY[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][20]~q\);

-- Location: FF_X24_Y12_N15
\MEM_RAM|MEMORY[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][20]~q\);

-- Location: LCCOMB_X24_Y12_N14
\mux_2|f[20]~1062\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1062_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[7][20]~q\,
	datac => \MEM_RAM|MEMORY[5][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1062_combout\);

-- Location: FF_X24_Y12_N5
\MEM_RAM|MEMORY[39][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][20]~q\);

-- Location: LCCOMB_X24_Y12_N4
\mux_2|f[20]~1063\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1063_combout\ = (\mux_2|f[20]~1062_combout\ & (((\MEM_RAM|MEMORY[39][20]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[20]~1062_combout\ & (\MEM_RAM|MEMORY[37][20]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[37][20]~q\,
	datab => \mux_2|f[20]~1062_combout\,
	datac => \MEM_RAM|MEMORY[39][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1063_combout\);

-- Location: FF_X16_Y14_N21
\MEM_RAM|MEMORY[32][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][20]~q\);

-- Location: FF_X22_Y14_N27
\MEM_RAM|MEMORY[34][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][20]~q\);

-- Location: FF_X18_Y14_N1
\MEM_RAM|MEMORY[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][20]~q\);

-- Location: FF_X22_Y14_N21
\MEM_RAM|MEMORY[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][20]~q\);

-- Location: LCCOMB_X22_Y14_N20
\mux_2|f[20]~1059\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1059_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[2][20]~q\,
	datac => \MEM_RAM|MEMORY[0][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1059_combout\);

-- Location: LCCOMB_X22_Y14_N26
\mux_2|f[20]~1060\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1060_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1059_combout\ & ((\MEM_RAM|MEMORY[34][20]~q\))) # (!\mux_2|f[20]~1059_combout\ & (\MEM_RAM|MEMORY[32][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[32][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[34][20]~q\,
	datad => \mux_2|f[20]~1059_combout\,
	combout => \mux_2|f[20]~1060_combout\);

-- Location: FF_X19_Y15_N29
\MEM_RAM|MEMORY[33][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][20]~q\);

-- Location: FF_X22_Y15_N3
\MEM_RAM|MEMORY[35][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][20]~q\);

-- Location: LCCOMB_X18_Y16_N4
\MEM_RAM|MEMORY[3][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[3][20]~feeder_combout\);

-- Location: FF_X18_Y16_N5
\MEM_RAM|MEMORY[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][20]~q\);

-- Location: FF_X22_Y15_N29
\MEM_RAM|MEMORY[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][20]~q\);

-- Location: LCCOMB_X22_Y15_N28
\mux_2|f[20]~1057\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1057_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[3][20]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[1][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1057_combout\);

-- Location: LCCOMB_X22_Y15_N2
\mux_2|f[20]~1058\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1058_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1057_combout\ & ((\MEM_RAM|MEMORY[35][20]~q\))) # (!\mux_2|f[20]~1057_combout\ & (\MEM_RAM|MEMORY[33][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[33][20]~q\,
	datac => \MEM_RAM|MEMORY[35][20]~q\,
	datad => \mux_2|f[20]~1057_combout\,
	combout => \mux_2|f[20]~1058_combout\);

-- Location: LCCOMB_X23_Y9_N14
\mux_2|f[20]~1061\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1061_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[20]~1058_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[20]~1060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1060_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[20]~1058_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[20]~1061_combout\);

-- Location: FF_X27_Y7_N27
\MEM_RAM|MEMORY[36][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][20]~q\);

-- Location: FF_X27_Y7_N9
\MEM_RAM|MEMORY[38][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][20]~q\);

-- Location: LCCOMB_X24_Y4_N16
\MEM_RAM|MEMORY[6][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[6][20]~feeder_combout\);

-- Location: FF_X24_Y4_N17
\MEM_RAM|MEMORY[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][20]~q\);

-- Location: FF_X24_Y7_N31
\MEM_RAM|MEMORY[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][20]~q\);

-- Location: LCCOMB_X24_Y7_N30
\mux_2|f[20]~1055\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1055_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[6][20]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[4][20]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[6][20]~q\,
	datac => \MEM_RAM|MEMORY[4][20]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[20]~1055_combout\);

-- Location: LCCOMB_X27_Y7_N8
\mux_2|f[20]~1056\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1056_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1055_combout\ & ((\MEM_RAM|MEMORY[38][20]~q\))) # (!\mux_2|f[20]~1055_combout\ & (\MEM_RAM|MEMORY[36][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[36][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[38][20]~q\,
	datad => \mux_2|f[20]~1055_combout\,
	combout => \mux_2|f[20]~1056_combout\);

-- Location: LCCOMB_X23_Y9_N4
\mux_2|f[20]~1064\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1064_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[20]~1061_combout\ & (\mux_2|f[20]~1063_combout\)) # (!\mux_2|f[20]~1061_combout\ & ((\mux_2|f[20]~1056_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[20]~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1063_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[20]~1061_combout\,
	datad => \mux_2|f[20]~1056_combout\,
	combout => \mux_2|f[20]~1064_combout\);

-- Location: LCCOMB_X24_Y4_N22
\MEM_RAM|MEMORY[46][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[46][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[46][20]~feeder_combout\);

-- Location: FF_X24_Y4_N23
\MEM_RAM|MEMORY[46][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[46][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][20]~q\);

-- Location: FF_X22_Y6_N19
\MEM_RAM|MEMORY[47][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][20]~q\);

-- Location: LCCOMB_X9_Y6_N2
\MEM_RAM|MEMORY[15][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[15][20]~feeder_combout\);

-- Location: FF_X9_Y6_N3
\MEM_RAM|MEMORY[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][20]~q\);

-- Location: FF_X22_Y6_N17
\MEM_RAM|MEMORY[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][20]~q\);

-- Location: LCCOMB_X22_Y6_N16
\mux_2|f[20]~1052\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1052_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][20]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[14][20]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[20]~1052_combout\);

-- Location: LCCOMB_X22_Y6_N18
\mux_2|f[20]~1053\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1053_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1052_combout\ & ((\MEM_RAM|MEMORY[47][20]~q\))) # (!\mux_2|f[20]~1052_combout\ & (\MEM_RAM|MEMORY[46][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[47][20]~q\,
	datad => \mux_2|f[20]~1052_combout\,
	combout => \mux_2|f[20]~1053_combout\);

-- Location: FF_X24_Y8_N15
\MEM_RAM|MEMORY[44][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][20]~q\);

-- Location: FF_X22_Y9_N7
\MEM_RAM|MEMORY[45][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][20]~q\);

-- Location: LCCOMB_X12_Y9_N20
\MEM_RAM|MEMORY[13][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[13][20]~feeder_combout\);

-- Location: FF_X12_Y9_N21
\MEM_RAM|MEMORY[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][20]~q\);

-- Location: FF_X22_Y9_N5
\MEM_RAM|MEMORY[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][20]~q\);

-- Location: LCCOMB_X22_Y9_N4
\mux_2|f[20]~1047\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1047_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][20]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[12][20]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[20]~1047_combout\);

-- Location: LCCOMB_X22_Y9_N6
\mux_2|f[20]~1048\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1048_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1047_combout\ & ((\MEM_RAM|MEMORY[45][20]~q\))) # (!\mux_2|f[20]~1047_combout\ & (\MEM_RAM|MEMORY[44][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[45][20]~q\,
	datad => \mux_2|f[20]~1047_combout\,
	combout => \mux_2|f[20]~1048_combout\);

-- Location: LCCOMB_X15_Y14_N18
\MEM_RAM|MEMORY[40][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[40][20]~feeder_combout\);

-- Location: FF_X15_Y14_N19
\MEM_RAM|MEMORY[40][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][20]~q\);

-- Location: FF_X23_Y9_N25
\MEM_RAM|MEMORY[41][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][20]~q\);

-- Location: FF_X19_Y7_N25
\MEM_RAM|MEMORY[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][20]~q\);

-- Location: FF_X23_Y9_N19
\MEM_RAM|MEMORY[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][20]~q\);

-- Location: LCCOMB_X23_Y9_N18
\mux_2|f[20]~1049\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1049_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[9][20]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[9][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[8][20]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[20]~1049_combout\);

-- Location: LCCOMB_X23_Y9_N24
\mux_2|f[20]~1050\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1050_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1049_combout\ & ((\MEM_RAM|MEMORY[41][20]~q\))) # (!\mux_2|f[20]~1049_combout\ & (\MEM_RAM|MEMORY[40][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][20]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[41][20]~q\,
	datad => \mux_2|f[20]~1049_combout\,
	combout => \mux_2|f[20]~1050_combout\);

-- Location: LCCOMB_X23_Y9_N30
\mux_2|f[20]~1051\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1051_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[20]~1048_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[20]~1050_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[20]~1048_combout\,
	datad => \mux_2|f[20]~1050_combout\,
	combout => \mux_2|f[20]~1051_combout\);

-- Location: FF_X16_Y15_N15
\MEM_RAM|MEMORY[42][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][20]~q\);

-- Location: FF_X17_Y11_N23
\MEM_RAM|MEMORY[43][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][20]~q\);

-- Location: LCCOMB_X14_Y14_N30
\MEM_RAM|MEMORY[11][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][20]~feeder_combout\ = \BANCO_REG|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux43~4_combout\,
	combout => \MEM_RAM|MEMORY[11][20]~feeder_combout\);

-- Location: FF_X14_Y14_N31
\MEM_RAM|MEMORY[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][20]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][20]~q\);

-- Location: FF_X17_Y11_N17
\MEM_RAM|MEMORY[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux43~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][20]~q\);

-- Location: LCCOMB_X17_Y11_N16
\mux_2|f[20]~1045\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1045_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][20]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[11][20]~q\,
	datac => \MEM_RAM|MEMORY[10][20]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[20]~1045_combout\);

-- Location: LCCOMB_X17_Y11_N22
\mux_2|f[20]~1046\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1046_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[20]~1045_combout\ & ((\MEM_RAM|MEMORY[43][20]~q\))) # (!\mux_2|f[20]~1045_combout\ & (\MEM_RAM|MEMORY[42][20]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[20]~1045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[42][20]~q\,
	datac => \MEM_RAM|MEMORY[43][20]~q\,
	datad => \mux_2|f[20]~1045_combout\,
	combout => \mux_2|f[20]~1046_combout\);

-- Location: LCCOMB_X23_Y9_N20
\mux_2|f[20]~1054\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1054_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[20]~1051_combout\ & (\mux_2|f[20]~1053_combout\)) # (!\mux_2|f[20]~1051_combout\ & ((\mux_2|f[20]~1046_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[20]~1051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1053_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[20]~1051_combout\,
	datad => \mux_2|f[20]~1046_combout\,
	combout => \mux_2|f[20]~1054_combout\);

-- Location: LCCOMB_X23_Y9_N6
\mux_2|f[20]~1065\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1065_combout\ = (\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\mux_2|f[20]~1054_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[20]~1064_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[20]~1064_combout\,
	datad => \mux_2|f[20]~1054_combout\,
	combout => \mux_2|f[20]~1065_combout\);

-- Location: LCCOMB_X23_Y9_N12
\mux_2|f[20]~1076\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1076_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[20]~1065_combout\ & (\mux_2|f[20]~1075_combout\)) # (!\mux_2|f[20]~1065_combout\ & ((\mux_2|f[20]~1044_combout\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[20]~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[20]~1075_combout\,
	datab => \mux_2|f[20]~1044_combout\,
	datac => \ALU_1|Mux59~3_combout\,
	datad => \mux_2|f[20]~1065_combout\,
	combout => \mux_2|f[20]~1076_combout\);

-- Location: LCCOMB_X23_Y9_N2
\mux_2|f[20]~1077\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1077_combout\ = (\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\) # ((\ALU_1|Mux11~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[20]~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Mux11~0_combout\,
	datad => \mux_2|f[20]~1076_combout\,
	combout => \mux_2|f[20]~1077_combout\);

-- Location: LCCOMB_X23_Y9_N28
\mux_2|f[20]~1078\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1078_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[20]~1077_combout\ & (\ALU_1|Add0~40_combout\)) # (!\mux_2|f[20]~1077_combout\ & ((!\ALU_1|temp~20_combout\))))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[20]~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|Add0~40_combout\,
	datac => \ALU_1|temp~20_combout\,
	datad => \mux_2|f[20]~1077_combout\,
	combout => \mux_2|f[20]~1078_combout\);

-- Location: LCCOMB_X22_Y8_N4
\mux_JAL|f[20]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[20]~12_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[20]~40_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[20]~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|Equal7~0_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \somaConst|output[20]~40_combout\,
	datad => \mux_2|f[20]~1078_combout\,
	combout => \mux_JAL|f[20]~12_combout\);

-- Location: FF_X22_Y8_N5
\BANCO_REG|MEMORY[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[20]~12_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][20]~q\);

-- Location: LCCOMB_X23_Y6_N2
\mux_3|f[20]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[20]~74_combout\ = (\BANCO_REG|MEMORY[2][20]~q\ & (!\PC|q\(1) & (\PC|q\(2) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][20]~q\,
	datab => \PC|q\(1),
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_3|f[20]~74_combout\);

-- Location: LCCOMB_X19_Y9_N10
\ALU_1|Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~42_combout\ = (\BANCO_REG|Mux10~1_combout\ & ((\mux_3|f[21]~73_combout\ & (\ALU_1|Add0~41\ & VCC)) # (!\mux_3|f[21]~73_combout\ & (!\ALU_1|Add0~41\)))) # (!\BANCO_REG|Mux10~1_combout\ & ((\mux_3|f[21]~73_combout\ & (!\ALU_1|Add0~41\)) # 
-- (!\mux_3|f[21]~73_combout\ & ((\ALU_1|Add0~41\) # (GND)))))
-- \ALU_1|Add0~43\ = CARRY((\BANCO_REG|Mux10~1_combout\ & (!\mux_3|f[21]~73_combout\ & !\ALU_1|Add0~41\)) # (!\BANCO_REG|Mux10~1_combout\ & ((!\ALU_1|Add0~41\) # (!\mux_3|f[21]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux10~1_combout\,
	datab => \mux_3|f[21]~73_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~41\,
	combout => \ALU_1|Add0~42_combout\,
	cout => \ALU_1|Add0~43\);

-- Location: LCCOMB_X20_Y5_N2
\ALU_1|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux10~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~42_combout\,
	combout => \ALU_1|Mux10~0_combout\);

-- Location: LCCOMB_X22_Y8_N16
\ALU_1|temp~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~21_combout\ = (\mux_3|f[21]~73_combout\) # (\BANCO_REG|Mux10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[21]~73_combout\,
	datad => \BANCO_REG|Mux10~1_combout\,
	combout => \ALU_1|temp~21_combout\);

-- Location: LCCOMB_X22_Y4_N30
\BANCO_REG|Mux42~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux42~4_combout\ = (\BANCO_REG|MEMORY[2][21]~q\ & ((\PC|q\(1) & (!\PC|q\(0) & !\PC|q\(2))) # (!\PC|q\(1) & (\PC|q\(0) & \PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][21]~q\,
	datab => \PC|q\(1),
	datac => \PC|q\(0),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux42~4_combout\);

-- Location: FF_X24_Y7_N1
\MEM_RAM|MEMORY[52][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][21]~q\);

-- Location: FF_X25_Y10_N13
\MEM_RAM|MEMORY[60][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][21]~q\);

-- Location: FF_X28_Y6_N13
\MEM_RAM|MEMORY[56][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][21]~q\);

-- Location: LCCOMB_X27_Y10_N4
\MEM_RAM|MEMORY[48][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[48][21]~feeder_combout\);

-- Location: FF_X27_Y10_N5
\MEM_RAM|MEMORY[48][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][21]~q\);

-- Location: LCCOMB_X25_Y10_N18
\mux_2|f[21]~1114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1114_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[56][21]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[48][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][21]~q\,
	datab => \MEM_RAM|MEMORY[48][21]~q\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[21]~1114_combout\);

-- Location: LCCOMB_X25_Y10_N12
\mux_2|f[21]~1115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1115_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[21]~1114_combout\ & ((\MEM_RAM|MEMORY[60][21]~q\))) # (!\mux_2|f[21]~1114_combout\ & (\MEM_RAM|MEMORY[52][21]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[21]~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][21]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[60][21]~q\,
	datad => \mux_2|f[21]~1114_combout\,
	combout => \mux_2|f[21]~1115_combout\);

-- Location: LCCOMB_X24_Y17_N18
\MEM_RAM|MEMORY[54][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[54][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[54][21]~feeder_combout\);

-- Location: FF_X24_Y17_N19
\MEM_RAM|MEMORY[54][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[54][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][21]~q\);

-- Location: FF_X23_Y11_N1
\MEM_RAM|MEMORY[62][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][21]~q\);

-- Location: LCCOMB_X16_Y18_N2
\MEM_RAM|MEMORY[58][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[58][21]~feeder_combout\);

-- Location: FF_X16_Y18_N3
\MEM_RAM|MEMORY[58][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][21]~q\);

-- Location: FF_X24_Y14_N25
\MEM_RAM|MEMORY[50][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][21]~q\);

-- Location: LCCOMB_X24_Y14_N24
\mux_2|f[21]~1112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1112_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[58][21]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[50][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[58][21]~q\,
	datac => \MEM_RAM|MEMORY[50][21]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[21]~1112_combout\);

-- Location: LCCOMB_X23_Y11_N0
\mux_2|f[21]~1113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1113_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[21]~1112_combout\ & ((\MEM_RAM|MEMORY[62][21]~q\))) # (!\mux_2|f[21]~1112_combout\ & (\MEM_RAM|MEMORY[54][21]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[21]~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[54][21]~q\,
	datac => \MEM_RAM|MEMORY[62][21]~q\,
	datad => \mux_2|f[21]~1112_combout\,
	combout => \mux_2|f[21]~1113_combout\);

-- Location: LCCOMB_X23_Y8_N10
\mux_2|f[21]~1116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1116_combout\ = (\ALU_1|Mux62~3_combout\ & (((\mux_2|f[21]~1113_combout\) # (\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[21]~1115_combout\ & ((!\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[21]~1115_combout\,
	datac => \mux_2|f[21]~1113_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[21]~1116_combout\);

-- Location: FF_X22_Y4_N31
\MEM_RAM|MEMORY[63][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux42~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][21]~q\);

-- Location: FF_X27_Y8_N23
\MEM_RAM|MEMORY[59][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][21]~q\);

-- Location: FF_X27_Y5_N13
\MEM_RAM|MEMORY[55][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][21]~q\);

-- Location: LCCOMB_X27_Y10_N30
\MEM_RAM|MEMORY[51][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[51][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[51][21]~feeder_combout\);

-- Location: FF_X27_Y10_N31
\MEM_RAM|MEMORY[51][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[51][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][21]~q\);

-- Location: LCCOMB_X27_Y8_N12
\mux_2|f[21]~1117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1117_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[55][21]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[51][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[55][21]~q\,
	datab => \MEM_RAM|MEMORY[51][21]~q\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[21]~1117_combout\);

-- Location: LCCOMB_X27_Y8_N22
\mux_2|f[21]~1118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1118_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1117_combout\ & (\MEM_RAM|MEMORY[63][21]~q\)) # (!\mux_2|f[21]~1117_combout\ & ((\MEM_RAM|MEMORY[59][21]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[63][21]~q\,
	datac => \MEM_RAM|MEMORY[59][21]~q\,
	datad => \mux_2|f[21]~1117_combout\,
	combout => \mux_2|f[21]~1118_combout\);

-- Location: FF_X24_Y6_N3
\MEM_RAM|MEMORY[57][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][21]~q\);

-- Location: FF_X24_Y6_N9
\MEM_RAM|MEMORY[61][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][21]~q\);

-- Location: FF_X28_Y7_N17
\MEM_RAM|MEMORY[53][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][21]~q\);

-- Location: FF_X28_Y7_N31
\MEM_RAM|MEMORY[49][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][21]~q\);

-- Location: LCCOMB_X28_Y7_N30
\mux_2|f[21]~1110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1110_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[53][21]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[49][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[53][21]~q\,
	datac => \MEM_RAM|MEMORY[49][21]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[21]~1110_combout\);

-- Location: LCCOMB_X24_Y6_N8
\mux_2|f[21]~1111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1111_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1110_combout\ & ((\MEM_RAM|MEMORY[61][21]~q\))) # (!\mux_2|f[21]~1110_combout\ & (\MEM_RAM|MEMORY[57][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[57][21]~q\,
	datac => \MEM_RAM|MEMORY[61][21]~q\,
	datad => \mux_2|f[21]~1110_combout\,
	combout => \mux_2|f[21]~1111_combout\);

-- Location: LCCOMB_X23_Y8_N8
\mux_2|f[21]~1119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1119_combout\ = (\mux_2|f[21]~1116_combout\ & ((\mux_2|f[21]~1118_combout\) # ((!\ALU_1|Mux63~10_combout\)))) # (!\mux_2|f[21]~1116_combout\ & (((\mux_2|f[21]~1111_combout\ & \ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[21]~1116_combout\,
	datab => \mux_2|f[21]~1118_combout\,
	datac => \mux_2|f[21]~1111_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[21]~1119_combout\);

-- Location: FF_X25_Y16_N17
\MEM_RAM|MEMORY[44][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][21]~q\);

-- Location: FF_X25_Y16_N15
\MEM_RAM|MEMORY[46][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][21]~q\);

-- Location: FF_X25_Y18_N17
\MEM_RAM|MEMORY[38][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][21]~q\);

-- Location: FF_X25_Y18_N27
\MEM_RAM|MEMORY[36][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][21]~q\);

-- Location: LCCOMB_X25_Y18_N26
\mux_2|f[21]~1079\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1079_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][21]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][21]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][21]~q\,
	datac => \MEM_RAM|MEMORY[36][21]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[21]~1079_combout\);

-- Location: LCCOMB_X25_Y16_N14
\mux_2|f[21]~1080\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1080_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1079_combout\ & ((\MEM_RAM|MEMORY[46][21]~q\))) # (!\mux_2|f[21]~1079_combout\ & (\MEM_RAM|MEMORY[44][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[44][21]~q\,
	datac => \MEM_RAM|MEMORY[46][21]~q\,
	datad => \mux_2|f[21]~1079_combout\,
	combout => \mux_2|f[21]~1080_combout\);

-- Location: LCCOMB_X12_Y15_N6
\MEM_RAM|MEMORY[45][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[45][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[45][21]~feeder_combout\);

-- Location: FF_X12_Y15_N7
\MEM_RAM|MEMORY[45][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[45][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][21]~q\);

-- Location: FF_X12_Y12_N11
\MEM_RAM|MEMORY[47][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][21]~q\);

-- Location: FF_X12_Y16_N21
\MEM_RAM|MEMORY[39][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][21]~q\);

-- Location: FF_X12_Y16_N19
\MEM_RAM|MEMORY[37][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][21]~q\);

-- Location: LCCOMB_X12_Y16_N18
\mux_2|f[21]~1086\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1086_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][21]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][21]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][21]~q\,
	datac => \MEM_RAM|MEMORY[37][21]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[21]~1086_combout\);

-- Location: LCCOMB_X12_Y12_N10
\mux_2|f[21]~1087\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1087_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1086_combout\ & ((\MEM_RAM|MEMORY[47][21]~q\))) # (!\mux_2|f[21]~1086_combout\ & (\MEM_RAM|MEMORY[45][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[45][21]~q\,
	datac => \MEM_RAM|MEMORY[47][21]~q\,
	datad => \mux_2|f[21]~1086_combout\,
	combout => \mux_2|f[21]~1087_combout\);

-- Location: FF_X15_Y15_N17
\MEM_RAM|MEMORY[41][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][21]~q\);

-- Location: FF_X19_Y19_N25
\MEM_RAM|MEMORY[43][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][21]~q\);

-- Location: LCCOMB_X20_Y15_N14
\MEM_RAM|MEMORY[35][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[35][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[35][21]~feeder_combout\);

-- Location: FF_X20_Y15_N15
\MEM_RAM|MEMORY[35][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[35][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][21]~q\);

-- Location: FF_X19_Y15_N3
\MEM_RAM|MEMORY[33][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][21]~q\);

-- Location: LCCOMB_X19_Y15_N2
\mux_2|f[21]~1081\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1081_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][21]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][21]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][21]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[33][21]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[21]~1081_combout\);

-- Location: LCCOMB_X19_Y19_N24
\mux_2|f[21]~1082\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1082_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1081_combout\ & ((\MEM_RAM|MEMORY[43][21]~q\))) # (!\mux_2|f[21]~1081_combout\ & (\MEM_RAM|MEMORY[41][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[43][21]~q\,
	datad => \mux_2|f[21]~1081_combout\,
	combout => \mux_2|f[21]~1082_combout\);

-- Location: LCCOMB_X18_Y19_N12
\MEM_RAM|MEMORY[40][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[40][21]~feeder_combout\);

-- Location: FF_X18_Y19_N13
\MEM_RAM|MEMORY[40][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][21]~q\);

-- Location: FF_X20_Y18_N5
\MEM_RAM|MEMORY[42][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][21]~q\);

-- Location: FF_X18_Y17_N15
\MEM_RAM|MEMORY[34][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][21]~q\);

-- Location: FF_X16_Y14_N11
\MEM_RAM|MEMORY[32][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][21]~q\);

-- Location: LCCOMB_X16_Y14_N10
\mux_2|f[21]~1083\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1083_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][21]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][21]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[34][21]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[32][21]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[21]~1083_combout\);

-- Location: LCCOMB_X20_Y18_N4
\mux_2|f[21]~1084\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1084_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1083_combout\ & ((\MEM_RAM|MEMORY[42][21]~q\))) # (!\mux_2|f[21]~1083_combout\ & (\MEM_RAM|MEMORY[40][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[42][21]~q\,
	datad => \mux_2|f[21]~1083_combout\,
	combout => \mux_2|f[21]~1084_combout\);

-- Location: LCCOMB_X23_Y8_N0
\mux_2|f[21]~1085\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1085_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[21]~1082_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[21]~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[21]~1082_combout\,
	datad => \mux_2|f[21]~1084_combout\,
	combout => \mux_2|f[21]~1085_combout\);

-- Location: LCCOMB_X23_Y8_N14
\mux_2|f[21]~1088\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1088_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[21]~1085_combout\ & ((\mux_2|f[21]~1087_combout\))) # (!\mux_2|f[21]~1085_combout\ & (\mux_2|f[21]~1080_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[21]~1085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[21]~1080_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[21]~1087_combout\,
	datad => \mux_2|f[21]~1085_combout\,
	combout => \mux_2|f[21]~1088_combout\);

-- Location: FF_X15_Y10_N19
\MEM_RAM|MEMORY[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][21]~q\);

-- Location: FF_X12_Y8_N13
\MEM_RAM|MEMORY[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][21]~q\);

-- Location: LCCOMB_X13_Y5_N28
\MEM_RAM|MEMORY[5][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[5][21]~feeder_combout\);

-- Location: FF_X13_Y5_N29
\MEM_RAM|MEMORY[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][21]~q\);

-- Location: FF_X12_Y13_N9
\MEM_RAM|MEMORY[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][21]~q\);

-- Location: LCCOMB_X12_Y13_N8
\mux_2|f[21]~1099\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1099_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[5][21]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[1][21]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[5][21]~q\,
	datac => \MEM_RAM|MEMORY[1][21]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[21]~1099_combout\);

-- Location: LCCOMB_X12_Y8_N12
\mux_2|f[21]~1100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1100_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1099_combout\ & ((\MEM_RAM|MEMORY[13][21]~q\))) # (!\mux_2|f[21]~1099_combout\ & (\MEM_RAM|MEMORY[9][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[9][21]~q\,
	datac => \MEM_RAM|MEMORY[13][21]~q\,
	datad => \mux_2|f[21]~1099_combout\,
	combout => \mux_2|f[21]~1100_combout\);

-- Location: LCCOMB_X15_Y16_N12
\MEM_RAM|MEMORY[11][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[11][21]~feeder_combout\);

-- Location: FF_X15_Y16_N13
\MEM_RAM|MEMORY[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][21]~q\);

-- Location: FF_X17_Y17_N31
\MEM_RAM|MEMORY[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][21]~q\);

-- Location: LCCOMB_X16_Y17_N12
\MEM_RAM|MEMORY[7][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[7][21]~feeder_combout\);

-- Location: FF_X16_Y17_N13
\MEM_RAM|MEMORY[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][21]~q\);

-- Location: FF_X17_Y17_N25
\MEM_RAM|MEMORY[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][21]~q\);

-- Location: LCCOMB_X17_Y17_N24
\mux_2|f[21]~1106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1106_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][21]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][21]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][21]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[3][21]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[21]~1106_combout\);

-- Location: LCCOMB_X17_Y17_N30
\mux_2|f[21]~1107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1107_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1106_combout\ & ((\MEM_RAM|MEMORY[15][21]~q\))) # (!\mux_2|f[21]~1106_combout\ & (\MEM_RAM|MEMORY[11][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[15][21]~q\,
	datad => \mux_2|f[21]~1106_combout\,
	combout => \mux_2|f[21]~1107_combout\);

-- Location: LCCOMB_X17_Y3_N6
\MEM_RAM|MEMORY[8][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[8][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[8][21]~feeder_combout\);

-- Location: FF_X17_Y3_N7
\MEM_RAM|MEMORY[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[8][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][21]~q\);

-- Location: FF_X16_Y4_N7
\MEM_RAM|MEMORY[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][21]~q\);

-- Location: FF_X11_Y10_N13
\MEM_RAM|MEMORY[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][21]~q\);

-- Location: FF_X15_Y10_N29
\MEM_RAM|MEMORY[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][21]~q\);

-- Location: LCCOMB_X15_Y10_N28
\mux_2|f[21]~1103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1103_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[4][21]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[0][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[4][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[0][21]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[21]~1103_combout\);

-- Location: LCCOMB_X16_Y4_N6
\mux_2|f[21]~1104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1104_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1103_combout\ & ((\MEM_RAM|MEMORY[12][21]~q\))) # (!\mux_2|f[21]~1103_combout\ & (\MEM_RAM|MEMORY[8][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[8][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[12][21]~q\,
	datad => \mux_2|f[21]~1103_combout\,
	combout => \mux_2|f[21]~1104_combout\);

-- Location: FF_X15_Y6_N17
\MEM_RAM|MEMORY[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][21]~q\);

-- Location: FF_X15_Y4_N7
\MEM_RAM|MEMORY[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][21]~q\);

-- Location: LCCOMB_X13_Y4_N4
\MEM_RAM|MEMORY[6][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[6][21]~feeder_combout\);

-- Location: FF_X13_Y4_N5
\MEM_RAM|MEMORY[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][21]~q\);

-- Location: FF_X15_Y4_N17
\MEM_RAM|MEMORY[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][21]~q\);

-- Location: LCCOMB_X15_Y4_N16
\mux_2|f[21]~1101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1101_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[6][21]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[2][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[6][21]~q\,
	datac => \MEM_RAM|MEMORY[2][21]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[21]~1101_combout\);

-- Location: LCCOMB_X15_Y4_N6
\mux_2|f[21]~1102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1102_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1101_combout\ & ((\MEM_RAM|MEMORY[14][21]~q\))) # (!\mux_2|f[21]~1101_combout\ & (\MEM_RAM|MEMORY[10][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[10][21]~q\,
	datac => \MEM_RAM|MEMORY[14][21]~q\,
	datad => \mux_2|f[21]~1101_combout\,
	combout => \mux_2|f[21]~1102_combout\);

-- Location: LCCOMB_X23_Y8_N16
\mux_2|f[21]~1105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1105_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\) # ((\mux_2|f[21]~1102_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[21]~1104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[21]~1104_combout\,
	datad => \mux_2|f[21]~1102_combout\,
	combout => \mux_2|f[21]~1105_combout\);

-- Location: LCCOMB_X23_Y8_N30
\mux_2|f[21]~1108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1108_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[21]~1105_combout\ & ((\mux_2|f[21]~1107_combout\))) # (!\mux_2|f[21]~1105_combout\ & (\mux_2|f[21]~1100_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[21]~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[21]~1100_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[21]~1107_combout\,
	datad => \mux_2|f[21]~1105_combout\,
	combout => \mux_2|f[21]~1108_combout\);

-- Location: LCCOMB_X13_Y9_N14
\MEM_RAM|MEMORY[30][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[30][21]~feeder_combout\);

-- Location: FF_X13_Y9_N15
\MEM_RAM|MEMORY[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][21]~q\);

-- Location: FF_X15_Y5_N11
\MEM_RAM|MEMORY[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][21]~q\);

-- Location: FF_X14_Y8_N7
\MEM_RAM|MEMORY[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][21]~q\);

-- Location: FF_X15_Y5_N1
\MEM_RAM|MEMORY[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][21]~q\);

-- Location: LCCOMB_X15_Y5_N0
\mux_2|f[21]~1096\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1096_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][21]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[23][21]~q\,
	datac => \MEM_RAM|MEMORY[22][21]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[21]~1096_combout\);

-- Location: LCCOMB_X15_Y5_N10
\mux_2|f[21]~1097\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1097_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1096_combout\ & ((\MEM_RAM|MEMORY[31][21]~q\))) # (!\mux_2|f[21]~1096_combout\ & (\MEM_RAM|MEMORY[30][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][21]~q\,
	datac => \MEM_RAM|MEMORY[31][21]~q\,
	datad => \mux_2|f[21]~1096_combout\,
	combout => \mux_2|f[21]~1097_combout\);

-- Location: FF_X12_Y17_N13
\MEM_RAM|MEMORY[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][21]~q\);

-- Location: FF_X19_Y14_N29
\MEM_RAM|MEMORY[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][21]~q\);

-- Location: FF_X12_Y17_N31
\MEM_RAM|MEMORY[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][21]~q\);

-- Location: FF_X19_Y14_N19
\MEM_RAM|MEMORY[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][21]~q\);

-- Location: LCCOMB_X19_Y14_N18
\mux_2|f[21]~1089\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1089_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][21]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[19][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[18][21]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[21]~1089_combout\);

-- Location: LCCOMB_X19_Y14_N28
\mux_2|f[21]~1090\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1090_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1089_combout\ & ((\MEM_RAM|MEMORY[27][21]~q\))) # (!\mux_2|f[21]~1089_combout\ & (\MEM_RAM|MEMORY[26][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[27][21]~q\,
	datad => \mux_2|f[21]~1089_combout\,
	combout => \mux_2|f[21]~1090_combout\);

-- Location: LCCOMB_X29_Y6_N22
\MEM_RAM|MEMORY[24][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[24][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[24][21]~feeder_combout\);

-- Location: FF_X29_Y6_N23
\MEM_RAM|MEMORY[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[24][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][21]~q\);

-- Location: FF_X23_Y8_N27
\MEM_RAM|MEMORY[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][21]~q\);

-- Location: FF_X20_Y3_N1
\MEM_RAM|MEMORY[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][21]~q\);

-- Location: FF_X23_Y8_N25
\MEM_RAM|MEMORY[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][21]~q\);

-- Location: LCCOMB_X23_Y8_N24
\mux_2|f[21]~1093\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1093_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][21]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[17][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[16][21]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[21]~1093_combout\);

-- Location: LCCOMB_X23_Y8_N26
\mux_2|f[21]~1094\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1094_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1093_combout\ & ((\MEM_RAM|MEMORY[25][21]~q\))) # (!\mux_2|f[21]~1093_combout\ & (\MEM_RAM|MEMORY[24][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[24][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[25][21]~q\,
	datad => \mux_2|f[21]~1093_combout\,
	combout => \mux_2|f[21]~1094_combout\);

-- Location: LCCOMB_X29_Y6_N24
\MEM_RAM|MEMORY[28][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[28][21]~feeder_combout\ = \BANCO_REG|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux42~4_combout\,
	combout => \MEM_RAM|MEMORY[28][21]~feeder_combout\);

-- Location: FF_X29_Y6_N25
\MEM_RAM|MEMORY[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[28][21]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][21]~q\);

-- Location: FF_X19_Y3_N11
\MEM_RAM|MEMORY[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][21]~q\);

-- Location: FF_X16_Y4_N13
\MEM_RAM|MEMORY[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][21]~q\);

-- Location: FF_X19_Y3_N21
\MEM_RAM|MEMORY[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux42~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][21]~q\);

-- Location: LCCOMB_X19_Y3_N20
\mux_2|f[21]~1091\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1091_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][21]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][21]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][21]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[21]~1091_combout\);

-- Location: LCCOMB_X19_Y3_N10
\mux_2|f[21]~1092\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1092_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[21]~1091_combout\ & ((\MEM_RAM|MEMORY[29][21]~q\))) # (!\mux_2|f[21]~1091_combout\ & (\MEM_RAM|MEMORY[28][21]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[21]~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[28][21]~q\,
	datac => \MEM_RAM|MEMORY[29][21]~q\,
	datad => \mux_2|f[21]~1091_combout\,
	combout => \mux_2|f[21]~1092_combout\);

-- Location: LCCOMB_X23_Y8_N20
\mux_2|f[21]~1095\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1095_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[21]~1092_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[21]~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[21]~1094_combout\,
	datad => \mux_2|f[21]~1092_combout\,
	combout => \mux_2|f[21]~1095_combout\);

-- Location: LCCOMB_X23_Y8_N6
\mux_2|f[21]~1098\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1098_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[21]~1095_combout\ & (\mux_2|f[21]~1097_combout\)) # (!\mux_2|f[21]~1095_combout\ & ((\mux_2|f[21]~1090_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[21]~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[21]~1097_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[21]~1090_combout\,
	datad => \mux_2|f[21]~1095_combout\,
	combout => \mux_2|f[21]~1098_combout\);

-- Location: LCCOMB_X23_Y8_N28
\mux_2|f[21]~1109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1109_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux59~3_combout\ & ((\mux_2|f[21]~1098_combout\))) # (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[21]~1108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[21]~1108_combout\,
	datad => \mux_2|f[21]~1098_combout\,
	combout => \mux_2|f[21]~1109_combout\);

-- Location: LCCOMB_X23_Y8_N18
\mux_2|f[21]~1120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1120_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[21]~1109_combout\ & (\mux_2|f[21]~1119_combout\)) # (!\mux_2|f[21]~1109_combout\ & ((\mux_2|f[21]~1088_combout\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[21]~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \mux_2|f[21]~1119_combout\,
	datac => \mux_2|f[21]~1088_combout\,
	datad => \mux_2|f[21]~1109_combout\,
	combout => \mux_2|f[21]~1120_combout\);

-- Location: LCCOMB_X23_Y8_N12
\mux_2|f[21]~1121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1121_combout\ = (\mux_2|f[1]~154_combout\ & (\CONTROLER|BRANCH~0_combout\)) # (!\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|temp~21_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[21]~1120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|temp~21_combout\,
	datad => \mux_2|f[21]~1120_combout\,
	combout => \mux_2|f[21]~1121_combout\);

-- Location: LCCOMB_X23_Y8_N22
\mux_2|f[21]~1122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1122_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[21]~1121_combout\ & (\ALU_1|Add0~42_combout\)) # (!\mux_2|f[21]~1121_combout\ & ((\ALU_1|Mux10~0_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[21]~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Add0~42_combout\,
	datac => \ALU_1|Mux10~0_combout\,
	datad => \mux_2|f[21]~1121_combout\,
	combout => \mux_2|f[21]~1122_combout\);

-- Location: LCCOMB_X22_Y8_N22
\mux_JAL|f[21]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[21]~11_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[21]~42_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[21]~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|Equal7~0_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \somaConst|output[21]~42_combout\,
	datad => \mux_2|f[21]~1122_combout\,
	combout => \mux_JAL|f[21]~11_combout\);

-- Location: FF_X22_Y8_N23
\BANCO_REG|MEMORY[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[21]~11_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][21]~q\);

-- Location: FF_X22_Y8_N13
\BANCO_REG|MEMORY[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[21]~11_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][21]~q\);

-- Location: LCCOMB_X22_Y8_N12
\BANCO_REG|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux10~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][21]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][21]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux10~0_combout\);

-- Location: LCCOMB_X22_Y8_N28
\BANCO_REG|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux10~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux10~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][21]~q\ & !\BANCO_REG|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][21]~q\,
	datab => \MEM_INSTRU|MI~0_combout\,
	datac => \BANCO_REG|Mux10~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux10~1_combout\);

-- Location: LCCOMB_X19_Y9_N12
\ALU_1|Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~44_combout\ = ((\mux_3|f[22]~72_combout\ $ (\BANCO_REG|Mux9~1_combout\ $ (!\ALU_1|Add0~43\)))) # (GND)
-- \ALU_1|Add0~45\ = CARRY((\mux_3|f[22]~72_combout\ & ((\BANCO_REG|Mux9~1_combout\) # (!\ALU_1|Add0~43\))) # (!\mux_3|f[22]~72_combout\ & (\BANCO_REG|Mux9~1_combout\ & !\ALU_1|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[22]~72_combout\,
	datab => \BANCO_REG|Mux9~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~43\,
	combout => \ALU_1|Add0~44_combout\,
	cout => \ALU_1|Add0~45\);

-- Location: LCCOMB_X20_Y5_N12
\ALU_1|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux9~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~44_combout\,
	combout => \ALU_1|Mux9~0_combout\);

-- Location: LCCOMB_X13_Y8_N8
\BANCO_REG|Mux41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux41~4_combout\ = (\BANCO_REG|MEMORY[2][22]~q\ & ((\PC|q\(1) & (!\PC|q\(2) & !\PC|q\(0))) # (!\PC|q\(1) & (\PC|q\(2) & \PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[2][22]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux41~4_combout\);

-- Location: FF_X11_Y5_N11
\MEM_RAM|MEMORY[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][22]~q\);

-- Location: FF_X11_Y8_N29
\MEM_RAM|MEMORY[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][22]~q\);

-- Location: LCCOMB_X10_Y9_N30
\MEM_RAM|MEMORY[13][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[13][22]~feeder_combout\);

-- Location: FF_X10_Y9_N31
\MEM_RAM|MEMORY[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][22]~q\);

-- Location: FF_X11_Y8_N19
\MEM_RAM|MEMORY[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][22]~q\);

-- Location: LCCOMB_X11_Y8_N18
\mux_2|f[22]~1123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1123_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[13][22]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[9][22]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[13][22]~q\,
	datac => \MEM_RAM|MEMORY[9][22]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[22]~1123_combout\);

-- Location: LCCOMB_X11_Y8_N28
\mux_2|f[22]~1124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1124_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1123_combout\ & ((\MEM_RAM|MEMORY[29][22]~q\))) # (!\mux_2|f[22]~1123_combout\ & (\MEM_RAM|MEMORY[25][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[25][22]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[29][22]~q\,
	datad => \mux_2|f[22]~1123_combout\,
	combout => \mux_2|f[22]~1124_combout\);

-- Location: LCCOMB_X18_Y16_N10
\MEM_RAM|MEMORY[27][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[27][22]~feeder_combout\);

-- Location: FF_X18_Y16_N11
\MEM_RAM|MEMORY[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][22]~q\);

-- Location: FF_X14_Y16_N1
\MEM_RAM|MEMORY[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][22]~q\);

-- Location: LCCOMB_X11_Y16_N10
\MEM_RAM|MEMORY[15][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[15][22]~feeder_combout\);

-- Location: FF_X11_Y16_N11
\MEM_RAM|MEMORY[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][22]~q\);

-- Location: FF_X14_Y16_N7
\MEM_RAM|MEMORY[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][22]~q\);

-- Location: LCCOMB_X14_Y16_N6
\mux_2|f[22]~1130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1130_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[15][22]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[11][22]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][22]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[11][22]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[22]~1130_combout\);

-- Location: LCCOMB_X14_Y16_N0
\mux_2|f[22]~1131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1131_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1130_combout\ & ((\MEM_RAM|MEMORY[31][22]~q\))) # (!\mux_2|f[22]~1130_combout\ & (\MEM_RAM|MEMORY[27][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][22]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[31][22]~q\,
	datad => \mux_2|f[22]~1130_combout\,
	combout => \mux_2|f[22]~1131_combout\);

-- Location: FF_X29_Y12_N3
\MEM_RAM|MEMORY[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][22]~q\);

-- Location: FF_X29_Y14_N15
\MEM_RAM|MEMORY[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][22]~q\);

-- Location: LCCOMB_X30_Y10_N20
\MEM_RAM|MEMORY[12][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[12][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[12][22]~feeder_combout\);

-- Location: FF_X30_Y10_N21
\MEM_RAM|MEMORY[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[12][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][22]~q\);

-- Location: FF_X29_Y14_N29
\MEM_RAM|MEMORY[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][22]~q\);

-- Location: LCCOMB_X29_Y14_N28
\mux_2|f[22]~1127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1127_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][22]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][22]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][22]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][22]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[22]~1127_combout\);

-- Location: LCCOMB_X29_Y14_N14
\mux_2|f[22]~1128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1128_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1127_combout\ & ((\MEM_RAM|MEMORY[28][22]~q\))) # (!\mux_2|f[22]~1127_combout\ & (\MEM_RAM|MEMORY[24][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[24][22]~q\,
	datac => \MEM_RAM|MEMORY[28][22]~q\,
	datad => \mux_2|f[22]~1127_combout\,
	combout => \mux_2|f[22]~1128_combout\);

-- Location: FF_X13_Y12_N19
\MEM_RAM|MEMORY[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][22]~q\);

-- Location: FF_X13_Y8_N23
\MEM_RAM|MEMORY[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][22]~q\);

-- Location: FF_X13_Y6_N13
\MEM_RAM|MEMORY[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][22]~q\);

-- Location: FF_X13_Y8_N29
\MEM_RAM|MEMORY[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][22]~q\);

-- Location: LCCOMB_X13_Y8_N28
\mux_2|f[22]~1125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1125_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[14][22]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[10][22]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[14][22]~q\,
	datac => \MEM_RAM|MEMORY[10][22]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[22]~1125_combout\);

-- Location: LCCOMB_X13_Y8_N22
\mux_2|f[22]~1126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1126_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1125_combout\ & ((\MEM_RAM|MEMORY[30][22]~q\))) # (!\mux_2|f[22]~1125_combout\ & (\MEM_RAM|MEMORY[26][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][22]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[30][22]~q\,
	datad => \mux_2|f[22]~1125_combout\,
	combout => \mux_2|f[22]~1126_combout\);

-- Location: LCCOMB_X18_Y12_N28
\mux_2|f[22]~1129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1129_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[22]~1126_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[22]~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[22]~1128_combout\,
	datad => \mux_2|f[22]~1126_combout\,
	combout => \mux_2|f[22]~1129_combout\);

-- Location: LCCOMB_X18_Y12_N22
\mux_2|f[22]~1132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1132_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[22]~1129_combout\ & ((\mux_2|f[22]~1131_combout\))) # (!\mux_2|f[22]~1129_combout\ & (\mux_2|f[22]~1124_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[22]~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[22]~1124_combout\,
	datac => \mux_2|f[22]~1131_combout\,
	datad => \mux_2|f[22]~1129_combout\,
	combout => \mux_2|f[22]~1132_combout\);

-- Location: FF_X28_Y12_N23
\MEM_RAM|MEMORY[52][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][22]~q\);

-- Location: FF_X22_Y16_N21
\MEM_RAM|MEMORY[54][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][22]~q\);

-- Location: LCCOMB_X24_Y16_N20
\MEM_RAM|MEMORY[38][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[38][22]~feeder_combout\);

-- Location: FF_X24_Y16_N21
\MEM_RAM|MEMORY[38][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][22]~q\);

-- Location: FF_X23_Y16_N15
\MEM_RAM|MEMORY[36][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][22]~q\);

-- Location: LCCOMB_X23_Y16_N14
\mux_2|f[22]~1133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1133_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][22]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][22]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][22]~q\,
	datac => \MEM_RAM|MEMORY[36][22]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[22]~1133_combout\);

-- Location: LCCOMB_X22_Y16_N20
\mux_2|f[22]~1134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1134_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1133_combout\ & ((\MEM_RAM|MEMORY[54][22]~q\))) # (!\mux_2|f[22]~1133_combout\ & (\MEM_RAM|MEMORY[52][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][22]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[54][22]~q\,
	datad => \mux_2|f[22]~1133_combout\,
	combout => \mux_2|f[22]~1134_combout\);

-- Location: LCCOMB_X30_Y13_N2
\MEM_RAM|MEMORY[49][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[49][22]~feeder_combout\);

-- Location: FF_X30_Y13_N3
\MEM_RAM|MEMORY[49][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][22]~q\);

-- Location: FF_X20_Y13_N15
\MEM_RAM|MEMORY[51][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][22]~q\);

-- Location: FF_X20_Y15_N5
\MEM_RAM|MEMORY[35][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][22]~q\);

-- Location: FF_X20_Y13_N25
\MEM_RAM|MEMORY[33][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][22]~q\);

-- Location: LCCOMB_X20_Y13_N24
\mux_2|f[22]~1135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1135_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][22]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][22]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[35][22]~q\,
	datac => \MEM_RAM|MEMORY[33][22]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[22]~1135_combout\);

-- Location: LCCOMB_X20_Y13_N14
\mux_2|f[22]~1136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1136_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1135_combout\ & ((\MEM_RAM|MEMORY[51][22]~q\))) # (!\mux_2|f[22]~1135_combout\ & (\MEM_RAM|MEMORY[49][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[49][22]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[51][22]~q\,
	datad => \mux_2|f[22]~1135_combout\,
	combout => \mux_2|f[22]~1136_combout\);

-- Location: LCCOMB_X25_Y6_N10
\MEM_RAM|MEMORY[48][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[48][22]~feeder_combout\);

-- Location: FF_X25_Y6_N11
\MEM_RAM|MEMORY[48][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][22]~q\);

-- Location: FF_X24_Y9_N29
\MEM_RAM|MEMORY[50][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][22]~q\);

-- Location: LCCOMB_X27_Y9_N12
\MEM_RAM|MEMORY[34][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[34][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[34][22]~feeder_combout\);

-- Location: FF_X27_Y9_N13
\MEM_RAM|MEMORY[34][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[34][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][22]~q\);

-- Location: FF_X24_Y9_N7
\MEM_RAM|MEMORY[32][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][22]~q\);

-- Location: LCCOMB_X24_Y9_N6
\mux_2|f[22]~1137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1137_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][22]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][22]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][22]~q\,
	datac => \MEM_RAM|MEMORY[32][22]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[22]~1137_combout\);

-- Location: LCCOMB_X24_Y9_N28
\mux_2|f[22]~1138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1138_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1137_combout\ & ((\MEM_RAM|MEMORY[50][22]~q\))) # (!\mux_2|f[22]~1137_combout\ & (\MEM_RAM|MEMORY[48][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][22]~q\,
	datac => \MEM_RAM|MEMORY[50][22]~q\,
	datad => \mux_2|f[22]~1137_combout\,
	combout => \mux_2|f[22]~1138_combout\);

-- Location: LCCOMB_X18_Y12_N4
\mux_2|f[22]~1139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1139_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[22]~1136_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[22]~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[22]~1136_combout\,
	datad => \mux_2|f[22]~1138_combout\,
	combout => \mux_2|f[22]~1139_combout\);

-- Location: FF_X29_Y11_N31
\MEM_RAM|MEMORY[53][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][22]~q\);

-- Location: FF_X28_Y8_N13
\MEM_RAM|MEMORY[55][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][22]~q\);

-- Location: LCCOMB_X28_Y9_N30
\MEM_RAM|MEMORY[39][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[39][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[39][22]~feeder_combout\);

-- Location: FF_X28_Y9_N31
\MEM_RAM|MEMORY[39][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[39][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][22]~q\);

-- Location: FF_X28_Y8_N3
\MEM_RAM|MEMORY[37][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][22]~q\);

-- Location: LCCOMB_X28_Y8_N2
\mux_2|f[22]~1140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1140_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][22]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][22]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][22]~q\,
	datac => \MEM_RAM|MEMORY[37][22]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[22]~1140_combout\);

-- Location: LCCOMB_X28_Y8_N12
\mux_2|f[22]~1141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1141_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1140_combout\ & ((\MEM_RAM|MEMORY[55][22]~q\))) # (!\mux_2|f[22]~1140_combout\ & (\MEM_RAM|MEMORY[53][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][22]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[55][22]~q\,
	datad => \mux_2|f[22]~1140_combout\,
	combout => \mux_2|f[22]~1141_combout\);

-- Location: LCCOMB_X18_Y12_N30
\mux_2|f[22]~1142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1142_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[22]~1139_combout\ & ((\mux_2|f[22]~1141_combout\))) # (!\mux_2|f[22]~1139_combout\ & (\mux_2|f[22]~1134_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[22]~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[22]~1134_combout\,
	datac => \mux_2|f[22]~1139_combout\,
	datad => \mux_2|f[22]~1141_combout\,
	combout => \mux_2|f[22]~1142_combout\);

-- Location: LCCOMB_X18_Y15_N22
\MEM_RAM|MEMORY[18][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[18][22]~feeder_combout\);

-- Location: FF_X18_Y15_N23
\MEM_RAM|MEMORY[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][22]~q\);

-- Location: FF_X18_Y14_N13
\MEM_RAM|MEMORY[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][22]~q\);

-- Location: LCCOMB_X18_Y16_N28
\MEM_RAM|MEMORY[3][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[3][22]~feeder_combout\);

-- Location: FF_X18_Y16_N29
\MEM_RAM|MEMORY[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][22]~q\);

-- Location: FF_X18_Y14_N3
\MEM_RAM|MEMORY[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][22]~q\);

-- Location: LCCOMB_X18_Y14_N2
\mux_2|f[22]~1143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1143_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[3][22]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[2][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[3][22]~q\,
	datac => \MEM_RAM|MEMORY[2][22]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[22]~1143_combout\);

-- Location: LCCOMB_X18_Y14_N12
\mux_2|f[22]~1144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1144_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1143_combout\ & ((\MEM_RAM|MEMORY[19][22]~q\))) # (!\mux_2|f[22]~1143_combout\ & (\MEM_RAM|MEMORY[18][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[18][22]~q\,
	datac => \MEM_RAM|MEMORY[19][22]~q\,
	datad => \mux_2|f[22]~1143_combout\,
	combout => \mux_2|f[22]~1144_combout\);

-- Location: LCCOMB_X23_Y17_N20
\MEM_RAM|MEMORY[22][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[22][22]~feeder_combout\);

-- Location: FF_X23_Y17_N21
\MEM_RAM|MEMORY[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][22]~q\);

-- Location: FF_X17_Y14_N3
\MEM_RAM|MEMORY[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][22]~q\);

-- Location: FF_X20_Y17_N11
\MEM_RAM|MEMORY[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][22]~q\);

-- Location: FF_X17_Y14_N13
\MEM_RAM|MEMORY[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][22]~q\);

-- Location: LCCOMB_X17_Y14_N12
\mux_2|f[22]~1150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1150_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[7][22]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[6][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[7][22]~q\,
	datac => \MEM_RAM|MEMORY[6][22]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[22]~1150_combout\);

-- Location: LCCOMB_X17_Y14_N2
\mux_2|f[22]~1151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1151_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1150_combout\ & ((\MEM_RAM|MEMORY[23][22]~q\))) # (!\mux_2|f[22]~1150_combout\ & (\MEM_RAM|MEMORY[22][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[22][22]~q\,
	datac => \MEM_RAM|MEMORY[23][22]~q\,
	datad => \mux_2|f[22]~1150_combout\,
	combout => \mux_2|f[22]~1151_combout\);

-- Location: FF_X20_Y10_N31
\MEM_RAM|MEMORY[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][22]~q\);

-- Location: FF_X18_Y12_N27
\MEM_RAM|MEMORY[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][22]~q\);

-- Location: FF_X11_Y5_N21
\MEM_RAM|MEMORY[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][22]~q\);

-- Location: FF_X18_Y12_N25
\MEM_RAM|MEMORY[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][22]~q\);

-- Location: LCCOMB_X18_Y12_N24
\mux_2|f[22]~1147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1147_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[1][22]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[1][22]~q\,
	datac => \MEM_RAM|MEMORY[0][22]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[22]~1147_combout\);

-- Location: LCCOMB_X18_Y12_N26
\mux_2|f[22]~1148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1148_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1147_combout\ & ((\MEM_RAM|MEMORY[17][22]~q\))) # (!\mux_2|f[22]~1147_combout\ & (\MEM_RAM|MEMORY[16][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[16][22]~q\,
	datac => \MEM_RAM|MEMORY[17][22]~q\,
	datad => \mux_2|f[22]~1147_combout\,
	combout => \mux_2|f[22]~1148_combout\);

-- Location: FF_X16_Y12_N5
\MEM_RAM|MEMORY[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][22]~q\);

-- Location: FF_X17_Y12_N11
\MEM_RAM|MEMORY[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][22]~q\);

-- Location: FF_X13_Y5_N27
\MEM_RAM|MEMORY[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][22]~q\);

-- Location: FF_X17_Y12_N1
\MEM_RAM|MEMORY[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][22]~q\);

-- Location: LCCOMB_X17_Y12_N0
\mux_2|f[22]~1145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1145_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[5][22]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[4][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[5][22]~q\,
	datac => \MEM_RAM|MEMORY[4][22]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[22]~1145_combout\);

-- Location: LCCOMB_X17_Y12_N10
\mux_2|f[22]~1146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1146_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1145_combout\ & ((\MEM_RAM|MEMORY[21][22]~q\))) # (!\mux_2|f[22]~1145_combout\ & (\MEM_RAM|MEMORY[20][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[20][22]~q\,
	datac => \MEM_RAM|MEMORY[21][22]~q\,
	datad => \mux_2|f[22]~1145_combout\,
	combout => \mux_2|f[22]~1146_combout\);

-- Location: LCCOMB_X18_Y12_N16
\mux_2|f[22]~1149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1149_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[22]~1146_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[22]~1148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[22]~1148_combout\,
	datad => \mux_2|f[22]~1146_combout\,
	combout => \mux_2|f[22]~1149_combout\);

-- Location: LCCOMB_X18_Y12_N6
\mux_2|f[22]~1152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1152_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[22]~1149_combout\ & ((\mux_2|f[22]~1151_combout\))) # (!\mux_2|f[22]~1149_combout\ & (\mux_2|f[22]~1144_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[22]~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[22]~1144_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[22]~1151_combout\,
	datad => \mux_2|f[22]~1149_combout\,
	combout => \mux_2|f[22]~1152_combout\);

-- Location: LCCOMB_X18_Y12_N8
\mux_2|f[22]~1153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1153_combout\ = (\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux60~3_combout\) # ((\mux_2|f[22]~1142_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux60~3_combout\ & ((\mux_2|f[22]~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[22]~1142_combout\,
	datad => \mux_2|f[22]~1152_combout\,
	combout => \mux_2|f[22]~1153_combout\);

-- Location: LCCOMB_X13_Y11_N24
\MEM_RAM|MEMORY[43][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[43][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[43][22]~feeder_combout\);

-- Location: FF_X13_Y11_N25
\MEM_RAM|MEMORY[43][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[43][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][22]~q\);

-- Location: FF_X14_Y11_N3
\MEM_RAM|MEMORY[59][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][22]~q\);

-- Location: LCCOMB_X14_Y18_N8
\MEM_RAM|MEMORY[58][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[58][22]~feeder_combout\);

-- Location: FF_X14_Y18_N9
\MEM_RAM|MEMORY[58][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][22]~q\);

-- Location: FF_X14_Y11_N9
\MEM_RAM|MEMORY[42][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][22]~q\);

-- Location: LCCOMB_X14_Y11_N8
\mux_2|f[22]~1154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1154_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[58][22]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[42][22]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[58][22]~q\,
	datac => \MEM_RAM|MEMORY[42][22]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[22]~1154_combout\);

-- Location: LCCOMB_X14_Y11_N2
\mux_2|f[22]~1155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1155_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[22]~1154_combout\ & ((\MEM_RAM|MEMORY[59][22]~q\))) # (!\mux_2|f[22]~1154_combout\ & (\MEM_RAM|MEMORY[43][22]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[22]~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \MEM_RAM|MEMORY[43][22]~q\,
	datac => \MEM_RAM|MEMORY[59][22]~q\,
	datad => \mux_2|f[22]~1154_combout\,
	combout => \mux_2|f[22]~1155_combout\);

-- Location: FF_X14_Y6_N19
\MEM_RAM|MEMORY[63][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][22]~q\);

-- Location: FF_X14_Y4_N13
\MEM_RAM|MEMORY[62][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][22]~q\);

-- Location: LCCOMB_X12_Y12_N20
\MEM_RAM|MEMORY[47][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[47][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[47][22]~feeder_combout\);

-- Location: FF_X12_Y12_N21
\MEM_RAM|MEMORY[47][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[47][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][22]~q\);

-- Location: FF_X14_Y6_N17
\MEM_RAM|MEMORY[46][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][22]~q\);

-- Location: LCCOMB_X14_Y6_N16
\mux_2|f[22]~1161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1161_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[47][22]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[46][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[47][22]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[46][22]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[22]~1161_combout\);

-- Location: LCCOMB_X14_Y4_N12
\mux_2|f[22]~1162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1162_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1161_combout\ & (\MEM_RAM|MEMORY[63][22]~q\)) # (!\mux_2|f[22]~1161_combout\ & ((\MEM_RAM|MEMORY[62][22]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][22]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[62][22]~q\,
	datad => \mux_2|f[22]~1161_combout\,
	combout => \mux_2|f[22]~1162_combout\);

-- Location: FF_X14_Y4_N7
\MEM_RAM|MEMORY[60][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][22]~q\);

-- Location: FF_X17_Y4_N27
\MEM_RAM|MEMORY[61][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][22]~q\);

-- Location: FF_X13_Y5_N1
\MEM_RAM|MEMORY[45][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][22]~q\);

-- Location: FF_X17_Y4_N29
\MEM_RAM|MEMORY[44][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][22]~q\);

-- Location: LCCOMB_X17_Y4_N28
\mux_2|f[22]~1156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1156_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[45][22]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[44][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[45][22]~q\,
	datac => \MEM_RAM|MEMORY[44][22]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[22]~1156_combout\);

-- Location: LCCOMB_X17_Y4_N26
\mux_2|f[22]~1157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1157_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[22]~1156_combout\ & ((\MEM_RAM|MEMORY[61][22]~q\))) # (!\mux_2|f[22]~1156_combout\ & (\MEM_RAM|MEMORY[60][22]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[22]~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[60][22]~q\,
	datac => \MEM_RAM|MEMORY[61][22]~q\,
	datad => \mux_2|f[22]~1156_combout\,
	combout => \mux_2|f[22]~1157_combout\);

-- Location: LCCOMB_X13_Y13_N10
\MEM_RAM|MEMORY[41][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][22]~feeder_combout\ = \BANCO_REG|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux41~4_combout\,
	combout => \MEM_RAM|MEMORY[41][22]~feeder_combout\);

-- Location: FF_X13_Y13_N11
\MEM_RAM|MEMORY[41][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][22]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][22]~q\);

-- Location: FF_X17_Y15_N15
\MEM_RAM|MEMORY[57][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][22]~q\);

-- Location: FF_X15_Y14_N27
\MEM_RAM|MEMORY[56][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][22]~q\);

-- Location: FF_X17_Y15_N29
\MEM_RAM|MEMORY[40][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux41~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][22]~q\);

-- Location: LCCOMB_X17_Y15_N28
\mux_2|f[22]~1158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1158_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[56][22]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[40][22]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][22]~q\,
	datac => \MEM_RAM|MEMORY[40][22]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[22]~1158_combout\);

-- Location: LCCOMB_X17_Y15_N14
\mux_2|f[22]~1159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1159_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[22]~1158_combout\ & ((\MEM_RAM|MEMORY[57][22]~q\))) # (!\mux_2|f[22]~1158_combout\ & (\MEM_RAM|MEMORY[41][22]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[22]~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \MEM_RAM|MEMORY[41][22]~q\,
	datac => \MEM_RAM|MEMORY[57][22]~q\,
	datad => \mux_2|f[22]~1158_combout\,
	combout => \mux_2|f[22]~1159_combout\);

-- Location: LCCOMB_X18_Y12_N18
\mux_2|f[22]~1160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1160_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[22]~1157_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[22]~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[22]~1157_combout\,
	datad => \mux_2|f[22]~1159_combout\,
	combout => \mux_2|f[22]~1160_combout\);

-- Location: LCCOMB_X18_Y12_N20
\mux_2|f[22]~1163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1163_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[22]~1160_combout\ & ((\mux_2|f[22]~1162_combout\))) # (!\mux_2|f[22]~1160_combout\ & (\mux_2|f[22]~1155_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[22]~1160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[22]~1155_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[22]~1162_combout\,
	datad => \mux_2|f[22]~1160_combout\,
	combout => \mux_2|f[22]~1163_combout\);

-- Location: LCCOMB_X18_Y12_N10
\mux_2|f[22]~1164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1164_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[22]~1153_combout\ & ((\mux_2|f[22]~1163_combout\))) # (!\mux_2|f[22]~1153_combout\ & (\mux_2|f[22]~1132_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[22]~1153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[22]~1132_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[22]~1153_combout\,
	datad => \mux_2|f[22]~1163_combout\,
	combout => \mux_2|f[22]~1164_combout\);

-- Location: LCCOMB_X18_Y12_N12
\mux_2|f[22]~1165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1165_combout\ = (\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\) # ((\ALU_1|Mux9~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[22]~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Mux9~0_combout\,
	datad => \mux_2|f[22]~1164_combout\,
	combout => \mux_2|f[22]~1165_combout\);

-- Location: LCCOMB_X18_Y12_N14
\mux_2|f[22]~1166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1166_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[22]~1165_combout\ & ((\ALU_1|Add0~44_combout\))) # (!\mux_2|f[22]~1165_combout\ & (!\ALU_1|temp~22_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[22]~1165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|temp~22_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Add0~44_combout\,
	datad => \mux_2|f[22]~1165_combout\,
	combout => \mux_2|f[22]~1166_combout\);

-- Location: LCCOMB_X19_Y12_N14
\mux_JAL|f[22]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[22]~10_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[22]~44_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[22]~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|Equal7~0_combout\,
	datab => \somaConst|output[22]~44_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[22]~1166_combout\,
	combout => \mux_JAL|f[22]~10_combout\);

-- Location: FF_X19_Y12_N15
\BANCO_REG|MEMORY[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[22]~10_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][22]~q\);

-- Location: LCCOMB_X19_Y12_N18
\mux_3|f[22]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[22]~72_combout\ = (\BANCO_REG|MEMORY[2][22]~q\ & (!\PC|q\(1) & (\PC|q\(2) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][22]~q\,
	datab => \PC|q\(1),
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_3|f[22]~72_combout\);

-- Location: LCCOMB_X19_Y9_N14
\ALU_1|Add0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~46_combout\ = (\BANCO_REG|Mux8~1_combout\ & ((\mux_3|f[23]~71_combout\ & (\ALU_1|Add0~45\ & VCC)) # (!\mux_3|f[23]~71_combout\ & (!\ALU_1|Add0~45\)))) # (!\BANCO_REG|Mux8~1_combout\ & ((\mux_3|f[23]~71_combout\ & (!\ALU_1|Add0~45\)) # 
-- (!\mux_3|f[23]~71_combout\ & ((\ALU_1|Add0~45\) # (GND)))))
-- \ALU_1|Add0~47\ = CARRY((\BANCO_REG|Mux8~1_combout\ & (!\mux_3|f[23]~71_combout\ & !\ALU_1|Add0~45\)) # (!\BANCO_REG|Mux8~1_combout\ & ((!\ALU_1|Add0~45\) # (!\mux_3|f[23]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux8~1_combout\,
	datab => \mux_3|f[23]~71_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~45\,
	combout => \ALU_1|Add0~46_combout\,
	cout => \ALU_1|Add0~47\);

-- Location: LCCOMB_X20_Y5_N22
\ALU_1|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux8~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~46_combout\,
	combout => \ALU_1|Mux8~0_combout\);

-- Location: LCCOMB_X23_Y6_N0
\ALU_1|temp~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~23_combout\ = (\mux_3|f[23]~71_combout\) # (\BANCO_REG|Mux8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_3|f[23]~71_combout\,
	datad => \BANCO_REG|Mux8~1_combout\,
	combout => \ALU_1|temp~23_combout\);

-- Location: LCCOMB_X23_Y7_N6
\BANCO_REG|Mux40~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux40~4_combout\ = (\BANCO_REG|MEMORY[2][23]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][23]~q\,
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux40~4_combout\);

-- Location: LCCOMB_X24_Y14_N26
\MEM_RAM|MEMORY[50][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[50][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[50][23]~feeder_combout\);

-- Location: FF_X24_Y14_N27
\MEM_RAM|MEMORY[50][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[50][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][23]~q\);

-- Location: FF_X22_Y17_N27
\MEM_RAM|MEMORY[54][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][23]~q\);

-- Location: FF_X23_Y17_N23
\MEM_RAM|MEMORY[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][23]~q\);

-- Location: FF_X23_Y17_N5
\MEM_RAM|MEMORY[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][23]~q\);

-- Location: LCCOMB_X23_Y17_N4
\mux_2|f[23]~1167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1167_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[22][23]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[18][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[22][23]~q\,
	datac => \MEM_RAM|MEMORY[18][23]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[23]~1167_combout\);

-- Location: LCCOMB_X22_Y17_N16
\mux_2|f[23]~1168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1168_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1167_combout\ & ((\MEM_RAM|MEMORY[54][23]~q\))) # (!\mux_2|f[23]~1167_combout\ & (\MEM_RAM|MEMORY[50][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[50][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[54][23]~q\,
	datad => \mux_2|f[23]~1167_combout\,
	combout => \mux_2|f[23]~1168_combout\);

-- Location: FF_X25_Y12_N21
\MEM_RAM|MEMORY[49][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][23]~q\);

-- Location: FF_X25_Y9_N25
\MEM_RAM|MEMORY[53][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][23]~q\);

-- Location: FF_X25_Y9_N11
\MEM_RAM|MEMORY[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][23]~q\);

-- Location: FF_X25_Y7_N9
\MEM_RAM|MEMORY[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][23]~q\);

-- Location: LCCOMB_X25_Y9_N10
\mux_2|f[23]~1169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1169_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[21][23]~q\))) # (!\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[17][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[17][23]~q\,
	datad => \MEM_RAM|MEMORY[21][23]~q\,
	combout => \mux_2|f[23]~1169_combout\);

-- Location: LCCOMB_X25_Y9_N24
\mux_2|f[23]~1170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1170_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1169_combout\ & ((\MEM_RAM|MEMORY[53][23]~q\))) # (!\mux_2|f[23]~1169_combout\ & (\MEM_RAM|MEMORY[49][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[49][23]~q\,
	datac => \MEM_RAM|MEMORY[53][23]~q\,
	datad => \mux_2|f[23]~1169_combout\,
	combout => \mux_2|f[23]~1170_combout\);

-- Location: LCCOMB_X24_Y14_N8
\MEM_RAM|MEMORY[48][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[48][23]~feeder_combout\);

-- Location: FF_X24_Y14_N9
\MEM_RAM|MEMORY[48][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][23]~q\);

-- Location: FF_X24_Y10_N27
\MEM_RAM|MEMORY[52][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][23]~q\);

-- Location: FF_X28_Y11_N15
\MEM_RAM|MEMORY[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][23]~q\);

-- Location: FF_X24_Y10_N21
\MEM_RAM|MEMORY[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][23]~q\);

-- Location: LCCOMB_X24_Y10_N20
\mux_2|f[23]~1171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1171_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[20][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[16][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][23]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[16][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1171_combout\);

-- Location: LCCOMB_X24_Y10_N26
\mux_2|f[23]~1172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1172_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1171_combout\ & ((\MEM_RAM|MEMORY[52][23]~q\))) # (!\mux_2|f[23]~1171_combout\ & (\MEM_RAM|MEMORY[48][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[48][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[52][23]~q\,
	datad => \mux_2|f[23]~1171_combout\,
	combout => \mux_2|f[23]~1172_combout\);

-- Location: LCCOMB_X23_Y6_N26
\mux_2|f[23]~1173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1173_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[23]~1170_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[23]~1172_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[23]~1170_combout\,
	datab => \mux_2|f[23]~1172_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[23]~1173_combout\);

-- Location: FF_X25_Y12_N11
\MEM_RAM|MEMORY[51][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][23]~q\);

-- Location: FF_X27_Y6_N15
\MEM_RAM|MEMORY[55][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][23]~q\);

-- Location: FF_X15_Y13_N3
\MEM_RAM|MEMORY[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][23]~q\);

-- Location: FF_X18_Y14_N7
\MEM_RAM|MEMORY[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][23]~q\);

-- Location: LCCOMB_X18_Y14_N6
\mux_2|f[23]~1174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1174_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[23][23]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[19][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1174_combout\);

-- Location: LCCOMB_X27_Y6_N14
\mux_2|f[23]~1175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1175_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1174_combout\ & ((\MEM_RAM|MEMORY[55][23]~q\))) # (!\mux_2|f[23]~1174_combout\ & (\MEM_RAM|MEMORY[51][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][23]~q\,
	datad => \mux_2|f[23]~1174_combout\,
	combout => \mux_2|f[23]~1175_combout\);

-- Location: LCCOMB_X23_Y6_N16
\mux_2|f[23]~1176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1176_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[23]~1173_combout\ & ((\mux_2|f[23]~1175_combout\))) # (!\mux_2|f[23]~1173_combout\ & (\mux_2|f[23]~1168_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[23]~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[23]~1168_combout\,
	datac => \mux_2|f[23]~1173_combout\,
	datad => \mux_2|f[23]~1175_combout\,
	combout => \mux_2|f[23]~1176_combout\);

-- Location: LCCOMB_X25_Y17_N10
\MEM_RAM|MEMORY[57][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[57][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[57][23]~feeder_combout\);

-- Location: FF_X25_Y17_N11
\MEM_RAM|MEMORY[57][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[57][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][23]~q\);

-- Location: FF_X23_Y13_N5
\MEM_RAM|MEMORY[59][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][23]~q\);

-- Location: LCCOMB_X19_Y14_N6
\MEM_RAM|MEMORY[27][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[27][23]~feeder_combout\);

-- Location: FF_X19_Y14_N7
\MEM_RAM|MEMORY[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][23]~q\);

-- Location: FF_X23_Y13_N19
\MEM_RAM|MEMORY[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][23]~q\);

-- Location: LCCOMB_X23_Y13_N18
\mux_2|f[23]~1200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1200_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[27][23]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[25][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[25][23]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[23]~1200_combout\);

-- Location: LCCOMB_X23_Y13_N4
\mux_2|f[23]~1201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1201_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1200_combout\ & ((\MEM_RAM|MEMORY[59][23]~q\))) # (!\mux_2|f[23]~1200_combout\ & (\MEM_RAM|MEMORY[57][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[57][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[59][23]~q\,
	datad => \mux_2|f[23]~1200_combout\,
	combout => \mux_2|f[23]~1201_combout\);

-- Location: LCCOMB_X28_Y6_N4
\MEM_RAM|MEMORY[56][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[56][23]~feeder_combout\);

-- Location: FF_X28_Y6_N5
\MEM_RAM|MEMORY[56][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][23]~q\);

-- Location: FF_X23_Y14_N15
\MEM_RAM|MEMORY[58][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][23]~q\);

-- Location: LCCOMB_X13_Y14_N18
\MEM_RAM|MEMORY[26][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[26][23]~feeder_combout\);

-- Location: FF_X13_Y14_N19
\MEM_RAM|MEMORY[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][23]~q\);

-- Location: FF_X23_Y14_N13
\MEM_RAM|MEMORY[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][23]~q\);

-- Location: LCCOMB_X23_Y14_N12
\mux_2|f[23]~1202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1202_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[26][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[24][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][23]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[24][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1202_combout\);

-- Location: LCCOMB_X23_Y14_N14
\mux_2|f[23]~1203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1203_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1202_combout\ & ((\MEM_RAM|MEMORY[58][23]~q\))) # (!\mux_2|f[23]~1202_combout\ & (\MEM_RAM|MEMORY[56][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[58][23]~q\,
	datad => \mux_2|f[23]~1202_combout\,
	combout => \mux_2|f[23]~1203_combout\);

-- Location: LCCOMB_X23_Y6_N28
\mux_2|f[23]~1204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1204_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[23]~1201_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[23]~1203_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[23]~1201_combout\,
	datad => \mux_2|f[23]~1203_combout\,
	combout => \mux_2|f[23]~1204_combout\);

-- Location: FF_X25_Y8_N5
\MEM_RAM|MEMORY[63][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][23]~q\);

-- Location: FF_X25_Y8_N7
\MEM_RAM|MEMORY[61][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][23]~q\);

-- Location: FF_X25_Y11_N5
\MEM_RAM|MEMORY[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][23]~q\);

-- Location: FF_X25_Y11_N27
\MEM_RAM|MEMORY[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][23]~q\);

-- Location: LCCOMB_X25_Y11_N26
\mux_2|f[23]~1205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1205_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[31][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[29][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[31][23]~q\,
	datac => \MEM_RAM|MEMORY[29][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1205_combout\);

-- Location: LCCOMB_X25_Y8_N6
\mux_2|f[23]~1206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1206_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1205_combout\ & (\MEM_RAM|MEMORY[63][23]~q\)) # (!\mux_2|f[23]~1205_combout\ & ((\MEM_RAM|MEMORY[61][23]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[63][23]~q\,
	datac => \MEM_RAM|MEMORY[61][23]~q\,
	datad => \mux_2|f[23]~1205_combout\,
	combout => \mux_2|f[23]~1206_combout\);

-- Location: FF_X27_Y13_N21
\MEM_RAM|MEMORY[60][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][23]~q\);

-- Location: FF_X27_Y13_N19
\MEM_RAM|MEMORY[62][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][23]~q\);

-- Location: FF_X28_Y13_N3
\MEM_RAM|MEMORY[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][23]~q\);

-- Location: FF_X28_Y13_N5
\MEM_RAM|MEMORY[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][23]~q\);

-- Location: LCCOMB_X28_Y13_N4
\mux_2|f[23]~1198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1198_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[28][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[30][23]~q\,
	datac => \MEM_RAM|MEMORY[28][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1198_combout\);

-- Location: LCCOMB_X27_Y13_N18
\mux_2|f[23]~1199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1199_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1198_combout\ & ((\MEM_RAM|MEMORY[62][23]~q\))) # (!\mux_2|f[23]~1198_combout\ & (\MEM_RAM|MEMORY[60][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[60][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[62][23]~q\,
	datad => \mux_2|f[23]~1198_combout\,
	combout => \mux_2|f[23]~1199_combout\);

-- Location: LCCOMB_X23_Y6_N30
\mux_2|f[23]~1207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1207_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[23]~1204_combout\ & (\mux_2|f[23]~1206_combout\)) # (!\mux_2|f[23]~1204_combout\ & ((\mux_2|f[23]~1199_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[23]~1204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[23]~1204_combout\,
	datac => \mux_2|f[23]~1206_combout\,
	datad => \mux_2|f[23]~1199_combout\,
	combout => \mux_2|f[23]~1207_combout\);

-- Location: FF_X28_Y9_N5
\MEM_RAM|MEMORY[37][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][23]~q\);

-- Location: FF_X24_Y12_N21
\MEM_RAM|MEMORY[39][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][23]~q\);

-- Location: LCCOMB_X25_Y17_N0
\MEM_RAM|MEMORY[7][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[7][23]~feeder_combout\);

-- Location: FF_X25_Y17_N1
\MEM_RAM|MEMORY[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][23]~q\);

-- Location: FF_X24_Y12_N3
\MEM_RAM|MEMORY[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][23]~q\);

-- Location: LCCOMB_X24_Y12_N2
\mux_2|f[23]~1194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1194_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[7][23]~q\,
	datac => \MEM_RAM|MEMORY[5][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1194_combout\);

-- Location: LCCOMB_X24_Y12_N20
\mux_2|f[23]~1195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1195_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1194_combout\ & ((\MEM_RAM|MEMORY[39][23]~q\))) # (!\mux_2|f[23]~1194_combout\ & (\MEM_RAM|MEMORY[37][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[37][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[39][23]~q\,
	datad => \mux_2|f[23]~1194_combout\,
	combout => \mux_2|f[23]~1195_combout\);

-- Location: LCCOMB_X16_Y14_N4
\MEM_RAM|MEMORY[32][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[32][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[32][23]~feeder_combout\);

-- Location: FF_X16_Y14_N5
\MEM_RAM|MEMORY[32][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[32][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][23]~q\);

-- Location: FF_X22_Y14_N11
\MEM_RAM|MEMORY[34][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][23]~q\);

-- Location: FF_X18_Y14_N9
\MEM_RAM|MEMORY[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][23]~q\);

-- Location: FF_X22_Y14_N25
\MEM_RAM|MEMORY[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][23]~q\);

-- Location: LCCOMB_X22_Y14_N24
\mux_2|f[23]~1191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1191_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[2][23]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[0][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1191_combout\);

-- Location: LCCOMB_X22_Y14_N10
\mux_2|f[23]~1192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1192_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1191_combout\ & ((\MEM_RAM|MEMORY[34][23]~q\))) # (!\mux_2|f[23]~1191_combout\ & (\MEM_RAM|MEMORY[32][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[32][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[34][23]~q\,
	datad => \mux_2|f[23]~1191_combout\,
	combout => \mux_2|f[23]~1192_combout\);

-- Location: LCCOMB_X19_Y15_N4
\MEM_RAM|MEMORY[33][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[33][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[33][23]~feeder_combout\);

-- Location: FF_X19_Y15_N5
\MEM_RAM|MEMORY[33][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[33][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][23]~q\);

-- Location: FF_X22_Y15_N11
\MEM_RAM|MEMORY[35][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][23]~q\);

-- Location: LCCOMB_X18_Y16_N30
\MEM_RAM|MEMORY[3][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[3][23]~feeder_combout\);

-- Location: FF_X18_Y16_N31
\MEM_RAM|MEMORY[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][23]~q\);

-- Location: FF_X22_Y15_N21
\MEM_RAM|MEMORY[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][23]~q\);

-- Location: LCCOMB_X22_Y15_N20
\mux_2|f[23]~1189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1189_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[3][23]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[1][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1189_combout\);

-- Location: LCCOMB_X22_Y15_N10
\mux_2|f[23]~1190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1190_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1189_combout\ & ((\MEM_RAM|MEMORY[35][23]~q\))) # (!\mux_2|f[23]~1189_combout\ & (\MEM_RAM|MEMORY[33][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[33][23]~q\,
	datac => \MEM_RAM|MEMORY[35][23]~q\,
	datad => \mux_2|f[23]~1189_combout\,
	combout => \mux_2|f[23]~1190_combout\);

-- Location: LCCOMB_X23_Y6_N22
\mux_2|f[23]~1193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1193_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[23]~1190_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[23]~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[23]~1192_combout\,
	datad => \mux_2|f[23]~1190_combout\,
	combout => \mux_2|f[23]~1193_combout\);

-- Location: FF_X27_Y7_N23
\MEM_RAM|MEMORY[36][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][23]~q\);

-- Location: FF_X27_Y7_N25
\MEM_RAM|MEMORY[38][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][23]~q\);

-- Location: LCCOMB_X13_Y4_N22
\MEM_RAM|MEMORY[6][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[6][23]~feeder_combout\);

-- Location: FF_X13_Y4_N23
\MEM_RAM|MEMORY[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][23]~q\);

-- Location: FF_X24_Y7_N15
\MEM_RAM|MEMORY[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][23]~q\);

-- Location: LCCOMB_X24_Y7_N14
\mux_2|f[23]~1187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1187_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[6][23]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[4][23]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[6][23]~q\,
	datac => \MEM_RAM|MEMORY[4][23]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[23]~1187_combout\);

-- Location: LCCOMB_X27_Y7_N24
\mux_2|f[23]~1188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1188_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1187_combout\ & ((\MEM_RAM|MEMORY[38][23]~q\))) # (!\mux_2|f[23]~1187_combout\ & (\MEM_RAM|MEMORY[36][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[36][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[38][23]~q\,
	datad => \mux_2|f[23]~1187_combout\,
	combout => \mux_2|f[23]~1188_combout\);

-- Location: LCCOMB_X23_Y6_N8
\mux_2|f[23]~1196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1196_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[23]~1193_combout\ & (\mux_2|f[23]~1195_combout\)) # (!\mux_2|f[23]~1193_combout\ & ((\mux_2|f[23]~1188_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[23]~1193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[23]~1195_combout\,
	datac => \mux_2|f[23]~1193_combout\,
	datad => \mux_2|f[23]~1188_combout\,
	combout => \mux_2|f[23]~1196_combout\);

-- Location: LCCOMB_X22_Y11_N20
\MEM_RAM|MEMORY[46][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[46][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[46][23]~feeder_combout\);

-- Location: FF_X22_Y11_N21
\MEM_RAM|MEMORY[46][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[46][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][23]~q\);

-- Location: FF_X22_Y6_N7
\MEM_RAM|MEMORY[47][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][23]~q\);

-- Location: FF_X7_Y6_N23
\MEM_RAM|MEMORY[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][23]~q\);

-- Location: FF_X22_Y6_N25
\MEM_RAM|MEMORY[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][23]~q\);

-- Location: LCCOMB_X22_Y6_N24
\mux_2|f[23]~1184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1184_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][23]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[15][23]~q\,
	datac => \MEM_RAM|MEMORY[14][23]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[23]~1184_combout\);

-- Location: LCCOMB_X22_Y6_N6
\mux_2|f[23]~1185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1185_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1184_combout\ & ((\MEM_RAM|MEMORY[47][23]~q\))) # (!\mux_2|f[23]~1184_combout\ & (\MEM_RAM|MEMORY[46][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[47][23]~q\,
	datad => \mux_2|f[23]~1184_combout\,
	combout => \mux_2|f[23]~1185_combout\);

-- Location: LCCOMB_X28_Y6_N18
\MEM_RAM|MEMORY[40][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[40][23]~feeder_combout\);

-- Location: FF_X28_Y6_N19
\MEM_RAM|MEMORY[40][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][23]~q\);

-- Location: FF_X23_Y6_N5
\MEM_RAM|MEMORY[41][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][23]~q\);

-- Location: LCCOMB_X12_Y5_N8
\MEM_RAM|MEMORY[9][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[9][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[9][23]~feeder_combout\);

-- Location: FF_X12_Y5_N9
\MEM_RAM|MEMORY[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[9][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][23]~q\);

-- Location: FF_X23_Y6_N11
\MEM_RAM|MEMORY[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][23]~q\);

-- Location: LCCOMB_X23_Y6_N10
\mux_2|f[23]~1181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1181_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[9][23]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[9][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[8][23]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[23]~1181_combout\);

-- Location: LCCOMB_X23_Y6_N4
\mux_2|f[23]~1182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1182_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1181_combout\ & ((\MEM_RAM|MEMORY[41][23]~q\))) # (!\mux_2|f[23]~1181_combout\ & (\MEM_RAM|MEMORY[40][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][23]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[41][23]~q\,
	datad => \mux_2|f[23]~1181_combout\,
	combout => \mux_2|f[23]~1182_combout\);

-- Location: LCCOMB_X25_Y10_N30
\MEM_RAM|MEMORY[44][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[44][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[44][23]~feeder_combout\);

-- Location: FF_X25_Y10_N31
\MEM_RAM|MEMORY[44][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[44][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][23]~q\);

-- Location: FF_X22_Y9_N31
\MEM_RAM|MEMORY[45][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][23]~q\);

-- Location: FF_X12_Y9_N31
\MEM_RAM|MEMORY[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][23]~q\);

-- Location: FF_X22_Y9_N29
\MEM_RAM|MEMORY[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][23]~q\);

-- Location: LCCOMB_X22_Y9_N28
\mux_2|f[23]~1179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1179_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][23]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[13][23]~q\,
	datac => \MEM_RAM|MEMORY[12][23]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[23]~1179_combout\);

-- Location: LCCOMB_X22_Y9_N30
\mux_2|f[23]~1180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1180_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1179_combout\ & ((\MEM_RAM|MEMORY[45][23]~q\))) # (!\mux_2|f[23]~1179_combout\ & (\MEM_RAM|MEMORY[44][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[44][23]~q\,
	datac => \MEM_RAM|MEMORY[45][23]~q\,
	datad => \mux_2|f[23]~1179_combout\,
	combout => \mux_2|f[23]~1180_combout\);

-- Location: LCCOMB_X23_Y6_N14
\mux_2|f[23]~1183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1183_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[23]~1180_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[23]~1182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[23]~1182_combout\,
	datad => \mux_2|f[23]~1180_combout\,
	combout => \mux_2|f[23]~1183_combout\);

-- Location: LCCOMB_X16_Y11_N18
\MEM_RAM|MEMORY[42][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[42][23]~feeder_combout\ = \BANCO_REG|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux40~4_combout\,
	combout => \MEM_RAM|MEMORY[42][23]~feeder_combout\);

-- Location: FF_X16_Y11_N19
\MEM_RAM|MEMORY[42][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[42][23]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][23]~q\);

-- Location: FF_X17_Y11_N31
\MEM_RAM|MEMORY[43][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][23]~q\);

-- Location: FF_X14_Y14_N21
\MEM_RAM|MEMORY[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][23]~q\);

-- Location: FF_X17_Y11_N25
\MEM_RAM|MEMORY[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux40~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][23]~q\);

-- Location: LCCOMB_X17_Y11_N24
\mux_2|f[23]~1177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1177_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][23]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[11][23]~q\,
	datac => \MEM_RAM|MEMORY[10][23]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[23]~1177_combout\);

-- Location: LCCOMB_X17_Y11_N30
\mux_2|f[23]~1178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1178_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[23]~1177_combout\ & ((\MEM_RAM|MEMORY[43][23]~q\))) # (!\mux_2|f[23]~1177_combout\ & (\MEM_RAM|MEMORY[42][23]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[23]~1177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[42][23]~q\,
	datac => \MEM_RAM|MEMORY[43][23]~q\,
	datad => \mux_2|f[23]~1177_combout\,
	combout => \mux_2|f[23]~1178_combout\);

-- Location: LCCOMB_X23_Y6_N12
\mux_2|f[23]~1186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1186_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[23]~1183_combout\ & (\mux_2|f[23]~1185_combout\)) # (!\mux_2|f[23]~1183_combout\ & ((\mux_2|f[23]~1178_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[23]~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[23]~1185_combout\,
	datac => \mux_2|f[23]~1183_combout\,
	datad => \mux_2|f[23]~1178_combout\,
	combout => \mux_2|f[23]~1186_combout\);

-- Location: LCCOMB_X23_Y6_N6
\mux_2|f[23]~1197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1197_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux60~3_combout\)) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux60~3_combout\ & ((\mux_2|f[23]~1186_combout\))) # (!\ALU_1|Mux60~3_combout\ & (\mux_2|f[23]~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[23]~1196_combout\,
	datad => \mux_2|f[23]~1186_combout\,
	combout => \mux_2|f[23]~1197_combout\);

-- Location: LCCOMB_X23_Y6_N20
\mux_2|f[23]~1208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1208_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[23]~1197_combout\ & ((\mux_2|f[23]~1207_combout\))) # (!\mux_2|f[23]~1197_combout\ & (\mux_2|f[23]~1176_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[23]~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \mux_2|f[23]~1176_combout\,
	datac => \mux_2|f[23]~1207_combout\,
	datad => \mux_2|f[23]~1197_combout\,
	combout => \mux_2|f[23]~1208_combout\);

-- Location: LCCOMB_X23_Y6_N18
\mux_2|f[23]~1209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1209_combout\ = (\mux_2|f[1]~154_combout\ & (((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|temp~23_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[23]~1208_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|temp~23_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[23]~1208_combout\,
	combout => \mux_2|f[23]~1209_combout\);

-- Location: LCCOMB_X23_Y6_N24
\mux_2|f[23]~1210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1210_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[23]~1209_combout\ & (\ALU_1|Add0~46_combout\)) # (!\mux_2|f[23]~1209_combout\ & ((\ALU_1|Mux8~0_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[23]~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Add0~46_combout\,
	datac => \ALU_1|Mux8~0_combout\,
	datad => \mux_2|f[23]~1209_combout\,
	combout => \mux_2|f[23]~1210_combout\);

-- Location: LCCOMB_X20_Y6_N4
\mux_JAL|f[23]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[23]~9_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[23]~46_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[23]~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \somaConst|output[23]~46_combout\,
	datad => \mux_2|f[23]~1210_combout\,
	combout => \mux_JAL|f[23]~9_combout\);

-- Location: FF_X20_Y6_N5
\BANCO_REG|MEMORY[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[23]~9_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][23]~q\);

-- Location: FF_X20_Y6_N27
\BANCO_REG|MEMORY[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[23]~9_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][23]~q\);

-- Location: LCCOMB_X20_Y6_N26
\BANCO_REG|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux8~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][23]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[10][23]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux8~0_combout\);

-- Location: LCCOMB_X20_Y6_N2
\BANCO_REG|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux8~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux8~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][23]~q\ & !\BANCO_REG|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][23]~q\,
	datab => \MEM_INSTRU|MI~0_combout\,
	datac => \BANCO_REG|Mux8~0_combout\,
	datad => \separador|INTRUCAO_19_15[0]~0_combout\,
	combout => \BANCO_REG|Mux8~1_combout\);

-- Location: LCCOMB_X19_Y9_N16
\ALU_1|Add0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~48_combout\ = ((\mux_3|f[24]~70_combout\ $ (\BANCO_REG|Mux7~1_combout\ $ (!\ALU_1|Add0~47\)))) # (GND)
-- \ALU_1|Add0~49\ = CARRY((\mux_3|f[24]~70_combout\ & ((\BANCO_REG|Mux7~1_combout\) # (!\ALU_1|Add0~47\))) # (!\mux_3|f[24]~70_combout\ & (\BANCO_REG|Mux7~1_combout\ & !\ALU_1|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[24]~70_combout\,
	datab => \BANCO_REG|Mux7~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~47\,
	combout => \ALU_1|Add0~48_combout\,
	cout => \ALU_1|Add0~49\);

-- Location: LCCOMB_X20_Y4_N0
\ALU_1|temp~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~24_combout\ = (\mux_3|f[24]~70_combout\) # (\BANCO_REG|Mux7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[24]~70_combout\,
	datad => \BANCO_REG|Mux7~1_combout\,
	combout => \ALU_1|temp~24_combout\);

-- Location: LCCOMB_X20_Y5_N8
\ALU_1|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux7~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~48_combout\,
	combout => \ALU_1|Mux7~0_combout\);

-- Location: LCCOMB_X18_Y4_N22
\BANCO_REG|Mux39~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux39~4_combout\ = (\BANCO_REG|MEMORY[2][24]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][24]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux39~4_combout\);

-- Location: LCCOMB_X25_Y8_N14
\MEM_RAM|MEMORY[63][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[63][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[63][24]~feeder_combout\);

-- Location: FF_X25_Y8_N15
\MEM_RAM|MEMORY[63][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[63][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][24]~q\);

-- Location: FF_X27_Y8_N15
\MEM_RAM|MEMORY[59][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][24]~q\);

-- Location: LCCOMB_X28_Y8_N14
\MEM_RAM|MEMORY[55][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[55][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[55][24]~feeder_combout\);

-- Location: FF_X28_Y8_N15
\MEM_RAM|MEMORY[55][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[55][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][24]~q\);

-- Location: FF_X27_Y10_N19
\MEM_RAM|MEMORY[51][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][24]~q\);

-- Location: LCCOMB_X27_Y10_N18
\mux_2|f[24]~1249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1249_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[55][24]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[51][24]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[55][24]~q\,
	datac => \MEM_RAM|MEMORY[51][24]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[24]~1249_combout\);

-- Location: LCCOMB_X27_Y8_N14
\mux_2|f[24]~1250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1250_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1249_combout\ & (\MEM_RAM|MEMORY[63][24]~q\)) # (!\mux_2|f[24]~1249_combout\ & ((\MEM_RAM|MEMORY[59][24]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[63][24]~q\,
	datac => \MEM_RAM|MEMORY[59][24]~q\,
	datad => \mux_2|f[24]~1249_combout\,
	combout => \mux_2|f[24]~1250_combout\);

-- Location: FF_X24_Y6_N27
\MEM_RAM|MEMORY[57][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][24]~q\);

-- Location: FF_X24_Y6_N1
\MEM_RAM|MEMORY[61][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][24]~q\);

-- Location: FF_X28_Y7_N21
\MEM_RAM|MEMORY[53][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][24]~q\);

-- Location: FF_X28_Y7_N11
\MEM_RAM|MEMORY[49][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][24]~q\);

-- Location: LCCOMB_X28_Y7_N10
\mux_2|f[24]~1242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1242_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[53][24]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[49][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[53][24]~q\,
	datac => \MEM_RAM|MEMORY[49][24]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[24]~1242_combout\);

-- Location: LCCOMB_X24_Y6_N0
\mux_2|f[24]~1243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1243_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1242_combout\ & ((\MEM_RAM|MEMORY[61][24]~q\))) # (!\mux_2|f[24]~1242_combout\ & (\MEM_RAM|MEMORY[57][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[57][24]~q\,
	datac => \MEM_RAM|MEMORY[61][24]~q\,
	datad => \mux_2|f[24]~1242_combout\,
	combout => \mux_2|f[24]~1243_combout\);

-- Location: FF_X28_Y10_N13
\MEM_RAM|MEMORY[52][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][24]~q\);

-- Location: FF_X28_Y10_N19
\MEM_RAM|MEMORY[60][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][24]~q\);

-- Location: FF_X28_Y6_N27
\MEM_RAM|MEMORY[56][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][24]~q\);

-- Location: FF_X27_Y10_N13
\MEM_RAM|MEMORY[48][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][24]~q\);

-- Location: LCCOMB_X27_Y10_N12
\mux_2|f[24]~1246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1246_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[56][24]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[48][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[56][24]~q\,
	datac => \MEM_RAM|MEMORY[48][24]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[24]~1246_combout\);

-- Location: LCCOMB_X28_Y10_N18
\mux_2|f[24]~1247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1247_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[24]~1246_combout\ & ((\MEM_RAM|MEMORY[60][24]~q\))) # (!\mux_2|f[24]~1246_combout\ & (\MEM_RAM|MEMORY[52][24]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[24]~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][24]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[60][24]~q\,
	datad => \mux_2|f[24]~1246_combout\,
	combout => \mux_2|f[24]~1247_combout\);

-- Location: LCCOMB_X24_Y15_N22
\MEM_RAM|MEMORY[54][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[54][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[54][24]~feeder_combout\);

-- Location: FF_X24_Y15_N23
\MEM_RAM|MEMORY[54][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[54][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][24]~q\);

-- Location: FF_X25_Y14_N9
\MEM_RAM|MEMORY[62][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][24]~q\);

-- Location: FF_X16_Y18_N29
\MEM_RAM|MEMORY[58][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][24]~q\);

-- Location: FF_X24_Y14_N23
\MEM_RAM|MEMORY[50][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][24]~q\);

-- Location: LCCOMB_X24_Y14_N22
\mux_2|f[24]~1244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1244_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[58][24]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[50][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[58][24]~q\,
	datac => \MEM_RAM|MEMORY[50][24]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[24]~1244_combout\);

-- Location: LCCOMB_X25_Y14_N8
\mux_2|f[24]~1245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1245_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[24]~1244_combout\ & ((\MEM_RAM|MEMORY[62][24]~q\))) # (!\mux_2|f[24]~1244_combout\ & (\MEM_RAM|MEMORY[54][24]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[24]~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[54][24]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[62][24]~q\,
	datad => \mux_2|f[24]~1244_combout\,
	combout => \mux_2|f[24]~1245_combout\);

-- Location: LCCOMB_X20_Y4_N12
\mux_2|f[24]~1248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1248_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & ((\mux_2|f[24]~1245_combout\))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[24]~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[24]~1247_combout\,
	datad => \mux_2|f[24]~1245_combout\,
	combout => \mux_2|f[24]~1248_combout\);

-- Location: LCCOMB_X20_Y4_N22
\mux_2|f[24]~1251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1251_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[24]~1248_combout\ & (\mux_2|f[24]~1250_combout\)) # (!\mux_2|f[24]~1248_combout\ & ((\mux_2|f[24]~1243_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[24]~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[24]~1250_combout\,
	datac => \mux_2|f[24]~1243_combout\,
	datad => \mux_2|f[24]~1248_combout\,
	combout => \mux_2|f[24]~1251_combout\);

-- Location: FF_X25_Y4_N25
\MEM_RAM|MEMORY[44][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][24]~q\);

-- Location: FF_X24_Y4_N19
\MEM_RAM|MEMORY[46][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][24]~q\);

-- Location: FF_X25_Y18_N25
\MEM_RAM|MEMORY[38][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][24]~q\);

-- Location: FF_X25_Y18_N31
\MEM_RAM|MEMORY[36][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][24]~q\);

-- Location: LCCOMB_X25_Y18_N30
\mux_2|f[24]~1211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1211_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][24]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][24]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][24]~q\,
	datac => \MEM_RAM|MEMORY[36][24]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[24]~1211_combout\);

-- Location: LCCOMB_X24_Y4_N18
\mux_2|f[24]~1212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1212_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1211_combout\ & ((\MEM_RAM|MEMORY[46][24]~q\))) # (!\mux_2|f[24]~1211_combout\ & (\MEM_RAM|MEMORY[44][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[44][24]~q\,
	datac => \MEM_RAM|MEMORY[46][24]~q\,
	datad => \mux_2|f[24]~1211_combout\,
	combout => \mux_2|f[24]~1212_combout\);

-- Location: FF_X12_Y12_N19
\MEM_RAM|MEMORY[45][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][24]~q\);

-- Location: FF_X12_Y12_N5
\MEM_RAM|MEMORY[47][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][24]~q\);

-- Location: FF_X12_Y16_N13
\MEM_RAM|MEMORY[39][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][24]~q\);

-- Location: FF_X12_Y16_N11
\MEM_RAM|MEMORY[37][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][24]~q\);

-- Location: LCCOMB_X12_Y16_N10
\mux_2|f[24]~1218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1218_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[39][24]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[37][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[39][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[37][24]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[24]~1218_combout\);

-- Location: LCCOMB_X12_Y12_N4
\mux_2|f[24]~1219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1219_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1218_combout\ & ((\MEM_RAM|MEMORY[47][24]~q\))) # (!\mux_2|f[24]~1218_combout\ & (\MEM_RAM|MEMORY[45][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[45][24]~q\,
	datac => \MEM_RAM|MEMORY[47][24]~q\,
	datad => \mux_2|f[24]~1218_combout\,
	combout => \mux_2|f[24]~1219_combout\);

-- Location: LCCOMB_X16_Y21_N8
\MEM_RAM|MEMORY[40][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[40][24]~feeder_combout\);

-- Location: FF_X16_Y21_N9
\MEM_RAM|MEMORY[40][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][24]~q\);

-- Location: FF_X16_Y15_N21
\MEM_RAM|MEMORY[42][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][24]~q\);

-- Location: LCCOMB_X18_Y17_N4
\MEM_RAM|MEMORY[34][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[34][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[34][24]~feeder_combout\);

-- Location: FF_X18_Y17_N5
\MEM_RAM|MEMORY[34][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[34][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][24]~q\);

-- Location: FF_X16_Y14_N19
\MEM_RAM|MEMORY[32][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][24]~q\);

-- Location: LCCOMB_X16_Y14_N18
\mux_2|f[24]~1215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1215_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][24]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][24]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[34][24]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[32][24]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[24]~1215_combout\);

-- Location: LCCOMB_X16_Y15_N20
\mux_2|f[24]~1216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1216_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1215_combout\ & ((\MEM_RAM|MEMORY[42][24]~q\))) # (!\mux_2|f[24]~1215_combout\ & (\MEM_RAM|MEMORY[40][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[42][24]~q\,
	datad => \mux_2|f[24]~1215_combout\,
	combout => \mux_2|f[24]~1216_combout\);

-- Location: LCCOMB_X13_Y15_N18
\MEM_RAM|MEMORY[41][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[41][24]~feeder_combout\);

-- Location: FF_X13_Y15_N19
\MEM_RAM|MEMORY[41][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][24]~q\);

-- Location: FF_X16_Y11_N5
\MEM_RAM|MEMORY[43][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][24]~q\);

-- Location: FF_X20_Y15_N7
\MEM_RAM|MEMORY[35][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][24]~q\);

-- Location: FF_X19_Y15_N27
\MEM_RAM|MEMORY[33][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][24]~q\);

-- Location: LCCOMB_X19_Y15_N26
\mux_2|f[24]~1213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1213_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][24]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][24]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][24]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[33][24]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[24]~1213_combout\);

-- Location: LCCOMB_X16_Y11_N4
\mux_2|f[24]~1214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1214_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1213_combout\ & ((\MEM_RAM|MEMORY[43][24]~q\))) # (!\mux_2|f[24]~1213_combout\ & (\MEM_RAM|MEMORY[41][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[43][24]~q\,
	datad => \mux_2|f[24]~1213_combout\,
	combout => \mux_2|f[24]~1214_combout\);

-- Location: LCCOMB_X20_Y4_N10
\mux_2|f[24]~1217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1217_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[24]~1214_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[24]~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[24]~1216_combout\,
	datad => \mux_2|f[24]~1214_combout\,
	combout => \mux_2|f[24]~1217_combout\);

-- Location: LCCOMB_X20_Y4_N4
\mux_2|f[24]~1220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1220_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[24]~1217_combout\ & ((\mux_2|f[24]~1219_combout\))) # (!\mux_2|f[24]~1217_combout\ & (\mux_2|f[24]~1212_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[24]~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[24]~1212_combout\,
	datac => \mux_2|f[24]~1219_combout\,
	datad => \mux_2|f[24]~1217_combout\,
	combout => \mux_2|f[24]~1220_combout\);

-- Location: FF_X13_Y7_N7
\MEM_RAM|MEMORY[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][24]~q\);

-- Location: FF_X15_Y4_N15
\MEM_RAM|MEMORY[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][24]~q\);

-- Location: FF_X13_Y4_N13
\MEM_RAM|MEMORY[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][24]~q\);

-- Location: FF_X15_Y4_N21
\MEM_RAM|MEMORY[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][24]~q\);

-- Location: LCCOMB_X15_Y4_N20
\mux_2|f[24]~1233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1233_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[6][24]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[2][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[6][24]~q\,
	datac => \MEM_RAM|MEMORY[2][24]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[24]~1233_combout\);

-- Location: LCCOMB_X15_Y4_N14
\mux_2|f[24]~1234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1234_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1233_combout\ & ((\MEM_RAM|MEMORY[14][24]~q\))) # (!\mux_2|f[24]~1233_combout\ & (\MEM_RAM|MEMORY[10][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[10][24]~q\,
	datac => \MEM_RAM|MEMORY[14][24]~q\,
	datad => \mux_2|f[24]~1233_combout\,
	combout => \mux_2|f[24]~1234_combout\);

-- Location: FF_X17_Y3_N17
\MEM_RAM|MEMORY[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][24]~q\);

-- Location: FF_X18_Y3_N17
\MEM_RAM|MEMORY[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][24]~q\);

-- Location: LCCOMB_X13_Y10_N14
\MEM_RAM|MEMORY[4][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[4][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[4][24]~feeder_combout\);

-- Location: FF_X13_Y10_N15
\MEM_RAM|MEMORY[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[4][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][24]~q\);

-- Location: FF_X18_Y10_N1
\MEM_RAM|MEMORY[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][24]~q\);

-- Location: LCCOMB_X18_Y10_N0
\mux_2|f[24]~1235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1235_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[4][24]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[4][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[0][24]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[24]~1235_combout\);

-- Location: LCCOMB_X18_Y3_N16
\mux_2|f[24]~1236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1236_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1235_combout\ & ((\MEM_RAM|MEMORY[12][24]~q\))) # (!\mux_2|f[24]~1235_combout\ & (\MEM_RAM|MEMORY[8][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[8][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[12][24]~q\,
	datad => \mux_2|f[24]~1235_combout\,
	combout => \mux_2|f[24]~1236_combout\);

-- Location: LCCOMB_X20_Y4_N30
\mux_2|f[24]~1237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1237_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[24]~1234_combout\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[24]~1236_combout\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[24]~1234_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[24]~1236_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[24]~1237_combout\);

-- Location: FF_X15_Y16_N11
\MEM_RAM|MEMORY[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][24]~q\);

-- Location: FF_X17_Y17_N11
\MEM_RAM|MEMORY[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][24]~q\);

-- Location: LCCOMB_X20_Y17_N4
\MEM_RAM|MEMORY[7][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[7][24]~feeder_combout\);

-- Location: FF_X20_Y17_N5
\MEM_RAM|MEMORY[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][24]~q\);

-- Location: FF_X17_Y17_N17
\MEM_RAM|MEMORY[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][24]~q\);

-- Location: LCCOMB_X17_Y17_N16
\mux_2|f[24]~1238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1238_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][24]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][24]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][24]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[3][24]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[24]~1238_combout\);

-- Location: LCCOMB_X17_Y17_N10
\mux_2|f[24]~1239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1239_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1238_combout\ & ((\MEM_RAM|MEMORY[15][24]~q\))) # (!\mux_2|f[24]~1238_combout\ & (\MEM_RAM|MEMORY[11][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[15][24]~q\,
	datad => \mux_2|f[24]~1238_combout\,
	combout => \mux_2|f[24]~1239_combout\);

-- Location: FF_X12_Y5_N19
\MEM_RAM|MEMORY[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][24]~q\);

-- Location: FF_X12_Y5_N17
\MEM_RAM|MEMORY[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][24]~q\);

-- Location: LCCOMB_X24_Y13_N20
\MEM_RAM|MEMORY[5][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[5][24]~feeder_combout\);

-- Location: FF_X24_Y13_N21
\MEM_RAM|MEMORY[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][24]~q\);

-- Location: FF_X12_Y13_N7
\MEM_RAM|MEMORY[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][24]~q\);

-- Location: LCCOMB_X12_Y13_N6
\mux_2|f[24]~1231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1231_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[5][24]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[1][24]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[5][24]~q\,
	datac => \MEM_RAM|MEMORY[1][24]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[24]~1231_combout\);

-- Location: LCCOMB_X12_Y5_N16
\mux_2|f[24]~1232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1232_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1231_combout\ & ((\MEM_RAM|MEMORY[13][24]~q\))) # (!\mux_2|f[24]~1231_combout\ & (\MEM_RAM|MEMORY[9][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[9][24]~q\,
	datac => \MEM_RAM|MEMORY[13][24]~q\,
	datad => \mux_2|f[24]~1231_combout\,
	combout => \mux_2|f[24]~1232_combout\);

-- Location: LCCOMB_X20_Y4_N8
\mux_2|f[24]~1240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1240_combout\ = (\mux_2|f[24]~1237_combout\ & (((\mux_2|f[24]~1239_combout\)) # (!\ALU_1|Mux63~10_combout\))) # (!\mux_2|f[24]~1237_combout\ & (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[24]~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[24]~1237_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[24]~1239_combout\,
	datad => \mux_2|f[24]~1232_combout\,
	combout => \mux_2|f[24]~1240_combout\);

-- Location: LCCOMB_X13_Y9_N0
\MEM_RAM|MEMORY[30][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[30][24]~feeder_combout\);

-- Location: FF_X13_Y9_N1
\MEM_RAM|MEMORY[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][24]~q\);

-- Location: FF_X15_Y5_N31
\MEM_RAM|MEMORY[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][24]~q\);

-- Location: FF_X15_Y13_N29
\MEM_RAM|MEMORY[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][24]~q\);

-- Location: FF_X15_Y5_N9
\MEM_RAM|MEMORY[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][24]~q\);

-- Location: LCCOMB_X15_Y5_N8
\mux_2|f[24]~1228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1228_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][24]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[23][24]~q\,
	datac => \MEM_RAM|MEMORY[22][24]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[24]~1228_combout\);

-- Location: LCCOMB_X15_Y5_N30
\mux_2|f[24]~1229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1229_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1228_combout\ & ((\MEM_RAM|MEMORY[31][24]~q\))) # (!\mux_2|f[24]~1228_combout\ & (\MEM_RAM|MEMORY[30][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][24]~q\,
	datac => \MEM_RAM|MEMORY[31][24]~q\,
	datad => \mux_2|f[24]~1228_combout\,
	combout => \mux_2|f[24]~1229_combout\);

-- Location: LCCOMB_X23_Y3_N12
\MEM_RAM|MEMORY[28][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[28][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[28][24]~feeder_combout\);

-- Location: FF_X23_Y3_N13
\MEM_RAM|MEMORY[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[28][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][24]~q\);

-- Location: FF_X19_Y3_N27
\MEM_RAM|MEMORY[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][24]~q\);

-- Location: FF_X18_Y3_N3
\MEM_RAM|MEMORY[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][24]~q\);

-- Location: FF_X19_Y3_N1
\MEM_RAM|MEMORY[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][24]~q\);

-- Location: LCCOMB_X19_Y3_N0
\mux_2|f[24]~1223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1223_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][24]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][24]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[24]~1223_combout\);

-- Location: LCCOMB_X19_Y3_N26
\mux_2|f[24]~1224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1224_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1223_combout\ & ((\MEM_RAM|MEMORY[29][24]~q\))) # (!\mux_2|f[24]~1223_combout\ & (\MEM_RAM|MEMORY[28][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[28][24]~q\,
	datac => \MEM_RAM|MEMORY[29][24]~q\,
	datad => \mux_2|f[24]~1223_combout\,
	combout => \mux_2|f[24]~1224_combout\);

-- Location: FF_X28_Y5_N17
\MEM_RAM|MEMORY[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][24]~q\);

-- Location: FF_X20_Y4_N25
\MEM_RAM|MEMORY[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][24]~q\);

-- Location: LCCOMB_X20_Y3_N30
\MEM_RAM|MEMORY[17][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[17][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[17][24]~feeder_combout\);

-- Location: FF_X20_Y3_N31
\MEM_RAM|MEMORY[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[17][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][24]~q\);

-- Location: FF_X20_Y4_N7
\MEM_RAM|MEMORY[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][24]~q\);

-- Location: LCCOMB_X20_Y4_N6
\mux_2|f[24]~1225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1225_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][24]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[17][24]~q\,
	datac => \MEM_RAM|MEMORY[16][24]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[24]~1225_combout\);

-- Location: LCCOMB_X20_Y4_N24
\mux_2|f[24]~1226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1226_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1225_combout\ & ((\MEM_RAM|MEMORY[25][24]~q\))) # (!\mux_2|f[24]~1225_combout\ & (\MEM_RAM|MEMORY[24][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[24][24]~q\,
	datac => \MEM_RAM|MEMORY[25][24]~q\,
	datad => \mux_2|f[24]~1225_combout\,
	combout => \mux_2|f[24]~1226_combout\);

-- Location: LCCOMB_X20_Y4_N14
\mux_2|f[24]~1227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1227_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[24]~1224_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[24]~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[24]~1224_combout\,
	datad => \mux_2|f[24]~1226_combout\,
	combout => \mux_2|f[24]~1227_combout\);

-- Location: LCCOMB_X13_Y14_N12
\MEM_RAM|MEMORY[26][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[26][24]~feeder_combout\);

-- Location: FF_X13_Y14_N13
\MEM_RAM|MEMORY[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][24]~q\);

-- Location: FF_X19_Y14_N15
\MEM_RAM|MEMORY[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][24]~q\);

-- Location: LCCOMB_X12_Y8_N10
\MEM_RAM|MEMORY[19][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[19][24]~feeder_combout\ = \BANCO_REG|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux39~4_combout\,
	combout => \MEM_RAM|MEMORY[19][24]~feeder_combout\);

-- Location: FF_X12_Y8_N11
\MEM_RAM|MEMORY[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[19][24]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][24]~q\);

-- Location: FF_X19_Y14_N13
\MEM_RAM|MEMORY[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux39~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][24]~q\);

-- Location: LCCOMB_X19_Y14_N12
\mux_2|f[24]~1221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1221_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][24]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[19][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[18][24]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[24]~1221_combout\);

-- Location: LCCOMB_X19_Y14_N14
\mux_2|f[24]~1222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1222_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[24]~1221_combout\ & ((\MEM_RAM|MEMORY[27][24]~q\))) # (!\mux_2|f[24]~1221_combout\ & (\MEM_RAM|MEMORY[26][24]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[24]~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][24]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[27][24]~q\,
	datad => \mux_2|f[24]~1221_combout\,
	combout => \mux_2|f[24]~1222_combout\);

-- Location: LCCOMB_X20_Y4_N20
\mux_2|f[24]~1230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1230_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[24]~1227_combout\ & (\mux_2|f[24]~1229_combout\)) # (!\mux_2|f[24]~1227_combout\ & ((\mux_2|f[24]~1222_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[24]~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[24]~1229_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[24]~1227_combout\,
	datad => \mux_2|f[24]~1222_combout\,
	combout => \mux_2|f[24]~1230_combout\);

-- Location: LCCOMB_X20_Y4_N18
\mux_2|f[24]~1241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1241_combout\ = (\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\) # ((\mux_2|f[24]~1230_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\mux_2|f[24]~1240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[24]~1240_combout\,
	datad => \mux_2|f[24]~1230_combout\,
	combout => \mux_2|f[24]~1241_combout\);

-- Location: LCCOMB_X20_Y4_N16
\mux_2|f[24]~1252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1252_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[24]~1241_combout\ & (\mux_2|f[24]~1251_combout\)) # (!\mux_2|f[24]~1241_combout\ & ((\mux_2|f[24]~1220_combout\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[24]~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[24]~1251_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[24]~1220_combout\,
	datad => \mux_2|f[24]~1241_combout\,
	combout => \mux_2|f[24]~1252_combout\);

-- Location: LCCOMB_X20_Y4_N2
\mux_2|f[24]~1253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1253_combout\ = (\mux_2|f[1]~154_combout\ & ((\ALU_1|Mux7~0_combout\) # ((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[24]~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Mux7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[24]~1252_combout\,
	combout => \mux_2|f[24]~1253_combout\);

-- Location: LCCOMB_X20_Y4_N28
\mux_2|f[24]~1254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1254_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[24]~1253_combout\ & (\ALU_1|Add0~48_combout\)) # (!\mux_2|f[24]~1253_combout\ & ((!\ALU_1|temp~24_combout\))))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[24]~1253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Add0~48_combout\,
	datab => \ALU_1|temp~24_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[24]~1253_combout\,
	combout => \mux_2|f[24]~1254_combout\);

-- Location: LCCOMB_X19_Y4_N4
\mux_JAL|f[24]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[24]~8_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[24]~48_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[24]~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \somaConst|output[24]~48_combout\,
	datad => \mux_2|f[24]~1254_combout\,
	combout => \mux_JAL|f[24]~8_combout\);

-- Location: FF_X19_Y4_N5
\BANCO_REG|MEMORY[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[24]~8_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][24]~q\);

-- Location: LCCOMB_X19_Y4_N30
\mux_3|f[24]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[24]~70_combout\ = (\PC|q\(0) & (\PC|q\(2) & (\BANCO_REG|MEMORY[2][24]~q\ & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[2][24]~q\,
	datad => \PC|q\(1),
	combout => \mux_3|f[24]~70_combout\);

-- Location: LCCOMB_X19_Y9_N18
\ALU_1|Add0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~50_combout\ = (\mux_3|f[25]~69_combout\ & ((\BANCO_REG|Mux6~1_combout\ & (\ALU_1|Add0~49\ & VCC)) # (!\BANCO_REG|Mux6~1_combout\ & (!\ALU_1|Add0~49\)))) # (!\mux_3|f[25]~69_combout\ & ((\BANCO_REG|Mux6~1_combout\ & (!\ALU_1|Add0~49\)) # 
-- (!\BANCO_REG|Mux6~1_combout\ & ((\ALU_1|Add0~49\) # (GND)))))
-- \ALU_1|Add0~51\ = CARRY((\mux_3|f[25]~69_combout\ & (!\BANCO_REG|Mux6~1_combout\ & !\ALU_1|Add0~49\)) # (!\mux_3|f[25]~69_combout\ & ((!\ALU_1|Add0~49\) # (!\BANCO_REG|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[25]~69_combout\,
	datab => \BANCO_REG|Mux6~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~49\,
	combout => \ALU_1|Add0~50_combout\,
	cout => \ALU_1|Add0~51\);

-- Location: LCCOMB_X15_Y9_N4
\ALU_1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux6~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~50_combout\,
	combout => \ALU_1|Mux6~0_combout\);

-- Location: LCCOMB_X13_Y8_N20
\ALU_1|temp~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~25_combout\ = (\mux_3|f[25]~69_combout\) # (\BANCO_REG|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_3|f[25]~69_combout\,
	datad => \BANCO_REG|Mux6~1_combout\,
	combout => \ALU_1|temp~25_combout\);

-- Location: LCCOMB_X14_Y6_N26
\BANCO_REG|Mux38~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux38~4_combout\ = (\BANCO_REG|MEMORY[2][25]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][25]~q\,
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux38~4_combout\);

-- Location: LCCOMB_X11_Y5_N26
\MEM_RAM|MEMORY[25][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[25][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[25][25]~feeder_combout\);

-- Location: FF_X11_Y5_N27
\MEM_RAM|MEMORY[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[25][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][25]~q\);

-- Location: FF_X11_Y8_N17
\MEM_RAM|MEMORY[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][25]~q\);

-- Location: LCCOMB_X12_Y8_N0
\MEM_RAM|MEMORY[13][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[13][25]~feeder_combout\);

-- Location: FF_X12_Y8_N1
\MEM_RAM|MEMORY[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][25]~q\);

-- Location: FF_X11_Y8_N3
\MEM_RAM|MEMORY[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][25]~q\);

-- Location: LCCOMB_X11_Y8_N2
\mux_2|f[25]~1257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1257_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[13][25]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[9][25]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][25]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[9][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1257_combout\);

-- Location: LCCOMB_X11_Y8_N16
\mux_2|f[25]~1258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1258_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1257_combout\ & ((\MEM_RAM|MEMORY[29][25]~q\))) # (!\mux_2|f[25]~1257_combout\ & (\MEM_RAM|MEMORY[25][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[25][25]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[29][25]~q\,
	datad => \mux_2|f[25]~1257_combout\,
	combout => \mux_2|f[25]~1258_combout\);

-- Location: FF_X30_Y8_N9
\MEM_RAM|MEMORY[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][25]~q\);

-- Location: FF_X30_Y8_N27
\MEM_RAM|MEMORY[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][25]~q\);

-- Location: FF_X29_Y10_N13
\MEM_RAM|MEMORY[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][25]~q\);

-- Location: FF_X29_Y10_N3
\MEM_RAM|MEMORY[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][25]~q\);

-- Location: LCCOMB_X29_Y10_N2
\mux_2|f[25]~1259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1259_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][25]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][25]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][25]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1259_combout\);

-- Location: LCCOMB_X30_Y8_N26
\mux_2|f[25]~1260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1260_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1259_combout\ & ((\MEM_RAM|MEMORY[28][25]~q\))) # (!\mux_2|f[25]~1259_combout\ & (\MEM_RAM|MEMORY[24][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[24][25]~q\,
	datac => \MEM_RAM|MEMORY[28][25]~q\,
	datad => \mux_2|f[25]~1259_combout\,
	combout => \mux_2|f[25]~1260_combout\);

-- Location: LCCOMB_X16_Y8_N14
\mux_2|f[25]~1261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1261_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[25]~1258_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[25]~1260_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[25]~1258_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[25]~1260_combout\,
	combout => \mux_2|f[25]~1261_combout\);

-- Location: LCCOMB_X13_Y12_N4
\MEM_RAM|MEMORY[26][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[26][25]~feeder_combout\);

-- Location: FF_X13_Y12_N5
\MEM_RAM|MEMORY[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][25]~q\);

-- Location: FF_X13_Y8_N5
\MEM_RAM|MEMORY[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][25]~q\);

-- Location: LCCOMB_X13_Y6_N18
\MEM_RAM|MEMORY[14][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[14][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[14][25]~feeder_combout\);

-- Location: FF_X13_Y6_N19
\MEM_RAM|MEMORY[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[14][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][25]~q\);

-- Location: FF_X13_Y8_N11
\MEM_RAM|MEMORY[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][25]~q\);

-- Location: LCCOMB_X13_Y8_N10
\mux_2|f[25]~1255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1255_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[14][25]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[10][25]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[14][25]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[10][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1255_combout\);

-- Location: LCCOMB_X13_Y8_N4
\mux_2|f[25]~1256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1256_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1255_combout\ & ((\MEM_RAM|MEMORY[30][25]~q\))) # (!\mux_2|f[25]~1255_combout\ & (\MEM_RAM|MEMORY[26][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][25]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[30][25]~q\,
	datad => \mux_2|f[25]~1255_combout\,
	combout => \mux_2|f[25]~1256_combout\);

-- Location: FF_X18_Y16_N17
\MEM_RAM|MEMORY[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][25]~q\);

-- Location: FF_X13_Y16_N7
\MEM_RAM|MEMORY[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][25]~q\);

-- Location: FF_X13_Y13_N29
\MEM_RAM|MEMORY[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][25]~q\);

-- Location: FF_X13_Y16_N29
\MEM_RAM|MEMORY[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][25]~q\);

-- Location: LCCOMB_X13_Y16_N28
\mux_2|f[25]~1262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1262_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[15][25]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[11][25]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][25]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[11][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1262_combout\);

-- Location: LCCOMB_X13_Y16_N6
\mux_2|f[25]~1263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1263_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1262_combout\ & ((\MEM_RAM|MEMORY[31][25]~q\))) # (!\mux_2|f[25]~1262_combout\ & (\MEM_RAM|MEMORY[27][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][25]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[31][25]~q\,
	datad => \mux_2|f[25]~1262_combout\,
	combout => \mux_2|f[25]~1263_combout\);

-- Location: LCCOMB_X16_Y8_N28
\mux_2|f[25]~1264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1264_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[25]~1261_combout\ & ((\mux_2|f[25]~1263_combout\))) # (!\mux_2|f[25]~1261_combout\ & (\mux_2|f[25]~1256_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[25]~1261_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[25]~1261_combout\,
	datac => \mux_2|f[25]~1256_combout\,
	datad => \mux_2|f[25]~1263_combout\,
	combout => \mux_2|f[25]~1264_combout\);

-- Location: FF_X29_Y11_N5
\MEM_RAM|MEMORY[53][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][25]~q\);

-- Location: FF_X28_Y9_N19
\MEM_RAM|MEMORY[39][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][25]~q\);

-- Location: FF_X28_Y8_N21
\MEM_RAM|MEMORY[37][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][25]~q\);

-- Location: LCCOMB_X28_Y8_N20
\mux_2|f[25]~1272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1272_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][25]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][25]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][25]~q\,
	datac => \MEM_RAM|MEMORY[37][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1272_combout\);

-- Location: FF_X28_Y8_N27
\MEM_RAM|MEMORY[55][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][25]~q\);

-- Location: LCCOMB_X28_Y8_N26
\mux_2|f[25]~1273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1273_combout\ = (\mux_2|f[25]~1272_combout\ & (((\MEM_RAM|MEMORY[55][25]~q\) # (!\ALU_1|Mux59~3_combout\)))) # (!\mux_2|f[25]~1272_combout\ & (\MEM_RAM|MEMORY[53][25]~q\ & ((\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][25]~q\,
	datab => \mux_2|f[25]~1272_combout\,
	datac => \MEM_RAM|MEMORY[55][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1273_combout\);

-- Location: LCCOMB_X25_Y6_N8
\MEM_RAM|MEMORY[48][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[48][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[48][25]~feeder_combout\);

-- Location: FF_X25_Y6_N9
\MEM_RAM|MEMORY[48][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[48][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][25]~q\);

-- Location: FF_X24_Y9_N17
\MEM_RAM|MEMORY[50][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][25]~q\);

-- Location: LCCOMB_X27_Y9_N10
\MEM_RAM|MEMORY[34][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[34][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[34][25]~feeder_combout\);

-- Location: FF_X27_Y9_N11
\MEM_RAM|MEMORY[34][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[34][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][25]~q\);

-- Location: FF_X24_Y9_N11
\MEM_RAM|MEMORY[32][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][25]~q\);

-- Location: LCCOMB_X24_Y9_N10
\mux_2|f[25]~1269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1269_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][25]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][25]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][25]~q\,
	datac => \MEM_RAM|MEMORY[32][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1269_combout\);

-- Location: LCCOMB_X24_Y9_N16
\mux_2|f[25]~1270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1270_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1269_combout\ & ((\MEM_RAM|MEMORY[50][25]~q\))) # (!\mux_2|f[25]~1269_combout\ & (\MEM_RAM|MEMORY[48][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][25]~q\,
	datac => \MEM_RAM|MEMORY[50][25]~q\,
	datad => \mux_2|f[25]~1269_combout\,
	combout => \mux_2|f[25]~1270_combout\);

-- Location: LCCOMB_X25_Y15_N0
\MEM_RAM|MEMORY[52][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[52][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[52][25]~feeder_combout\);

-- Location: FF_X25_Y15_N1
\MEM_RAM|MEMORY[52][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[52][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][25]~q\);

-- Location: FF_X23_Y16_N23
\MEM_RAM|MEMORY[54][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][25]~q\);

-- Location: LCCOMB_X24_Y16_N18
\MEM_RAM|MEMORY[38][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[38][25]~feeder_combout\);

-- Location: FF_X24_Y16_N19
\MEM_RAM|MEMORY[38][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][25]~q\);

-- Location: FF_X23_Y16_N21
\MEM_RAM|MEMORY[36][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][25]~q\);

-- Location: LCCOMB_X23_Y16_N20
\mux_2|f[25]~1267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1267_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][25]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][25]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][25]~q\,
	datac => \MEM_RAM|MEMORY[36][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1267_combout\);

-- Location: LCCOMB_X23_Y16_N22
\mux_2|f[25]~1268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1268_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1267_combout\ & ((\MEM_RAM|MEMORY[54][25]~q\))) # (!\mux_2|f[25]~1267_combout\ & (\MEM_RAM|MEMORY[52][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[52][25]~q\,
	datac => \MEM_RAM|MEMORY[54][25]~q\,
	datad => \mux_2|f[25]~1267_combout\,
	combout => \mux_2|f[25]~1268_combout\);

-- Location: LCCOMB_X16_Y8_N22
\mux_2|f[25]~1271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1271_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\) # ((\mux_2|f[25]~1268_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[25]~1270_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[25]~1270_combout\,
	datad => \mux_2|f[25]~1268_combout\,
	combout => \mux_2|f[25]~1271_combout\);

-- Location: FF_X27_Y15_N19
\MEM_RAM|MEMORY[49][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][25]~q\);

-- Location: FF_X27_Y15_N5
\MEM_RAM|MEMORY[51][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][25]~q\);

-- Location: FF_X20_Y15_N13
\MEM_RAM|MEMORY[35][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][25]~q\);

-- Location: FF_X19_Y15_N21
\MEM_RAM|MEMORY[33][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][25]~q\);

-- Location: LCCOMB_X19_Y15_N20
\mux_2|f[25]~1265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1265_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][25]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][25]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][25]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[33][25]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1265_combout\);

-- Location: LCCOMB_X27_Y15_N4
\mux_2|f[25]~1266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1266_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1265_combout\ & ((\MEM_RAM|MEMORY[51][25]~q\))) # (!\mux_2|f[25]~1265_combout\ & (\MEM_RAM|MEMORY[49][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[49][25]~q\,
	datac => \MEM_RAM|MEMORY[51][25]~q\,
	datad => \mux_2|f[25]~1265_combout\,
	combout => \mux_2|f[25]~1266_combout\);

-- Location: LCCOMB_X16_Y8_N8
\mux_2|f[25]~1274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1274_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[25]~1271_combout\ & (\mux_2|f[25]~1273_combout\)) # (!\mux_2|f[25]~1271_combout\ & ((\mux_2|f[25]~1266_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[25]~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[25]~1273_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[25]~1271_combout\,
	datad => \mux_2|f[25]~1266_combout\,
	combout => \mux_2|f[25]~1274_combout\);

-- Location: LCCOMB_X28_Y14_N22
\MEM_RAM|MEMORY[22][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[22][25]~feeder_combout\);

-- Location: FF_X28_Y14_N23
\MEM_RAM|MEMORY[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][25]~q\);

-- Location: FF_X17_Y14_N7
\MEM_RAM|MEMORY[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][25]~q\);

-- Location: FF_X20_Y17_N27
\MEM_RAM|MEMORY[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][25]~q\);

-- Location: FF_X17_Y14_N17
\MEM_RAM|MEMORY[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][25]~q\);

-- Location: LCCOMB_X17_Y14_N16
\mux_2|f[25]~1282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1282_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[7][25]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[6][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[7][25]~q\,
	datac => \MEM_RAM|MEMORY[6][25]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[25]~1282_combout\);

-- Location: LCCOMB_X17_Y14_N6
\mux_2|f[25]~1283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1283_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1282_combout\ & ((\MEM_RAM|MEMORY[23][25]~q\))) # (!\mux_2|f[25]~1282_combout\ & (\MEM_RAM|MEMORY[22][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[22][25]~q\,
	datac => \MEM_RAM|MEMORY[23][25]~q\,
	datad => \mux_2|f[25]~1282_combout\,
	combout => \mux_2|f[25]~1283_combout\);

-- Location: LCCOMB_X19_Y14_N4
\MEM_RAM|MEMORY[18][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[18][25]~feeder_combout\);

-- Location: FF_X19_Y14_N5
\MEM_RAM|MEMORY[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][25]~q\);

-- Location: FF_X18_Y14_N5
\MEM_RAM|MEMORY[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][25]~q\);

-- Location: FF_X18_Y16_N23
\MEM_RAM|MEMORY[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][25]~q\);

-- Location: FF_X18_Y14_N11
\MEM_RAM|MEMORY[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][25]~q\);

-- Location: LCCOMB_X18_Y14_N10
\mux_2|f[25]~1275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1275_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[3][25]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[2][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[3][25]~q\,
	datac => \MEM_RAM|MEMORY[2][25]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[25]~1275_combout\);

-- Location: LCCOMB_X18_Y14_N4
\mux_2|f[25]~1276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1276_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1275_combout\ & ((\MEM_RAM|MEMORY[19][25]~q\))) # (!\mux_2|f[25]~1275_combout\ & (\MEM_RAM|MEMORY[18][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[18][25]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[19][25]~q\,
	datad => \mux_2|f[25]~1275_combout\,
	combout => \mux_2|f[25]~1276_combout\);

-- Location: FF_X9_Y9_N15
\MEM_RAM|MEMORY[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][25]~q\);

-- Location: FF_X17_Y13_N31
\MEM_RAM|MEMORY[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][25]~q\);

-- Location: FF_X9_Y9_N21
\MEM_RAM|MEMORY[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][25]~q\);

-- Location: FF_X17_Y13_N29
\MEM_RAM|MEMORY[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][25]~q\);

-- Location: LCCOMB_X17_Y13_N28
\mux_2|f[25]~1279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1279_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[1][25]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[0][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[1][25]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[0][25]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[25]~1279_combout\);

-- Location: LCCOMB_X17_Y13_N30
\mux_2|f[25]~1280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1280_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1279_combout\ & ((\MEM_RAM|MEMORY[17][25]~q\))) # (!\mux_2|f[25]~1279_combout\ & (\MEM_RAM|MEMORY[16][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[16][25]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[17][25]~q\,
	datad => \mux_2|f[25]~1279_combout\,
	combout => \mux_2|f[25]~1280_combout\);

-- Location: LCCOMB_X28_Y12_N24
\MEM_RAM|MEMORY[20][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[20][25]~feeder_combout\);

-- Location: FF_X28_Y12_N25
\MEM_RAM|MEMORY[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][25]~q\);

-- Location: FF_X17_Y12_N27
\MEM_RAM|MEMORY[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][25]~q\);

-- Location: LCCOMB_X11_Y11_N18
\MEM_RAM|MEMORY[5][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[5][25]~feeder_combout\);

-- Location: FF_X11_Y11_N19
\MEM_RAM|MEMORY[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][25]~q\);

-- Location: FF_X17_Y12_N17
\MEM_RAM|MEMORY[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][25]~q\);

-- Location: LCCOMB_X17_Y12_N16
\mux_2|f[25]~1277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1277_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[5][25]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[5][25]~q\,
	datac => \MEM_RAM|MEMORY[4][25]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[25]~1277_combout\);

-- Location: LCCOMB_X17_Y12_N26
\mux_2|f[25]~1278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1278_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1277_combout\ & ((\MEM_RAM|MEMORY[21][25]~q\))) # (!\mux_2|f[25]~1277_combout\ & (\MEM_RAM|MEMORY[20][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[20][25]~q\,
	datac => \MEM_RAM|MEMORY[21][25]~q\,
	datad => \mux_2|f[25]~1277_combout\,
	combout => \mux_2|f[25]~1278_combout\);

-- Location: LCCOMB_X16_Y8_N2
\mux_2|f[25]~1281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1281_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[25]~1278_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[25]~1280_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[25]~1280_combout\,
	datad => \mux_2|f[25]~1278_combout\,
	combout => \mux_2|f[25]~1281_combout\);

-- Location: LCCOMB_X16_Y8_N20
\mux_2|f[25]~1284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1284_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[25]~1281_combout\ & (\mux_2|f[25]~1283_combout\)) # (!\mux_2|f[25]~1281_combout\ & ((\mux_2|f[25]~1276_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[25]~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[25]~1283_combout\,
	datac => \mux_2|f[25]~1276_combout\,
	datad => \mux_2|f[25]~1281_combout\,
	combout => \mux_2|f[25]~1284_combout\);

-- Location: LCCOMB_X16_Y8_N26
\mux_2|f[25]~1285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1285_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[25]~1274_combout\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((!\ALU_1|Mux60~3_combout\ & \mux_2|f[25]~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \mux_2|f[25]~1274_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \mux_2|f[25]~1284_combout\,
	combout => \mux_2|f[25]~1285_combout\);

-- Location: FF_X14_Y6_N27
\MEM_RAM|MEMORY[63][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux38~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][25]~q\);

-- Location: FF_X12_Y6_N7
\MEM_RAM|MEMORY[47][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][25]~q\);

-- Location: LCCOMB_X11_Y15_N16
\MEM_RAM|MEMORY[62][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[62][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[62][25]~feeder_combout\);

-- Location: FF_X11_Y15_N17
\MEM_RAM|MEMORY[62][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[62][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][25]~q\);

-- Location: FF_X14_Y6_N21
\MEM_RAM|MEMORY[46][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][25]~q\);

-- Location: LCCOMB_X12_Y6_N16
\mux_2|f[25]~1293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1293_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[62][25]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[46][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[62][25]~q\,
	datab => \MEM_RAM|MEMORY[46][25]~q\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[25]~1293_combout\);

-- Location: LCCOMB_X12_Y6_N6
\mux_2|f[25]~1294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1294_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[25]~1293_combout\ & (\MEM_RAM|MEMORY[63][25]~q\)) # (!\mux_2|f[25]~1293_combout\ & ((\MEM_RAM|MEMORY[47][25]~q\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[25]~1293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][25]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[47][25]~q\,
	datad => \mux_2|f[25]~1293_combout\,
	combout => \mux_2|f[25]~1294_combout\);

-- Location: FF_X20_Y12_N21
\MEM_RAM|MEMORY[45][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][25]~q\);

-- Location: FF_X24_Y8_N21
\MEM_RAM|MEMORY[61][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][25]~q\);

-- Location: FF_X23_Y11_N15
\MEM_RAM|MEMORY[60][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][25]~q\);

-- Location: FF_X24_Y8_N19
\MEM_RAM|MEMORY[44][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][25]~q\);

-- Location: LCCOMB_X24_Y8_N18
\mux_2|f[25]~1288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1288_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[60][25]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[44][25]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[60][25]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[44][25]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[25]~1288_combout\);

-- Location: LCCOMB_X24_Y8_N20
\mux_2|f[25]~1289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1289_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[25]~1288_combout\ & ((\MEM_RAM|MEMORY[61][25]~q\))) # (!\mux_2|f[25]~1288_combout\ & (\MEM_RAM|MEMORY[45][25]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[25]~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \MEM_RAM|MEMORY[45][25]~q\,
	datac => \MEM_RAM|MEMORY[61][25]~q\,
	datad => \mux_2|f[25]~1288_combout\,
	combout => \mux_2|f[25]~1289_combout\);

-- Location: FF_X13_Y13_N15
\MEM_RAM|MEMORY[41][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][25]~q\);

-- Location: FF_X17_Y15_N27
\MEM_RAM|MEMORY[57][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][25]~q\);

-- Location: FF_X27_Y14_N31
\MEM_RAM|MEMORY[56][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][25]~q\);

-- Location: FF_X17_Y15_N1
\MEM_RAM|MEMORY[40][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][25]~q\);

-- Location: LCCOMB_X17_Y15_N0
\mux_2|f[25]~1290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1290_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[56][25]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[40][25]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][25]~q\,
	datac => \MEM_RAM|MEMORY[40][25]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[25]~1290_combout\);

-- Location: LCCOMB_X17_Y15_N26
\mux_2|f[25]~1291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1291_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[25]~1290_combout\ & ((\MEM_RAM|MEMORY[57][25]~q\))) # (!\mux_2|f[25]~1290_combout\ & (\MEM_RAM|MEMORY[41][25]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[25]~1290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][25]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[57][25]~q\,
	datad => \mux_2|f[25]~1290_combout\,
	combout => \mux_2|f[25]~1291_combout\);

-- Location: LCCOMB_X16_Y8_N4
\mux_2|f[25]~1292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1292_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[25]~1289_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[25]~1291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[25]~1289_combout\,
	datad => \mux_2|f[25]~1291_combout\,
	combout => \mux_2|f[25]~1292_combout\);

-- Location: LCCOMB_X16_Y18_N26
\MEM_RAM|MEMORY[58][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][25]~feeder_combout\ = \BANCO_REG|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux38~4_combout\,
	combout => \MEM_RAM|MEMORY[58][25]~feeder_combout\);

-- Location: FF_X16_Y18_N27
\MEM_RAM|MEMORY[58][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][25]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][25]~q\);

-- Location: FF_X20_Y14_N21
\MEM_RAM|MEMORY[59][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][25]~q\);

-- Location: FF_X16_Y11_N3
\MEM_RAM|MEMORY[43][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][25]~q\);

-- Location: FF_X16_Y11_N17
\MEM_RAM|MEMORY[42][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux38~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][25]~q\);

-- Location: LCCOMB_X16_Y11_N16
\mux_2|f[25]~1286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1286_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[43][25]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[42][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[43][25]~q\,
	datac => \MEM_RAM|MEMORY[42][25]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[25]~1286_combout\);

-- Location: LCCOMB_X20_Y14_N20
\mux_2|f[25]~1287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1287_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[25]~1286_combout\ & ((\MEM_RAM|MEMORY[59][25]~q\))) # (!\mux_2|f[25]~1286_combout\ & (\MEM_RAM|MEMORY[58][25]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[25]~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[58][25]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[59][25]~q\,
	datad => \mux_2|f[25]~1286_combout\,
	combout => \mux_2|f[25]~1287_combout\);

-- Location: LCCOMB_X16_Y8_N6
\mux_2|f[25]~1295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1295_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[25]~1292_combout\ & (\mux_2|f[25]~1294_combout\)) # (!\mux_2|f[25]~1292_combout\ & ((\mux_2|f[25]~1287_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[25]~1292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[25]~1294_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[25]~1292_combout\,
	datad => \mux_2|f[25]~1287_combout\,
	combout => \mux_2|f[25]~1295_combout\);

-- Location: LCCOMB_X16_Y8_N0
\mux_2|f[25]~1296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1296_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[25]~1285_combout\ & ((\mux_2|f[25]~1295_combout\))) # (!\mux_2|f[25]~1285_combout\ & (\mux_2|f[25]~1264_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[25]~1285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \mux_2|f[25]~1264_combout\,
	datac => \mux_2|f[25]~1285_combout\,
	datad => \mux_2|f[25]~1295_combout\,
	combout => \mux_2|f[25]~1296_combout\);

-- Location: LCCOMB_X16_Y8_N10
\mux_2|f[25]~1297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1297_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\) # ((!\ALU_1|temp~25_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[25]~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \ALU_1|temp~25_combout\,
	datad => \mux_2|f[25]~1296_combout\,
	combout => \mux_2|f[25]~1297_combout\);

-- Location: LCCOMB_X16_Y8_N16
\mux_2|f[25]~1298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1298_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[25]~1297_combout\ & ((\ALU_1|Add0~50_combout\))) # (!\mux_2|f[25]~1297_combout\ & (\ALU_1|Mux6~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[25]~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux6~0_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \ALU_1|Add0~50_combout\,
	datad => \mux_2|f[25]~1297_combout\,
	combout => \mux_2|f[25]~1298_combout\);

-- Location: LCCOMB_X16_Y8_N30
\mux_JAL|f[25]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[25]~7_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[25]~50_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[25]~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \somaConst|output[25]~50_combout\,
	datad => \mux_2|f[25]~1298_combout\,
	combout => \mux_JAL|f[25]~7_combout\);

-- Location: FF_X16_Y8_N31
\BANCO_REG|MEMORY[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[25]~7_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][25]~q\);

-- Location: LCCOMB_X16_Y8_N18
\mux_3|f[25]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[25]~69_combout\ = (!\PC|q\(1) & (\BANCO_REG|MEMORY[2][25]~q\ & (\PC|q\(2) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \BANCO_REG|MEMORY[2][25]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_3|f[25]~69_combout\);

-- Location: LCCOMB_X19_Y9_N20
\ALU_1|Add0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~52_combout\ = ((\mux_3|f[26]~68_combout\ $ (\BANCO_REG|Mux5~1_combout\ $ (!\ALU_1|Add0~51\)))) # (GND)
-- \ALU_1|Add0~53\ = CARRY((\mux_3|f[26]~68_combout\ & ((\BANCO_REG|Mux5~1_combout\) # (!\ALU_1|Add0~51\))) # (!\mux_3|f[26]~68_combout\ & (\BANCO_REG|Mux5~1_combout\ & !\ALU_1|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[26]~68_combout\,
	datab => \BANCO_REG|Mux5~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~51\,
	combout => \ALU_1|Add0~52_combout\,
	cout => \ALU_1|Add0~53\);

-- Location: LCCOMB_X15_Y6_N14
\ALU_1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux5~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~52_combout\,
	combout => \ALU_1|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y9_N4
\BANCO_REG|Mux37~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux37~4_combout\ = (\BANCO_REG|MEMORY[2][26]~q\ & ((\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1))) # (!\PC|q\(0) & (!\PC|q\(2) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \BANCO_REG|MEMORY[2][26]~q\,
	combout => \BANCO_REG|Mux37~4_combout\);

-- Location: FF_X25_Y6_N3
\MEM_RAM|MEMORY[48][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][26]~q\);

-- Location: FF_X24_Y10_N31
\MEM_RAM|MEMORY[52][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][26]~q\);

-- Location: LCCOMB_X28_Y12_N10
\MEM_RAM|MEMORY[20][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][26]~feeder_combout\ = \BANCO_REG|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux37~4_combout\,
	combout => \MEM_RAM|MEMORY[20][26]~feeder_combout\);

-- Location: FF_X28_Y12_N11
\MEM_RAM|MEMORY[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][26]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][26]~q\);

-- Location: FF_X24_Y10_N29
\MEM_RAM|MEMORY[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][26]~q\);

-- Location: LCCOMB_X24_Y10_N28
\mux_2|f[26]~1303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1303_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[20][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[16][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][26]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[16][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1303_combout\);

-- Location: LCCOMB_X24_Y10_N30
\mux_2|f[26]~1304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1304_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1303_combout\ & ((\MEM_RAM|MEMORY[52][26]~q\))) # (!\mux_2|f[26]~1303_combout\ & (\MEM_RAM|MEMORY[48][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[48][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[52][26]~q\,
	datad => \mux_2|f[26]~1303_combout\,
	combout => \mux_2|f[26]~1304_combout\);

-- Location: LCCOMB_X30_Y9_N6
\MEM_RAM|MEMORY[53][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[53][26]~feeder_combout\ = \BANCO_REG|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux37~4_combout\,
	combout => \MEM_RAM|MEMORY[53][26]~feeder_combout\);

-- Location: FF_X30_Y9_N7
\MEM_RAM|MEMORY[53][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[53][26]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][26]~q\);

-- Location: LCCOMB_X30_Y9_N24
\MEM_RAM|MEMORY[49][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][26]~feeder_combout\ = \BANCO_REG|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux37~4_combout\,
	combout => \MEM_RAM|MEMORY[49][26]~feeder_combout\);

-- Location: FF_X30_Y9_N25
\MEM_RAM|MEMORY[49][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][26]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][26]~q\);

-- Location: FF_X25_Y9_N23
\MEM_RAM|MEMORY[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][26]~q\);

-- Location: LCCOMB_X25_Y7_N30
\MEM_RAM|MEMORY[21][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][26]~feeder_combout\ = \BANCO_REG|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux37~4_combout\,
	combout => \MEM_RAM|MEMORY[21][26]~feeder_combout\);

-- Location: FF_X25_Y7_N31
\MEM_RAM|MEMORY[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][26]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][26]~q\);

-- Location: LCCOMB_X25_Y9_N22
\mux_2|f[26]~1301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1301_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[21][26]~q\))) # (!\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[17][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[17][26]~q\,
	datad => \MEM_RAM|MEMORY[21][26]~q\,
	combout => \mux_2|f[26]~1301_combout\);

-- Location: LCCOMB_X29_Y9_N0
\mux_2|f[26]~1302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1302_combout\ = (\mux_2|f[26]~1301_combout\ & ((\MEM_RAM|MEMORY[53][26]~q\) # ((!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[26]~1301_combout\ & (((\MEM_RAM|MEMORY[49][26]~q\ & \ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][26]~q\,
	datab => \MEM_RAM|MEMORY[49][26]~q\,
	datac => \mux_2|f[26]~1301_combout\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1302_combout\);

-- Location: LCCOMB_X20_Y9_N30
\mux_2|f[26]~1305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1305_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux62~3_combout\) # (\mux_2|f[26]~1302_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[26]~1304_combout\ & (!\ALU_1|Mux62~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[26]~1304_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[26]~1302_combout\,
	combout => \mux_2|f[26]~1305_combout\);

-- Location: FF_X24_Y17_N25
\MEM_RAM|MEMORY[50][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][26]~q\);

-- Location: FF_X24_Y17_N27
\MEM_RAM|MEMORY[54][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][26]~q\);

-- Location: FF_X28_Y14_N21
\MEM_RAM|MEMORY[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][26]~q\);

-- Location: FF_X25_Y14_N27
\MEM_RAM|MEMORY[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][26]~q\);

-- Location: LCCOMB_X25_Y14_N26
\mux_2|f[26]~1299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1299_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[22][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[18][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[22][26]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[18][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1299_combout\);

-- Location: LCCOMB_X24_Y17_N26
\mux_2|f[26]~1300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1300_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1299_combout\ & ((\MEM_RAM|MEMORY[54][26]~q\))) # (!\mux_2|f[26]~1299_combout\ & (\MEM_RAM|MEMORY[50][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[50][26]~q\,
	datac => \MEM_RAM|MEMORY[54][26]~q\,
	datad => \mux_2|f[26]~1299_combout\,
	combout => \mux_2|f[26]~1300_combout\);

-- Location: FF_X23_Y15_N21
\MEM_RAM|MEMORY[51][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][26]~q\);

-- Location: FF_X23_Y15_N19
\MEM_RAM|MEMORY[55][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][26]~q\);

-- Location: FF_X15_Y13_N19
\MEM_RAM|MEMORY[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][26]~q\);

-- Location: FF_X18_Y14_N27
\MEM_RAM|MEMORY[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][26]~q\);

-- Location: LCCOMB_X18_Y14_N26
\mux_2|f[26]~1306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1306_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[23][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[19][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[23][26]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[19][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1306_combout\);

-- Location: LCCOMB_X23_Y15_N18
\mux_2|f[26]~1307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1307_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1306_combout\ & ((\MEM_RAM|MEMORY[55][26]~q\))) # (!\mux_2|f[26]~1306_combout\ & (\MEM_RAM|MEMORY[51][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][26]~q\,
	datad => \mux_2|f[26]~1306_combout\,
	combout => \mux_2|f[26]~1307_combout\);

-- Location: LCCOMB_X20_Y9_N12
\mux_2|f[26]~1308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1308_combout\ = (\mux_2|f[26]~1305_combout\ & (((\mux_2|f[26]~1307_combout\) # (!\ALU_1|Mux62~3_combout\)))) # (!\mux_2|f[26]~1305_combout\ & (\mux_2|f[26]~1300_combout\ & (\ALU_1|Mux62~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[26]~1305_combout\,
	datab => \mux_2|f[26]~1300_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[26]~1307_combout\,
	combout => \mux_2|f[26]~1308_combout\);

-- Location: FF_X25_Y8_N3
\MEM_RAM|MEMORY[63][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][26]~q\);

-- Location: FF_X25_Y8_N1
\MEM_RAM|MEMORY[61][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][26]~q\);

-- Location: FF_X25_Y11_N1
\MEM_RAM|MEMORY[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][26]~q\);

-- Location: FF_X25_Y11_N23
\MEM_RAM|MEMORY[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][26]~q\);

-- Location: LCCOMB_X25_Y11_N22
\mux_2|f[26]~1337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1337_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[31][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[29][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[31][26]~q\,
	datac => \MEM_RAM|MEMORY[29][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1337_combout\);

-- Location: LCCOMB_X25_Y8_N0
\mux_2|f[26]~1338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1338_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1337_combout\ & (\MEM_RAM|MEMORY[63][26]~q\)) # (!\mux_2|f[26]~1337_combout\ & ((\MEM_RAM|MEMORY[61][26]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[63][26]~q\,
	datac => \MEM_RAM|MEMORY[61][26]~q\,
	datad => \mux_2|f[26]~1337_combout\,
	combout => \mux_2|f[26]~1338_combout\);

-- Location: FF_X15_Y14_N5
\MEM_RAM|MEMORY[56][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][26]~q\);

-- Location: FF_X13_Y12_N1
\MEM_RAM|MEMORY[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][26]~q\);

-- Location: FF_X23_Y14_N9
\MEM_RAM|MEMORY[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][26]~q\);

-- Location: LCCOMB_X23_Y14_N8
\mux_2|f[26]~1334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1334_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[26][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[24][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][26]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[24][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1334_combout\);

-- Location: FF_X23_Y14_N31
\MEM_RAM|MEMORY[58][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][26]~q\);

-- Location: LCCOMB_X23_Y14_N30
\mux_2|f[26]~1335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1335_combout\ = (\mux_2|f[26]~1334_combout\ & (((\MEM_RAM|MEMORY[58][26]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[26]~1334_combout\ & (\MEM_RAM|MEMORY[56][26]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][26]~q\,
	datab => \mux_2|f[26]~1334_combout\,
	datac => \MEM_RAM|MEMORY[58][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1335_combout\);

-- Location: FF_X27_Y8_N29
\MEM_RAM|MEMORY[57][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][26]~q\);

-- Location: FF_X27_Y8_N7
\MEM_RAM|MEMORY[59][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][26]~q\);

-- Location: LCCOMB_X19_Y14_N26
\MEM_RAM|MEMORY[27][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][26]~feeder_combout\ = \BANCO_REG|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux37~4_combout\,
	combout => \MEM_RAM|MEMORY[27][26]~feeder_combout\);

-- Location: FF_X19_Y14_N27
\MEM_RAM|MEMORY[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][26]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][26]~q\);

-- Location: FF_X23_Y13_N31
\MEM_RAM|MEMORY[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][26]~q\);

-- Location: LCCOMB_X23_Y13_N30
\mux_2|f[26]~1332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1332_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[27][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[25][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][26]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[25][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1332_combout\);

-- Location: LCCOMB_X27_Y8_N6
\mux_2|f[26]~1333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1333_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1332_combout\ & ((\MEM_RAM|MEMORY[59][26]~q\))) # (!\mux_2|f[26]~1332_combout\ & (\MEM_RAM|MEMORY[57][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[57][26]~q\,
	datac => \MEM_RAM|MEMORY[59][26]~q\,
	datad => \mux_2|f[26]~1332_combout\,
	combout => \mux_2|f[26]~1333_combout\);

-- Location: LCCOMB_X20_Y9_N4
\mux_2|f[26]~1336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1336_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux61~3_combout\) # (\mux_2|f[26]~1333_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[26]~1335_combout\ & (!\ALU_1|Mux61~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[26]~1335_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \mux_2|f[26]~1333_combout\,
	combout => \mux_2|f[26]~1336_combout\);

-- Location: LCCOMB_X25_Y10_N16
\MEM_RAM|MEMORY[60][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[60][26]~feeder_combout\ = \BANCO_REG|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux37~4_combout\,
	combout => \MEM_RAM|MEMORY[60][26]~feeder_combout\);

-- Location: FF_X25_Y10_N17
\MEM_RAM|MEMORY[60][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[60][26]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][26]~q\);

-- Location: FF_X25_Y14_N25
\MEM_RAM|MEMORY[62][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][26]~q\);

-- Location: FF_X13_Y12_N11
\MEM_RAM|MEMORY[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][26]~q\);

-- Location: FF_X29_Y14_N25
\MEM_RAM|MEMORY[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][26]~q\);

-- Location: LCCOMB_X29_Y14_N24
\mux_2|f[26]~1330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1330_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[30][26]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[28][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[30][26]~q\,
	datac => \MEM_RAM|MEMORY[28][26]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[26]~1330_combout\);

-- Location: LCCOMB_X25_Y14_N24
\mux_2|f[26]~1331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1331_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1330_combout\ & ((\MEM_RAM|MEMORY[62][26]~q\))) # (!\mux_2|f[26]~1330_combout\ & (\MEM_RAM|MEMORY[60][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[60][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[62][26]~q\,
	datad => \mux_2|f[26]~1330_combout\,
	combout => \mux_2|f[26]~1331_combout\);

-- Location: LCCOMB_X20_Y9_N22
\mux_2|f[26]~1339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1339_combout\ = (\mux_2|f[26]~1336_combout\ & ((\mux_2|f[26]~1338_combout\) # ((!\ALU_1|Mux61~3_combout\)))) # (!\mux_2|f[26]~1336_combout\ & (((\ALU_1|Mux61~3_combout\ & \mux_2|f[26]~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[26]~1338_combout\,
	datab => \mux_2|f[26]~1336_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \mux_2|f[26]~1331_combout\,
	combout => \mux_2|f[26]~1339_combout\);

-- Location: FF_X27_Y7_N7
\MEM_RAM|MEMORY[36][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][26]~q\);

-- Location: FF_X27_Y7_N21
\MEM_RAM|MEMORY[38][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][26]~q\);

-- Location: FF_X24_Y4_N25
\MEM_RAM|MEMORY[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][26]~q\);

-- Location: FF_X24_Y7_N17
\MEM_RAM|MEMORY[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][26]~q\);

-- Location: LCCOMB_X24_Y7_N16
\mux_2|f[26]~1319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1319_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[6][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[4][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[6][26]~q\,
	datac => \MEM_RAM|MEMORY[4][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1319_combout\);

-- Location: LCCOMB_X27_Y7_N20
\mux_2|f[26]~1320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1320_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1319_combout\ & ((\MEM_RAM|MEMORY[38][26]~q\))) # (!\mux_2|f[26]~1319_combout\ & (\MEM_RAM|MEMORY[36][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[36][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[38][26]~q\,
	datad => \mux_2|f[26]~1319_combout\,
	combout => \mux_2|f[26]~1320_combout\);

-- Location: LCCOMB_X16_Y17_N10
\MEM_RAM|MEMORY[7][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][26]~feeder_combout\ = \BANCO_REG|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux37~4_combout\,
	combout => \MEM_RAM|MEMORY[7][26]~feeder_combout\);

-- Location: FF_X16_Y17_N11
\MEM_RAM|MEMORY[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][26]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][26]~q\);

-- Location: FF_X24_Y12_N23
\MEM_RAM|MEMORY[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][26]~q\);

-- Location: LCCOMB_X24_Y12_N22
\mux_2|f[26]~1326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1326_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[7][26]~q\,
	datac => \MEM_RAM|MEMORY[5][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1326_combout\);

-- Location: LCCOMB_X28_Y9_N12
\MEM_RAM|MEMORY[37][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[37][26]~feeder_combout\ = \BANCO_REG|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux37~4_combout\,
	combout => \MEM_RAM|MEMORY[37][26]~feeder_combout\);

-- Location: FF_X28_Y9_N13
\MEM_RAM|MEMORY[37][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[37][26]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][26]~q\);

-- Location: FF_X24_Y12_N9
\MEM_RAM|MEMORY[39][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][26]~q\);

-- Location: LCCOMB_X24_Y12_N8
\mux_2|f[26]~1327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1327_combout\ = (\mux_2|f[26]~1326_combout\ & (((\MEM_RAM|MEMORY[39][26]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[26]~1326_combout\ & (\MEM_RAM|MEMORY[37][26]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[26]~1326_combout\,
	datab => \MEM_RAM|MEMORY[37][26]~q\,
	datac => \MEM_RAM|MEMORY[39][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1327_combout\);

-- Location: FF_X16_Y14_N17
\MEM_RAM|MEMORY[32][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][26]~q\);

-- Location: FF_X18_Y14_N25
\MEM_RAM|MEMORY[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][26]~q\);

-- Location: FF_X22_Y14_N5
\MEM_RAM|MEMORY[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][26]~q\);

-- Location: LCCOMB_X22_Y14_N4
\mux_2|f[26]~1323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1323_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[2][26]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[0][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1323_combout\);

-- Location: FF_X22_Y14_N31
\MEM_RAM|MEMORY[34][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][26]~q\);

-- Location: LCCOMB_X22_Y14_N30
\mux_2|f[26]~1324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1324_combout\ = (\mux_2|f[26]~1323_combout\ & (((\MEM_RAM|MEMORY[34][26]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[26]~1323_combout\ & (\MEM_RAM|MEMORY[32][26]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[32][26]~q\,
	datab => \mux_2|f[26]~1323_combout\,
	datac => \MEM_RAM|MEMORY[34][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1324_combout\);

-- Location: FF_X14_Y15_N11
\MEM_RAM|MEMORY[33][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][26]~q\);

-- Location: FF_X12_Y13_N23
\MEM_RAM|MEMORY[35][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][26]~q\);

-- Location: FF_X16_Y13_N13
\MEM_RAM|MEMORY[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][26]~q\);

-- Location: FF_X12_Y13_N25
\MEM_RAM|MEMORY[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][26]~q\);

-- Location: LCCOMB_X12_Y13_N24
\mux_2|f[26]~1321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1321_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][26]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][26]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[3][26]~q\,
	datac => \MEM_RAM|MEMORY[1][26]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[26]~1321_combout\);

-- Location: LCCOMB_X12_Y13_N22
\mux_2|f[26]~1322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1322_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1321_combout\ & ((\MEM_RAM|MEMORY[35][26]~q\))) # (!\mux_2|f[26]~1321_combout\ & (\MEM_RAM|MEMORY[33][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[33][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[35][26]~q\,
	datad => \mux_2|f[26]~1321_combout\,
	combout => \mux_2|f[26]~1322_combout\);

-- Location: LCCOMB_X20_Y9_N2
\mux_2|f[26]~1325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1325_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[26]~1322_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[26]~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[26]~1324_combout\,
	datad => \mux_2|f[26]~1322_combout\,
	combout => \mux_2|f[26]~1325_combout\);

-- Location: LCCOMB_X20_Y9_N8
\mux_2|f[26]~1328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1328_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[26]~1325_combout\ & ((\mux_2|f[26]~1327_combout\))) # (!\mux_2|f[26]~1325_combout\ & (\mux_2|f[26]~1320_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[26]~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[26]~1320_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[26]~1327_combout\,
	datad => \mux_2|f[26]~1325_combout\,
	combout => \mux_2|f[26]~1328_combout\);

-- Location: FF_X16_Y11_N15
\MEM_RAM|MEMORY[42][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][26]~q\);

-- Location: FF_X17_Y11_N27
\MEM_RAM|MEMORY[43][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][26]~q\);

-- Location: FF_X13_Y15_N25
\MEM_RAM|MEMORY[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][26]~q\);

-- Location: FF_X17_Y11_N21
\MEM_RAM|MEMORY[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][26]~q\);

-- Location: LCCOMB_X17_Y11_N20
\mux_2|f[26]~1309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1309_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[11][26]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[10][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[11][26]~q\,
	datac => \MEM_RAM|MEMORY[10][26]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[26]~1309_combout\);

-- Location: LCCOMB_X17_Y11_N26
\mux_2|f[26]~1310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1310_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1309_combout\ & ((\MEM_RAM|MEMORY[43][26]~q\))) # (!\mux_2|f[26]~1309_combout\ & (\MEM_RAM|MEMORY[42][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[42][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[43][26]~q\,
	datad => \mux_2|f[26]~1309_combout\,
	combout => \mux_2|f[26]~1310_combout\);

-- Location: FF_X14_Y6_N9
\MEM_RAM|MEMORY[46][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][26]~q\);

-- Location: FF_X13_Y6_N11
\MEM_RAM|MEMORY[47][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][26]~q\);

-- Location: FF_X13_Y13_N21
\MEM_RAM|MEMORY[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][26]~q\);

-- Location: FF_X13_Y6_N29
\MEM_RAM|MEMORY[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][26]~q\);

-- Location: LCCOMB_X13_Y6_N28
\mux_2|f[26]~1316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1316_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[15][26]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[14][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[14][26]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[26]~1316_combout\);

-- Location: LCCOMB_X13_Y6_N10
\mux_2|f[26]~1317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1317_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1316_combout\ & ((\MEM_RAM|MEMORY[47][26]~q\))) # (!\mux_2|f[26]~1316_combout\ & (\MEM_RAM|MEMORY[46][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[47][26]~q\,
	datad => \mux_2|f[26]~1316_combout\,
	combout => \mux_2|f[26]~1317_combout\);

-- Location: FF_X24_Y8_N7
\MEM_RAM|MEMORY[44][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][26]~q\);

-- Location: FF_X20_Y12_N5
\MEM_RAM|MEMORY[45][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][26]~q\);

-- Location: FF_X12_Y9_N5
\MEM_RAM|MEMORY[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][26]~q\);

-- Location: FF_X20_Y12_N3
\MEM_RAM|MEMORY[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][26]~q\);

-- Location: LCCOMB_X20_Y12_N2
\mux_2|f[26]~1311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1311_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[13][26]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[12][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[12][26]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[26]~1311_combout\);

-- Location: LCCOMB_X20_Y12_N4
\mux_2|f[26]~1312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1312_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1311_combout\ & ((\MEM_RAM|MEMORY[45][26]~q\))) # (!\mux_2|f[26]~1311_combout\ & (\MEM_RAM|MEMORY[44][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[45][26]~q\,
	datad => \mux_2|f[26]~1311_combout\,
	combout => \mux_2|f[26]~1312_combout\);

-- Location: FF_X28_Y6_N29
\MEM_RAM|MEMORY[40][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][26]~q\);

-- Location: FF_X22_Y7_N19
\MEM_RAM|MEMORY[41][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][26]~q\);

-- Location: FF_X14_Y7_N27
\MEM_RAM|MEMORY[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][26]~q\);

-- Location: FF_X22_Y7_N25
\MEM_RAM|MEMORY[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux37~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][26]~q\);

-- Location: LCCOMB_X22_Y7_N24
\mux_2|f[26]~1313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1313_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[9][26]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[9][26]~q\,
	datac => \MEM_RAM|MEMORY[8][26]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[26]~1313_combout\);

-- Location: LCCOMB_X22_Y7_N18
\mux_2|f[26]~1314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1314_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[26]~1313_combout\ & ((\MEM_RAM|MEMORY[41][26]~q\))) # (!\mux_2|f[26]~1313_combout\ & (\MEM_RAM|MEMORY[40][26]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[26]~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][26]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[41][26]~q\,
	datad => \mux_2|f[26]~1313_combout\,
	combout => \mux_2|f[26]~1314_combout\);

-- Location: LCCOMB_X20_Y9_N6
\mux_2|f[26]~1315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1315_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[26]~1312_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[26]~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[26]~1312_combout\,
	datad => \mux_2|f[26]~1314_combout\,
	combout => \mux_2|f[26]~1315_combout\);

-- Location: LCCOMB_X20_Y9_N28
\mux_2|f[26]~1318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1318_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[26]~1315_combout\ & ((\mux_2|f[26]~1317_combout\))) # (!\mux_2|f[26]~1315_combout\ & (\mux_2|f[26]~1310_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[26]~1315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[26]~1310_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[26]~1317_combout\,
	datad => \mux_2|f[26]~1315_combout\,
	combout => \mux_2|f[26]~1318_combout\);

-- Location: LCCOMB_X20_Y9_N10
\mux_2|f[26]~1329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1329_combout\ = (\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\mux_2|f[26]~1318_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[26]~1328_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[26]~1328_combout\,
	datad => \mux_2|f[26]~1318_combout\,
	combout => \mux_2|f[26]~1329_combout\);

-- Location: LCCOMB_X20_Y9_N24
\mux_2|f[26]~1340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1340_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[26]~1329_combout\ & ((\mux_2|f[26]~1339_combout\))) # (!\mux_2|f[26]~1329_combout\ & (\mux_2|f[26]~1308_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[26]~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[26]~1308_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[26]~1339_combout\,
	datad => \mux_2|f[26]~1329_combout\,
	combout => \mux_2|f[26]~1340_combout\);

-- Location: LCCOMB_X20_Y9_N18
\mux_2|f[26]~1341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1341_combout\ = (\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\) # ((\ALU_1|Mux5~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[26]~1340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Mux5~0_combout\,
	datad => \mux_2|f[26]~1340_combout\,
	combout => \mux_2|f[26]~1341_combout\);

-- Location: LCCOMB_X20_Y9_N20
\mux_2|f[26]~1342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1342_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[26]~1341_combout\ & ((\ALU_1|Add0~52_combout\))) # (!\mux_2|f[26]~1341_combout\ & (!\ALU_1|temp~26_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[26]~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|temp~26_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Add0~52_combout\,
	datad => \mux_2|f[26]~1341_combout\,
	combout => \mux_2|f[26]~1342_combout\);

-- Location: LCCOMB_X20_Y9_N26
\mux_JAL|f[26]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[26]~6_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[26]~52_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[26]~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[26]~52_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \CONTROLER|Equal7~0_combout\,
	datad => \mux_2|f[26]~1342_combout\,
	combout => \mux_JAL|f[26]~6_combout\);

-- Location: FF_X20_Y9_N27
\BANCO_REG|MEMORY[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[26]~6_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][26]~q\);

-- Location: LCCOMB_X20_Y9_N14
\mux_3|f[26]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[26]~68_combout\ = (\PC|q\(0) & (\BANCO_REG|MEMORY[2][26]~q\ & (\PC|q\(2) & !\PC|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \BANCO_REG|MEMORY[2][26]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_3|f[26]~68_combout\);

-- Location: LCCOMB_X19_Y9_N22
\ALU_1|Add0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~54_combout\ = (\BANCO_REG|Mux4~1_combout\ & ((\mux_3|f[27]~67_combout\ & (\ALU_1|Add0~53\ & VCC)) # (!\mux_3|f[27]~67_combout\ & (!\ALU_1|Add0~53\)))) # (!\BANCO_REG|Mux4~1_combout\ & ((\mux_3|f[27]~67_combout\ & (!\ALU_1|Add0~53\)) # 
-- (!\mux_3|f[27]~67_combout\ & ((\ALU_1|Add0~53\) # (GND)))))
-- \ALU_1|Add0~55\ = CARRY((\BANCO_REG|Mux4~1_combout\ & (!\mux_3|f[27]~67_combout\ & !\ALU_1|Add0~53\)) # (!\BANCO_REG|Mux4~1_combout\ & ((!\ALU_1|Add0~53\) # (!\mux_3|f[27]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux4~1_combout\,
	datab => \mux_3|f[27]~67_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~53\,
	combout => \ALU_1|Add0~54_combout\,
	cout => \ALU_1|Add0~55\);

-- Location: LCCOMB_X16_Y5_N12
\ALU_1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux4~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~54_combout\,
	combout => \ALU_1|Mux4~0_combout\);

-- Location: LCCOMB_X16_Y2_N28
\ALU_1|temp~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~27_combout\ = (\BANCO_REG|Mux4~1_combout\) # (\mux_3|f[27]~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|Mux4~1_combout\,
	datad => \mux_3|f[27]~67_combout\,
	combout => \ALU_1|temp~27_combout\);

-- Location: LCCOMB_X24_Y6_N30
\BANCO_REG|Mux36~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux36~4_combout\ = (\BANCO_REG|MEMORY[2][27]~q\ & ((\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1))) # (!\PC|q\(0) & (!\PC|q\(2) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \BANCO_REG|MEMORY[2][27]~q\,
	combout => \BANCO_REG|Mux36~4_combout\);

-- Location: LCCOMB_X23_Y3_N26
\MEM_RAM|MEMORY[63][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[63][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[63][27]~feeder_combout\);

-- Location: FF_X23_Y3_N27
\MEM_RAM|MEMORY[63][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[63][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][27]~q\);

-- Location: FF_X27_Y6_N25
\MEM_RAM|MEMORY[55][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][27]~q\);

-- Location: LCCOMB_X27_Y8_N26
\MEM_RAM|MEMORY[59][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[59][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[59][27]~feeder_combout\);

-- Location: FF_X27_Y8_N27
\MEM_RAM|MEMORY[59][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[59][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][27]~q\);

-- Location: FF_X27_Y10_N15
\MEM_RAM|MEMORY[51][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][27]~q\);

-- Location: LCCOMB_X27_Y10_N14
\mux_2|f[27]~1381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1381_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[59][27]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[51][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[59][27]~q\,
	datac => \MEM_RAM|MEMORY[51][27]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[27]~1381_combout\);

-- Location: LCCOMB_X27_Y6_N24
\mux_2|f[27]~1382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1382_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[27]~1381_combout\ & (\MEM_RAM|MEMORY[63][27]~q\)) # (!\mux_2|f[27]~1381_combout\ & ((\MEM_RAM|MEMORY[55][27]~q\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[27]~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][27]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[55][27]~q\,
	datad => \mux_2|f[27]~1381_combout\,
	combout => \mux_2|f[27]~1382_combout\);

-- Location: LCCOMB_X29_Y11_N10
\MEM_RAM|MEMORY[53][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[53][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[53][27]~feeder_combout\);

-- Location: FF_X29_Y11_N11
\MEM_RAM|MEMORY[53][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[53][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][27]~q\);

-- Location: FF_X29_Y9_N19
\MEM_RAM|MEMORY[61][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][27]~q\);

-- Location: LCCOMB_X27_Y8_N8
\MEM_RAM|MEMORY[57][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[57][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[57][27]~feeder_combout\);

-- Location: FF_X27_Y8_N9
\MEM_RAM|MEMORY[57][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[57][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][27]~q\);

-- Location: FF_X28_Y7_N25
\MEM_RAM|MEMORY[49][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][27]~q\);

-- Location: LCCOMB_X28_Y7_N24
\mux_2|f[27]~1374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1374_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[57][27]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[49][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[57][27]~q\,
	datac => \MEM_RAM|MEMORY[49][27]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[27]~1374_combout\);

-- Location: LCCOMB_X29_Y9_N18
\mux_2|f[27]~1375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1375_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[27]~1374_combout\ & ((\MEM_RAM|MEMORY[61][27]~q\))) # (!\mux_2|f[27]~1374_combout\ & (\MEM_RAM|MEMORY[53][27]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[27]~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[53][27]~q\,
	datac => \MEM_RAM|MEMORY[61][27]~q\,
	datad => \mux_2|f[27]~1374_combout\,
	combout => \mux_2|f[27]~1375_combout\);

-- Location: FF_X28_Y10_N25
\MEM_RAM|MEMORY[52][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][27]~q\);

-- Location: FF_X28_Y10_N7
\MEM_RAM|MEMORY[60][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][27]~q\);

-- Location: LCCOMB_X28_Y6_N22
\MEM_RAM|MEMORY[56][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[56][27]~feeder_combout\);

-- Location: FF_X28_Y6_N23
\MEM_RAM|MEMORY[56][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][27]~q\);

-- Location: FF_X27_Y10_N21
\MEM_RAM|MEMORY[48][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][27]~q\);

-- Location: LCCOMB_X27_Y10_N20
\mux_2|f[27]~1378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1378_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[56][27]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[48][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[56][27]~q\,
	datac => \MEM_RAM|MEMORY[48][27]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[27]~1378_combout\);

-- Location: LCCOMB_X28_Y10_N6
\mux_2|f[27]~1379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1379_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[27]~1378_combout\ & ((\MEM_RAM|MEMORY[60][27]~q\))) # (!\mux_2|f[27]~1378_combout\ & (\MEM_RAM|MEMORY[52][27]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[27]~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][27]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[60][27]~q\,
	datad => \mux_2|f[27]~1378_combout\,
	combout => \mux_2|f[27]~1379_combout\);

-- Location: FF_X16_Y18_N1
\MEM_RAM|MEMORY[58][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][27]~q\);

-- Location: LCCOMB_X25_Y14_N10
\MEM_RAM|MEMORY[62][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[62][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[62][27]~feeder_combout\);

-- Location: FF_X25_Y14_N11
\MEM_RAM|MEMORY[62][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[62][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][27]~q\);

-- Location: FF_X17_Y16_N13
\MEM_RAM|MEMORY[54][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][27]~q\);

-- Location: FF_X17_Y16_N19
\MEM_RAM|MEMORY[50][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][27]~q\);

-- Location: LCCOMB_X17_Y16_N18
\mux_2|f[27]~1376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1376_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[54][27]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[50][27]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[54][27]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[50][27]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[27]~1376_combout\);

-- Location: LCCOMB_X17_Y16_N8
\mux_2|f[27]~1377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1377_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1376_combout\ & ((\MEM_RAM|MEMORY[62][27]~q\))) # (!\mux_2|f[27]~1376_combout\ & (\MEM_RAM|MEMORY[58][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[58][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[62][27]~q\,
	datad => \mux_2|f[27]~1376_combout\,
	combout => \mux_2|f[27]~1377_combout\);

-- Location: LCCOMB_X16_Y6_N24
\mux_2|f[27]~1380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1380_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\) # (\mux_2|f[27]~1377_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[27]~1379_combout\ & (!\ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[27]~1379_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[27]~1377_combout\,
	combout => \mux_2|f[27]~1380_combout\);

-- Location: LCCOMB_X16_Y6_N30
\mux_2|f[27]~1383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1383_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[27]~1380_combout\ & (\mux_2|f[27]~1382_combout\)) # (!\mux_2|f[27]~1380_combout\ & ((\mux_2|f[27]~1375_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[27]~1380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[27]~1382_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[27]~1375_combout\,
	datad => \mux_2|f[27]~1380_combout\,
	combout => \mux_2|f[27]~1383_combout\);

-- Location: FF_X11_Y6_N29
\MEM_RAM|MEMORY[45][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][27]~q\);

-- Location: FF_X12_Y12_N31
\MEM_RAM|MEMORY[47][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][27]~q\);

-- Location: FF_X24_Y5_N27
\MEM_RAM|MEMORY[39][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][27]~q\);

-- Location: FF_X11_Y9_N23
\MEM_RAM|MEMORY[37][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][27]~q\);

-- Location: LCCOMB_X11_Y9_N22
\mux_2|f[27]~1350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1350_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[39][27]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[37][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[39][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[37][27]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[27]~1350_combout\);

-- Location: LCCOMB_X11_Y9_N4
\mux_2|f[27]~1351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1351_combout\ = (\mux_2|f[27]~1350_combout\ & (((\MEM_RAM|MEMORY[47][27]~q\) # (!\ALU_1|Mux60~3_combout\)))) # (!\mux_2|f[27]~1350_combout\ & (\MEM_RAM|MEMORY[45][27]~q\ & ((\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[45][27]~q\,
	datab => \MEM_RAM|MEMORY[47][27]~q\,
	datac => \mux_2|f[27]~1350_combout\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[27]~1351_combout\);

-- Location: LCCOMB_X17_Y15_N24
\MEM_RAM|MEMORY[40][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[40][27]~feeder_combout\);

-- Location: FF_X17_Y15_N25
\MEM_RAM|MEMORY[40][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][27]~q\);

-- Location: FF_X16_Y11_N31
\MEM_RAM|MEMORY[42][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][27]~q\);

-- Location: LCCOMB_X27_Y9_N8
\MEM_RAM|MEMORY[34][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[34][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[34][27]~feeder_combout\);

-- Location: FF_X27_Y9_N9
\MEM_RAM|MEMORY[34][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[34][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][27]~q\);

-- Location: FF_X11_Y9_N13
\MEM_RAM|MEMORY[32][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][27]~q\);

-- Location: LCCOMB_X11_Y9_N12
\mux_2|f[27]~1347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1347_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[34][27]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[32][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[34][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[32][27]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[27]~1347_combout\);

-- Location: LCCOMB_X16_Y11_N30
\mux_2|f[27]~1348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1348_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1347_combout\ & ((\MEM_RAM|MEMORY[42][27]~q\))) # (!\mux_2|f[27]~1347_combout\ & (\MEM_RAM|MEMORY[40][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[40][27]~q\,
	datac => \MEM_RAM|MEMORY[42][27]~q\,
	datad => \mux_2|f[27]~1347_combout\,
	combout => \mux_2|f[27]~1348_combout\);

-- Location: FF_X16_Y11_N25
\MEM_RAM|MEMORY[43][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][27]~q\);

-- Location: LCCOMB_X13_Y13_N26
\MEM_RAM|MEMORY[41][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[41][27]~feeder_combout\);

-- Location: FF_X13_Y13_N27
\MEM_RAM|MEMORY[41][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][27]~q\);

-- Location: FF_X14_Y8_N29
\MEM_RAM|MEMORY[35][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][27]~q\);

-- Location: FF_X14_Y15_N29
\MEM_RAM|MEMORY[33][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][27]~q\);

-- Location: LCCOMB_X14_Y15_N28
\mux_2|f[27]~1345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1345_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[35][27]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[33][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[35][27]~q\,
	datac => \MEM_RAM|MEMORY[33][27]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[27]~1345_combout\);

-- Location: LCCOMB_X15_Y11_N12
\mux_2|f[27]~1346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1346_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1345_combout\ & (\MEM_RAM|MEMORY[43][27]~q\)) # (!\mux_2|f[27]~1345_combout\ & ((\MEM_RAM|MEMORY[41][27]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[43][27]~q\,
	datac => \MEM_RAM|MEMORY[41][27]~q\,
	datad => \mux_2|f[27]~1345_combout\,
	combout => \mux_2|f[27]~1346_combout\);

-- Location: LCCOMB_X16_Y6_N14
\mux_2|f[27]~1349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1349_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[27]~1346_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[27]~1348_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[27]~1348_combout\,
	datad => \mux_2|f[27]~1346_combout\,
	combout => \mux_2|f[27]~1349_combout\);

-- Location: FF_X25_Y16_N29
\MEM_RAM|MEMORY[44][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][27]~q\);

-- Location: FF_X25_Y16_N19
\MEM_RAM|MEMORY[46][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][27]~q\);

-- Location: FF_X25_Y18_N21
\MEM_RAM|MEMORY[38][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][27]~q\);

-- Location: FF_X25_Y18_N15
\MEM_RAM|MEMORY[36][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][27]~q\);

-- Location: LCCOMB_X25_Y18_N14
\mux_2|f[27]~1343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1343_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][27]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][27]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][27]~q\,
	datac => \MEM_RAM|MEMORY[36][27]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[27]~1343_combout\);

-- Location: LCCOMB_X25_Y16_N18
\mux_2|f[27]~1344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1344_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1343_combout\ & ((\MEM_RAM|MEMORY[46][27]~q\))) # (!\mux_2|f[27]~1343_combout\ & (\MEM_RAM|MEMORY[44][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[44][27]~q\,
	datac => \MEM_RAM|MEMORY[46][27]~q\,
	datad => \mux_2|f[27]~1343_combout\,
	combout => \mux_2|f[27]~1344_combout\);

-- Location: LCCOMB_X16_Y6_N4
\mux_2|f[27]~1352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1352_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[27]~1349_combout\ & (\mux_2|f[27]~1351_combout\)) # (!\mux_2|f[27]~1349_combout\ & ((\mux_2|f[27]~1344_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[27]~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[27]~1351_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[27]~1349_combout\,
	datad => \mux_2|f[27]~1344_combout\,
	combout => \mux_2|f[27]~1352_combout\);

-- Location: FF_X12_Y5_N11
\MEM_RAM|MEMORY[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][27]~q\);

-- Location: FF_X11_Y6_N7
\MEM_RAM|MEMORY[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][27]~q\);

-- Location: FF_X11_Y14_N7
\MEM_RAM|MEMORY[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][27]~q\);

-- Location: FF_X12_Y13_N29
\MEM_RAM|MEMORY[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][27]~q\);

-- Location: LCCOMB_X12_Y13_N28
\mux_2|f[27]~1363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1363_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[5][27]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[1][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[5][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[1][27]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[27]~1363_combout\);

-- Location: LCCOMB_X11_Y6_N6
\mux_2|f[27]~1364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1364_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1363_combout\ & ((\MEM_RAM|MEMORY[13][27]~q\))) # (!\mux_2|f[27]~1363_combout\ & (\MEM_RAM|MEMORY[9][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[9][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[13][27]~q\,
	datad => \mux_2|f[27]~1363_combout\,
	combout => \mux_2|f[27]~1364_combout\);

-- Location: LCCOMB_X14_Y14_N22
\MEM_RAM|MEMORY[11][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[11][27]~feeder_combout\);

-- Location: FF_X14_Y14_N23
\MEM_RAM|MEMORY[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][27]~q\);

-- Location: FF_X17_Y17_N15
\MEM_RAM|MEMORY[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][27]~q\);

-- Location: FF_X20_Y17_N25
\MEM_RAM|MEMORY[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][27]~q\);

-- Location: FF_X17_Y17_N1
\MEM_RAM|MEMORY[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][27]~q\);

-- Location: LCCOMB_X17_Y17_N0
\mux_2|f[27]~1370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1370_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][27]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][27]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][27]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[3][27]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[27]~1370_combout\);

-- Location: LCCOMB_X17_Y17_N14
\mux_2|f[27]~1371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1371_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1370_combout\ & ((\MEM_RAM|MEMORY[15][27]~q\))) # (!\mux_2|f[27]~1370_combout\ & (\MEM_RAM|MEMORY[11][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[11][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[15][27]~q\,
	datad => \mux_2|f[27]~1370_combout\,
	combout => \mux_2|f[27]~1371_combout\);

-- Location: LCCOMB_X13_Y8_N14
\MEM_RAM|MEMORY[10][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[10][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[10][27]~feeder_combout\);

-- Location: FF_X13_Y8_N15
\MEM_RAM|MEMORY[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[10][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][27]~q\);

-- Location: FF_X15_Y4_N3
\MEM_RAM|MEMORY[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][27]~q\);

-- Location: LCCOMB_X13_Y4_N2
\MEM_RAM|MEMORY[6][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[6][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[6][27]~feeder_combout\);

-- Location: FF_X13_Y4_N3
\MEM_RAM|MEMORY[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[6][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][27]~q\);

-- Location: FF_X15_Y4_N29
\MEM_RAM|MEMORY[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][27]~q\);

-- Location: LCCOMB_X15_Y4_N28
\mux_2|f[27]~1365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1365_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[6][27]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[2][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[6][27]~q\,
	datac => \MEM_RAM|MEMORY[2][27]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[27]~1365_combout\);

-- Location: LCCOMB_X15_Y4_N2
\mux_2|f[27]~1366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1366_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1365_combout\ & ((\MEM_RAM|MEMORY[14][27]~q\))) # (!\mux_2|f[27]~1365_combout\ & (\MEM_RAM|MEMORY[10][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[10][27]~q\,
	datac => \MEM_RAM|MEMORY[14][27]~q\,
	datad => \mux_2|f[27]~1365_combout\,
	combout => \mux_2|f[27]~1366_combout\);

-- Location: FF_X17_Y3_N19
\MEM_RAM|MEMORY[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][27]~q\);

-- Location: FF_X17_Y3_N5
\MEM_RAM|MEMORY[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][27]~q\);

-- Location: FF_X13_Y10_N13
\MEM_RAM|MEMORY[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][27]~q\);

-- Location: FF_X18_Y10_N7
\MEM_RAM|MEMORY[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][27]~q\);

-- Location: LCCOMB_X18_Y10_N6
\mux_2|f[27]~1367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1367_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[4][27]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[0][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[4][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[0][27]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[27]~1367_combout\);

-- Location: LCCOMB_X17_Y3_N4
\mux_2|f[27]~1368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1368_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1367_combout\ & ((\MEM_RAM|MEMORY[12][27]~q\))) # (!\mux_2|f[27]~1367_combout\ & (\MEM_RAM|MEMORY[8][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[8][27]~q\,
	datac => \MEM_RAM|MEMORY[12][27]~q\,
	datad => \mux_2|f[27]~1367_combout\,
	combout => \mux_2|f[27]~1368_combout\);

-- Location: LCCOMB_X16_Y6_N18
\mux_2|f[27]~1369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1369_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\) # ((\mux_2|f[27]~1366_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[27]~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[27]~1366_combout\,
	datad => \mux_2|f[27]~1368_combout\,
	combout => \mux_2|f[27]~1369_combout\);

-- Location: LCCOMB_X16_Y6_N8
\mux_2|f[27]~1372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1372_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[27]~1369_combout\ & ((\mux_2|f[27]~1371_combout\))) # (!\mux_2|f[27]~1369_combout\ & (\mux_2|f[27]~1364_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[27]~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[27]~1364_combout\,
	datab => \mux_2|f[27]~1371_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[27]~1369_combout\,
	combout => \mux_2|f[27]~1372_combout\);

-- Location: LCCOMB_X13_Y12_N22
\MEM_RAM|MEMORY[30][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[30][27]~feeder_combout\);

-- Location: FF_X13_Y12_N23
\MEM_RAM|MEMORY[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][27]~q\);

-- Location: FF_X15_Y5_N23
\MEM_RAM|MEMORY[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][27]~q\);

-- Location: LCCOMB_X15_Y13_N20
\MEM_RAM|MEMORY[23][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[23][27]~feeder_combout\);

-- Location: FF_X15_Y13_N21
\MEM_RAM|MEMORY[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][27]~q\);

-- Location: FF_X15_Y5_N21
\MEM_RAM|MEMORY[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][27]~q\);

-- Location: LCCOMB_X15_Y5_N20
\mux_2|f[27]~1360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1360_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][27]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[23][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[22][27]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[27]~1360_combout\);

-- Location: LCCOMB_X15_Y5_N22
\mux_2|f[27]~1361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1361_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1360_combout\ & ((\MEM_RAM|MEMORY[31][27]~q\))) # (!\mux_2|f[27]~1360_combout\ & (\MEM_RAM|MEMORY[30][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][27]~q\,
	datac => \MEM_RAM|MEMORY[31][27]~q\,
	datad => \mux_2|f[27]~1360_combout\,
	combout => \mux_2|f[27]~1361_combout\);

-- Location: FF_X13_Y14_N7
\MEM_RAM|MEMORY[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][27]~q\);

-- Location: FF_X19_Y14_N23
\MEM_RAM|MEMORY[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][27]~q\);

-- Location: LCCOMB_X12_Y17_N0
\MEM_RAM|MEMORY[19][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[19][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[19][27]~feeder_combout\);

-- Location: FF_X12_Y17_N1
\MEM_RAM|MEMORY[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[19][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][27]~q\);

-- Location: FF_X19_Y14_N25
\MEM_RAM|MEMORY[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][27]~q\);

-- Location: LCCOMB_X19_Y14_N24
\mux_2|f[27]~1353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1353_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][27]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[19][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[18][27]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[27]~1353_combout\);

-- Location: LCCOMB_X19_Y14_N22
\mux_2|f[27]~1354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1354_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1353_combout\ & ((\MEM_RAM|MEMORY[27][27]~q\))) # (!\mux_2|f[27]~1353_combout\ & (\MEM_RAM|MEMORY[26][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[26][27]~q\,
	datac => \MEM_RAM|MEMORY[27][27]~q\,
	datad => \mux_2|f[27]~1353_combout\,
	combout => \mux_2|f[27]~1354_combout\);

-- Location: LCCOMB_X20_Y5_N16
\MEM_RAM|MEMORY[24][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[24][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[24][27]~feeder_combout\);

-- Location: FF_X20_Y5_N17
\MEM_RAM|MEMORY[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[24][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][27]~q\);

-- Location: FF_X20_Y10_N5
\MEM_RAM|MEMORY[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][27]~q\);

-- Location: FF_X15_Y9_N9
\MEM_RAM|MEMORY[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][27]~q\);

-- Location: FF_X20_Y10_N19
\MEM_RAM|MEMORY[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][27]~q\);

-- Location: LCCOMB_X20_Y10_N18
\mux_2|f[27]~1357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1357_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][27]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[17][27]~q\,
	datac => \MEM_RAM|MEMORY[16][27]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[27]~1357_combout\);

-- Location: LCCOMB_X20_Y10_N4
\mux_2|f[27]~1358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1358_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1357_combout\ & ((\MEM_RAM|MEMORY[25][27]~q\))) # (!\mux_2|f[27]~1357_combout\ & (\MEM_RAM|MEMORY[24][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[24][27]~q\,
	datac => \MEM_RAM|MEMORY[25][27]~q\,
	datad => \mux_2|f[27]~1357_combout\,
	combout => \mux_2|f[27]~1358_combout\);

-- Location: FF_X12_Y10_N9
\MEM_RAM|MEMORY[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][27]~q\);

-- Location: FF_X16_Y12_N9
\MEM_RAM|MEMORY[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][27]~q\);

-- Location: LCCOMB_X16_Y4_N16
\MEM_RAM|MEMORY[21][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][27]~feeder_combout\ = \BANCO_REG|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux36~4_combout\,
	combout => \MEM_RAM|MEMORY[21][27]~feeder_combout\);

-- Location: FF_X16_Y4_N17
\MEM_RAM|MEMORY[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][27]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][27]~q\);

-- Location: FF_X16_Y12_N7
\MEM_RAM|MEMORY[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux36~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][27]~q\);

-- Location: LCCOMB_X16_Y12_N6
\mux_2|f[27]~1355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1355_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][27]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][27]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[27]~1355_combout\);

-- Location: LCCOMB_X16_Y12_N8
\mux_2|f[27]~1356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1356_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[27]~1355_combout\ & ((\MEM_RAM|MEMORY[29][27]~q\))) # (!\mux_2|f[27]~1355_combout\ & (\MEM_RAM|MEMORY[28][27]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[27]~1355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][27]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[29][27]~q\,
	datad => \mux_2|f[27]~1355_combout\,
	combout => \mux_2|f[27]~1356_combout\);

-- Location: LCCOMB_X16_Y6_N2
\mux_2|f[27]~1359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1359_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[27]~1356_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[27]~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[27]~1358_combout\,
	datad => \mux_2|f[27]~1356_combout\,
	combout => \mux_2|f[27]~1359_combout\);

-- Location: LCCOMB_X16_Y6_N16
\mux_2|f[27]~1362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1362_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[27]~1359_combout\ & (\mux_2|f[27]~1361_combout\)) # (!\mux_2|f[27]~1359_combout\ & ((\mux_2|f[27]~1354_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[27]~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[27]~1361_combout\,
	datac => \mux_2|f[27]~1354_combout\,
	datad => \mux_2|f[27]~1359_combout\,
	combout => \mux_2|f[27]~1362_combout\);

-- Location: LCCOMB_X16_Y6_N10
\mux_2|f[27]~1373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1373_combout\ = (\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\) # ((\mux_2|f[27]~1362_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\mux_2|f[27]~1372_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[27]~1372_combout\,
	datad => \mux_2|f[27]~1362_combout\,
	combout => \mux_2|f[27]~1373_combout\);

-- Location: LCCOMB_X16_Y6_N20
\mux_2|f[27]~1384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1384_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[27]~1373_combout\ & (\mux_2|f[27]~1383_combout\)) # (!\mux_2|f[27]~1373_combout\ & ((\mux_2|f[27]~1352_combout\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[27]~1373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[27]~1383_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[27]~1352_combout\,
	datad => \mux_2|f[27]~1373_combout\,
	combout => \mux_2|f[27]~1384_combout\);

-- Location: LCCOMB_X16_Y6_N6
\mux_2|f[27]~1385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1385_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)) # (!\ALU_1|temp~27_combout\))) # (!\CONTROLER|BRANCH~0_combout\ & (((!\mux_2|f[1]~154_combout\ & \mux_2|f[27]~1384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|temp~27_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[27]~1384_combout\,
	combout => \mux_2|f[27]~1385_combout\);

-- Location: LCCOMB_X16_Y6_N12
\mux_2|f[27]~1386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1386_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[27]~1385_combout\ & ((\ALU_1|Add0~54_combout\))) # (!\mux_2|f[27]~1385_combout\ & (\ALU_1|Mux4~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[27]~1385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux4~0_combout\,
	datab => \ALU_1|Add0~54_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[27]~1385_combout\,
	combout => \mux_2|f[27]~1386_combout\);

-- Location: LCCOMB_X16_Y6_N22
\mux_JAL|f[27]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[27]~5_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[27]~54_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[27]~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|Equal7~0_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \somaConst|output[27]~54_combout\,
	datad => \mux_2|f[27]~1386_combout\,
	combout => \mux_JAL|f[27]~5_combout\);

-- Location: FF_X16_Y6_N23
\BANCO_REG|MEMORY[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[27]~5_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][27]~q\);

-- Location: FF_X16_Y6_N1
\BANCO_REG|MEMORY[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[27]~5_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][27]~q\);

-- Location: LCCOMB_X16_Y6_N0
\BANCO_REG|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux4~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][27]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][27]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux4~0_combout\);

-- Location: LCCOMB_X16_Y6_N28
\BANCO_REG|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux4~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux4~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][27]~q\ & !\BANCO_REG|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][27]~q\,
	datab => \separador|INTRUCAO_19_15[0]~0_combout\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \BANCO_REG|Mux4~0_combout\,
	combout => \BANCO_REG|Mux4~1_combout\);

-- Location: LCCOMB_X19_Y9_N24
\ALU_1|Add0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~56_combout\ = ((\mux_3|f[28]~66_combout\ $ (\BANCO_REG|Mux3~1_combout\ $ (!\ALU_1|Add0~55\)))) # (GND)
-- \ALU_1|Add0~57\ = CARRY((\mux_3|f[28]~66_combout\ & ((\BANCO_REG|Mux3~1_combout\) # (!\ALU_1|Add0~55\))) # (!\mux_3|f[28]~66_combout\ & (\BANCO_REG|Mux3~1_combout\ & !\ALU_1|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[28]~66_combout\,
	datab => \BANCO_REG|Mux3~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~55\,
	combout => \ALU_1|Add0~56_combout\,
	cout => \ALU_1|Add0~57\);

-- Location: LCCOMB_X20_Y6_N22
\ALU_1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux3~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~56_combout\,
	combout => \ALU_1|Mux3~0_combout\);

-- Location: LCCOMB_X18_Y5_N24
\BANCO_REG|Mux35~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux35~4_combout\ = (\BANCO_REG|MEMORY[2][28]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][28]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux35~4_combout\);

-- Location: FF_X18_Y5_N25
\MEM_RAM|MEMORY[63][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux35~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][28]~q\);

-- Location: FF_X9_Y6_N25
\MEM_RAM|MEMORY[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][28]~q\);

-- Location: FF_X12_Y6_N21
\MEM_RAM|MEMORY[47][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][28]~q\);

-- Location: FF_X9_Y6_N7
\MEM_RAM|MEMORY[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][28]~q\);

-- Location: LCCOMB_X9_Y6_N6
\mux_2|f[28]~1425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1425_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[47][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[15][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[47][28]~q\,
	datac => \MEM_RAM|MEMORY[15][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1425_combout\);

-- Location: LCCOMB_X9_Y6_N24
\mux_2|f[28]~1426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1426_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1425_combout\ & (\MEM_RAM|MEMORY[63][28]~q\)) # (!\mux_2|f[28]~1425_combout\ & ((\MEM_RAM|MEMORY[31][28]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[63][28]~q\,
	datac => \MEM_RAM|MEMORY[31][28]~q\,
	datad => \mux_2|f[28]~1425_combout\,
	combout => \mux_2|f[28]~1426_combout\);

-- Location: FF_X10_Y6_N7
\MEM_RAM|MEMORY[46][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][28]~q\);

-- Location: FF_X10_Y6_N25
\MEM_RAM|MEMORY[62][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][28]~q\);

-- Location: LCCOMB_X13_Y9_N26
\MEM_RAM|MEMORY[30][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[30][28]~feeder_combout\);

-- Location: FF_X13_Y9_N27
\MEM_RAM|MEMORY[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][28]~q\);

-- Location: FF_X13_Y6_N9
\MEM_RAM|MEMORY[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][28]~q\);

-- Location: LCCOMB_X13_Y6_N8
\mux_2|f[28]~1418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1418_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[30][28]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[14][28]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[30][28]~q\,
	datac => \MEM_RAM|MEMORY[14][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1418_combout\);

-- Location: LCCOMB_X15_Y6_N4
\mux_2|f[28]~1419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1419_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[28]~1418_combout\ & ((\MEM_RAM|MEMORY[62][28]~q\))) # (!\mux_2|f[28]~1418_combout\ & (\MEM_RAM|MEMORY[46][28]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[28]~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][28]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[62][28]~q\,
	datad => \mux_2|f[28]~1418_combout\,
	combout => \mux_2|f[28]~1419_combout\);

-- Location: FF_X16_Y5_N7
\MEM_RAM|MEMORY[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][28]~q\);

-- Location: FF_X15_Y6_N23
\MEM_RAM|MEMORY[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][28]~q\);

-- Location: LCCOMB_X15_Y6_N22
\mux_2|f[28]~1422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1422_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[26][28]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[10][28]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[26][28]~q\,
	datac => \MEM_RAM|MEMORY[10][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1422_combout\);

-- Location: FF_X20_Y18_N27
\MEM_RAM|MEMORY[42][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][28]~q\);

-- Location: FF_X15_Y6_N9
\MEM_RAM|MEMORY[58][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][28]~q\);

-- Location: LCCOMB_X15_Y6_N8
\mux_2|f[28]~1423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1423_combout\ = (\mux_2|f[28]~1422_combout\ & (((\MEM_RAM|MEMORY[58][28]~q\) # (!\ALU_1|Mux58~3_combout\)))) # (!\mux_2|f[28]~1422_combout\ & (\MEM_RAM|MEMORY[42][28]~q\ & ((\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[28]~1422_combout\,
	datab => \MEM_RAM|MEMORY[42][28]~q\,
	datac => \MEM_RAM|MEMORY[58][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1423_combout\);

-- Location: LCCOMB_X15_Y17_N30
\MEM_RAM|MEMORY[27][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[27][28]~feeder_combout\);

-- Location: FF_X15_Y17_N31
\MEM_RAM|MEMORY[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][28]~q\);

-- Location: FF_X15_Y16_N7
\MEM_RAM|MEMORY[59][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][28]~q\);

-- Location: FF_X15_Y15_N3
\MEM_RAM|MEMORY[43][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][28]~q\);

-- Location: FF_X15_Y16_N21
\MEM_RAM|MEMORY[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][28]~q\);

-- Location: LCCOMB_X15_Y16_N20
\mux_2|f[28]~1420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1420_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[43][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[11][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[43][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[11][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1420_combout\);

-- Location: LCCOMB_X15_Y16_N6
\mux_2|f[28]~1421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1421_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1420_combout\ & ((\MEM_RAM|MEMORY[59][28]~q\))) # (!\mux_2|f[28]~1420_combout\ & (\MEM_RAM|MEMORY[27][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[59][28]~q\,
	datad => \mux_2|f[28]~1420_combout\,
	combout => \mux_2|f[28]~1421_combout\);

-- Location: LCCOMB_X15_Y6_N6
\mux_2|f[28]~1424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1424_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[28]~1421_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[28]~1423_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[28]~1423_combout\,
	datad => \mux_2|f[28]~1421_combout\,
	combout => \mux_2|f[28]~1424_combout\);

-- Location: LCCOMB_X15_Y6_N0
\mux_2|f[28]~1427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1427_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[28]~1424_combout\ & (\mux_2|f[28]~1426_combout\)) # (!\mux_2|f[28]~1424_combout\ & ((\mux_2|f[28]~1419_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[28]~1424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[28]~1426_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[28]~1419_combout\,
	datad => \mux_2|f[28]~1424_combout\,
	combout => \mux_2|f[28]~1427_combout\);

-- Location: LCCOMB_X11_Y5_N24
\MEM_RAM|MEMORY[25][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[25][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[25][28]~feeder_combout\);

-- Location: FF_X11_Y5_N25
\MEM_RAM|MEMORY[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[25][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][28]~q\);

-- Location: FF_X14_Y5_N25
\MEM_RAM|MEMORY[57][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][28]~q\);

-- Location: LCCOMB_X25_Y5_N12
\MEM_RAM|MEMORY[41][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[41][28]~feeder_combout\);

-- Location: FF_X25_Y5_N13
\MEM_RAM|MEMORY[41][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][28]~q\);

-- Location: FF_X14_Y5_N11
\MEM_RAM|MEMORY[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][28]~q\);

-- Location: LCCOMB_X14_Y5_N10
\mux_2|f[28]~1387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1387_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[41][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[9][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[9][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1387_combout\);

-- Location: LCCOMB_X14_Y5_N24
\mux_2|f[28]~1388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1388_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1387_combout\ & ((\MEM_RAM|MEMORY[57][28]~q\))) # (!\mux_2|f[28]~1387_combout\ & (\MEM_RAM|MEMORY[25][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[25][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[57][28]~q\,
	datad => \mux_2|f[28]~1387_combout\,
	combout => \mux_2|f[28]~1388_combout\);

-- Location: FF_X29_Y7_N25
\MEM_RAM|MEMORY[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][28]~q\);

-- Location: FF_X24_Y6_N15
\MEM_RAM|MEMORY[61][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][28]~q\);

-- Location: FF_X11_Y6_N13
\MEM_RAM|MEMORY[45][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][28]~q\);

-- Location: FF_X11_Y6_N31
\MEM_RAM|MEMORY[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][28]~q\);

-- Location: LCCOMB_X11_Y6_N30
\mux_2|f[28]~1394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1394_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[45][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[13][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[45][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[13][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1394_combout\);

-- Location: LCCOMB_X24_Y6_N14
\mux_2|f[28]~1395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1395_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1394_combout\ & ((\MEM_RAM|MEMORY[61][28]~q\))) # (!\mux_2|f[28]~1394_combout\ & (\MEM_RAM|MEMORY[29][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[29][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[61][28]~q\,
	datad => \mux_2|f[28]~1394_combout\,
	combout => \mux_2|f[28]~1395_combout\);

-- Location: FF_X25_Y10_N23
\MEM_RAM|MEMORY[44][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][28]~q\);

-- Location: FF_X25_Y10_N1
\MEM_RAM|MEMORY[60][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][28]~q\);

-- Location: FF_X29_Y6_N21
\MEM_RAM|MEMORY[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][28]~q\);

-- Location: FF_X29_Y10_N25
\MEM_RAM|MEMORY[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][28]~q\);

-- Location: LCCOMB_X29_Y10_N24
\mux_2|f[28]~1389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1389_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[28][28]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[12][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[28][28]~q\,
	datac => \MEM_RAM|MEMORY[12][28]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[28]~1389_combout\);

-- Location: LCCOMB_X25_Y10_N0
\mux_2|f[28]~1390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1390_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[28]~1389_combout\ & ((\MEM_RAM|MEMORY[60][28]~q\))) # (!\mux_2|f[28]~1389_combout\ & (\MEM_RAM|MEMORY[44][28]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[28]~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][28]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[60][28]~q\,
	datad => \mux_2|f[28]~1389_combout\,
	combout => \mux_2|f[28]~1390_combout\);

-- Location: FF_X28_Y6_N25
\MEM_RAM|MEMORY[40][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][28]~q\);

-- Location: FF_X28_Y6_N15
\MEM_RAM|MEMORY[56][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][28]~q\);

-- Location: FF_X29_Y6_N11
\MEM_RAM|MEMORY[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][28]~q\);

-- Location: FF_X29_Y10_N27
\MEM_RAM|MEMORY[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][28]~q\);

-- Location: LCCOMB_X29_Y10_N26
\mux_2|f[28]~1391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1391_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[24][28]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[24][28]~q\,
	datac => \MEM_RAM|MEMORY[8][28]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[28]~1391_combout\);

-- Location: LCCOMB_X28_Y6_N14
\mux_2|f[28]~1392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1392_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[28]~1391_combout\ & ((\MEM_RAM|MEMORY[56][28]~q\))) # (!\mux_2|f[28]~1391_combout\ & (\MEM_RAM|MEMORY[40][28]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[28]~1391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][28]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[56][28]~q\,
	datad => \mux_2|f[28]~1391_combout\,
	combout => \mux_2|f[28]~1392_combout\);

-- Location: LCCOMB_X15_Y6_N28
\mux_2|f[28]~1393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1393_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[28]~1390_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[28]~1392_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[28]~1390_combout\,
	datad => \mux_2|f[28]~1392_combout\,
	combout => \mux_2|f[28]~1393_combout\);

-- Location: LCCOMB_X15_Y6_N30
\mux_2|f[28]~1396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1396_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[28]~1393_combout\ & ((\mux_2|f[28]~1395_combout\))) # (!\mux_2|f[28]~1393_combout\ & (\mux_2|f[28]~1388_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[28]~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[28]~1388_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[28]~1395_combout\,
	datad => \mux_2|f[28]~1393_combout\,
	combout => \mux_2|f[28]~1396_combout\);

-- Location: LCCOMB_X20_Y3_N4
\MEM_RAM|MEMORY[17][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[17][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[17][28]~feeder_combout\);

-- Location: FF_X20_Y3_N5
\MEM_RAM|MEMORY[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[17][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][28]~q\);

-- Location: FF_X20_Y16_N15
\MEM_RAM|MEMORY[49][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][28]~q\);

-- Location: FF_X14_Y15_N27
\MEM_RAM|MEMORY[33][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][28]~q\);

-- Location: FF_X20_Y16_N29
\MEM_RAM|MEMORY[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][28]~q\);

-- Location: LCCOMB_X20_Y16_N28
\mux_2|f[28]~1407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1407_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[33][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[1][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[33][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[1][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1407_combout\);

-- Location: LCCOMB_X20_Y16_N14
\mux_2|f[28]~1408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1408_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1407_combout\ & ((\MEM_RAM|MEMORY[49][28]~q\))) # (!\mux_2|f[28]~1407_combout\ & (\MEM_RAM|MEMORY[17][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[17][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[49][28]~q\,
	datad => \mux_2|f[28]~1407_combout\,
	combout => \mux_2|f[28]~1408_combout\);

-- Location: LCCOMB_X25_Y7_N16
\MEM_RAM|MEMORY[21][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[21][28]~feeder_combout\);

-- Location: FF_X25_Y7_N17
\MEM_RAM|MEMORY[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][28]~q\);

-- Location: FF_X24_Y13_N25
\MEM_RAM|MEMORY[53][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][28]~q\);

-- Location: FF_X28_Y9_N3
\MEM_RAM|MEMORY[37][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][28]~q\);

-- Location: FF_X24_Y13_N19
\MEM_RAM|MEMORY[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][28]~q\);

-- Location: LCCOMB_X24_Y13_N18
\mux_2|f[28]~1414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1414_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[37][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[5][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[37][28]~q\,
	datac => \MEM_RAM|MEMORY[5][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1414_combout\);

-- Location: LCCOMB_X24_Y13_N24
\mux_2|f[28]~1415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1415_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1414_combout\ & ((\MEM_RAM|MEMORY[53][28]~q\))) # (!\mux_2|f[28]~1414_combout\ & (\MEM_RAM|MEMORY[21][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[21][28]~q\,
	datac => \MEM_RAM|MEMORY[53][28]~q\,
	datad => \mux_2|f[28]~1414_combout\,
	combout => \mux_2|f[28]~1415_combout\);

-- Location: FF_X12_Y9_N1
\MEM_RAM|MEMORY[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][28]~q\);

-- Location: FF_X14_Y9_N3
\MEM_RAM|MEMORY[48][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][28]~q\);

-- Location: LCCOMB_X11_Y9_N10
\MEM_RAM|MEMORY[32][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[32][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[32][28]~feeder_combout\);

-- Location: FF_X11_Y9_N11
\MEM_RAM|MEMORY[32][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[32][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][28]~q\);

-- Location: FF_X14_Y9_N21
\MEM_RAM|MEMORY[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][28]~q\);

-- Location: LCCOMB_X14_Y9_N20
\mux_2|f[28]~1411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1411_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[32][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[0][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[32][28]~q\,
	datac => \MEM_RAM|MEMORY[0][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1411_combout\);

-- Location: LCCOMB_X14_Y9_N2
\mux_2|f[28]~1412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1412_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1411_combout\ & ((\MEM_RAM|MEMORY[48][28]~q\))) # (!\mux_2|f[28]~1411_combout\ & (\MEM_RAM|MEMORY[16][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[16][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[48][28]~q\,
	datad => \mux_2|f[28]~1411_combout\,
	combout => \mux_2|f[28]~1412_combout\);

-- Location: FF_X28_Y11_N13
\MEM_RAM|MEMORY[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][28]~q\);

-- Location: FF_X24_Y7_N13
\MEM_RAM|MEMORY[52][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][28]~q\);

-- Location: LCCOMB_X27_Y7_N2
\MEM_RAM|MEMORY[36][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[36][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[36][28]~feeder_combout\);

-- Location: FF_X27_Y7_N3
\MEM_RAM|MEMORY[36][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[36][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][28]~q\);

-- Location: FF_X24_Y7_N19
\MEM_RAM|MEMORY[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][28]~q\);

-- Location: LCCOMB_X24_Y7_N18
\mux_2|f[28]~1409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1409_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[36][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[4][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[36][28]~q\,
	datac => \MEM_RAM|MEMORY[4][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1409_combout\);

-- Location: LCCOMB_X24_Y7_N12
\mux_2|f[28]~1410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1410_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1409_combout\ & ((\MEM_RAM|MEMORY[52][28]~q\))) # (!\mux_2|f[28]~1409_combout\ & (\MEM_RAM|MEMORY[20][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[20][28]~q\,
	datac => \MEM_RAM|MEMORY[52][28]~q\,
	datad => \mux_2|f[28]~1409_combout\,
	combout => \mux_2|f[28]~1410_combout\);

-- Location: LCCOMB_X20_Y6_N0
\mux_2|f[28]~1413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1413_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[28]~1410_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[28]~1412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[28]~1412_combout\,
	datad => \mux_2|f[28]~1410_combout\,
	combout => \mux_2|f[28]~1413_combout\);

-- Location: LCCOMB_X20_Y6_N30
\mux_2|f[28]~1416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1416_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[28]~1413_combout\ & ((\mux_2|f[28]~1415_combout\))) # (!\mux_2|f[28]~1413_combout\ & (\mux_2|f[28]~1408_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[28]~1413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[28]~1408_combout\,
	datac => \mux_2|f[28]~1415_combout\,
	datad => \mux_2|f[28]~1413_combout\,
	combout => \mux_2|f[28]~1416_combout\);

-- Location: LCCOMB_X12_Y17_N14
\MEM_RAM|MEMORY[19][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[19][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[19][28]~feeder_combout\);

-- Location: FF_X12_Y17_N15
\MEM_RAM|MEMORY[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[19][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][28]~q\);

-- Location: FF_X16_Y13_N9
\MEM_RAM|MEMORY[51][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][28]~q\);

-- Location: FF_X12_Y6_N11
\MEM_RAM|MEMORY[35][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][28]~q\);

-- Location: FF_X16_Y13_N3
\MEM_RAM|MEMORY[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][28]~q\);

-- Location: LCCOMB_X16_Y13_N2
\mux_2|f[28]~1397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1397_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[35][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[3][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[3][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1397_combout\);

-- Location: LCCOMB_X16_Y13_N8
\mux_2|f[28]~1398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1398_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1397_combout\ & ((\MEM_RAM|MEMORY[51][28]~q\))) # (!\mux_2|f[28]~1397_combout\ & (\MEM_RAM|MEMORY[19][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[19][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[51][28]~q\,
	datad => \mux_2|f[28]~1397_combout\,
	combout => \mux_2|f[28]~1398_combout\);

-- Location: LCCOMB_X19_Y17_N20
\MEM_RAM|MEMORY[23][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[23][28]~feeder_combout\);

-- Location: FF_X19_Y17_N21
\MEM_RAM|MEMORY[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][28]~q\);

-- Location: FF_X20_Y17_N1
\MEM_RAM|MEMORY[55][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][28]~q\);

-- Location: FF_X24_Y11_N9
\MEM_RAM|MEMORY[39][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][28]~q\);

-- Location: FF_X20_Y17_N3
\MEM_RAM|MEMORY[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][28]~q\);

-- Location: LCCOMB_X20_Y17_N2
\mux_2|f[28]~1404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1404_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[39][28]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[7][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[39][28]~q\,
	datac => \MEM_RAM|MEMORY[7][28]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[28]~1404_combout\);

-- Location: LCCOMB_X20_Y17_N0
\mux_2|f[28]~1405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1405_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1404_combout\ & ((\MEM_RAM|MEMORY[55][28]~q\))) # (!\mux_2|f[28]~1404_combout\ & (\MEM_RAM|MEMORY[23][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[23][28]~q\,
	datac => \MEM_RAM|MEMORY[55][28]~q\,
	datad => \mux_2|f[28]~1404_combout\,
	combout => \mux_2|f[28]~1405_combout\);

-- Location: LCCOMB_X17_Y5_N12
\MEM_RAM|MEMORY[18][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[18][28]~feeder_combout\);

-- Location: FF_X17_Y5_N13
\MEM_RAM|MEMORY[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][28]~q\);

-- Location: FF_X16_Y9_N9
\MEM_RAM|MEMORY[50][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][28]~q\);

-- Location: FF_X19_Y9_N21
\MEM_RAM|MEMORY[34][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][28]~q\);

-- Location: FF_X16_Y9_N11
\MEM_RAM|MEMORY[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][28]~q\);

-- Location: LCCOMB_X16_Y9_N10
\mux_2|f[28]~1401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1401_combout\ = (\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[34][28]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((\MEM_RAM|MEMORY[2][28]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[34][28]~q\,
	datac => \MEM_RAM|MEMORY[2][28]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[28]~1401_combout\);

-- Location: LCCOMB_X16_Y9_N8
\mux_2|f[28]~1402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1402_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1401_combout\ & ((\MEM_RAM|MEMORY[50][28]~q\))) # (!\mux_2|f[28]~1401_combout\ & (\MEM_RAM|MEMORY[18][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[18][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[50][28]~q\,
	datad => \mux_2|f[28]~1401_combout\,
	combout => \mux_2|f[28]~1402_combout\);

-- Location: LCCOMB_X28_Y14_N26
\MEM_RAM|MEMORY[22][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][28]~feeder_combout\ = \BANCO_REG|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux35~4_combout\,
	combout => \MEM_RAM|MEMORY[22][28]~feeder_combout\);

-- Location: FF_X28_Y14_N27
\MEM_RAM|MEMORY[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][28]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][28]~q\);

-- Location: FF_X22_Y16_N5
\MEM_RAM|MEMORY[54][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][28]~q\);

-- Location: FF_X23_Y12_N3
\MEM_RAM|MEMORY[38][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][28]~q\);

-- Location: FF_X22_Y16_N19
\MEM_RAM|MEMORY[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux35~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][28]~q\);

-- Location: LCCOMB_X22_Y16_N18
\mux_2|f[28]~1399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1399_combout\ = (\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[38][28]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((\MEM_RAM|MEMORY[6][28]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[38][28]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[6][28]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[28]~1399_combout\);

-- Location: LCCOMB_X22_Y16_N4
\mux_2|f[28]~1400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1400_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[28]~1399_combout\ & ((\MEM_RAM|MEMORY[54][28]~q\))) # (!\mux_2|f[28]~1399_combout\ & (\MEM_RAM|MEMORY[22][28]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[28]~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[22][28]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[54][28]~q\,
	datad => \mux_2|f[28]~1399_combout\,
	combout => \mux_2|f[28]~1400_combout\);

-- Location: LCCOMB_X20_Y6_N24
\mux_2|f[28]~1403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1403_combout\ = (\ALU_1|Mux61~3_combout\ & (((\mux_2|f[28]~1400_combout\) # (\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[28]~1402_combout\ & ((!\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[28]~1402_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[28]~1400_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[28]~1403_combout\);

-- Location: LCCOMB_X20_Y6_N6
\mux_2|f[28]~1406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1406_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[28]~1403_combout\ & ((\mux_2|f[28]~1405_combout\))) # (!\mux_2|f[28]~1403_combout\ & (\mux_2|f[28]~1398_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[28]~1403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[28]~1398_combout\,
	datac => \mux_2|f[28]~1405_combout\,
	datad => \mux_2|f[28]~1403_combout\,
	combout => \mux_2|f[28]~1406_combout\);

-- Location: LCCOMB_X20_Y6_N16
\mux_2|f[28]~1417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1417_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux60~3_combout\) # ((\mux_2|f[28]~1406_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux60~3_combout\ & (\mux_2|f[28]~1416_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[28]~1416_combout\,
	datad => \mux_2|f[28]~1406_combout\,
	combout => \mux_2|f[28]~1417_combout\);

-- Location: LCCOMB_X20_Y6_N18
\mux_2|f[28]~1428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1428_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[28]~1417_combout\ & (\mux_2|f[28]~1427_combout\)) # (!\mux_2|f[28]~1417_combout\ & ((\mux_2|f[28]~1396_combout\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[28]~1417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \mux_2|f[28]~1427_combout\,
	datac => \mux_2|f[28]~1396_combout\,
	datad => \mux_2|f[28]~1417_combout\,
	combout => \mux_2|f[28]~1428_combout\);

-- Location: LCCOMB_X20_Y6_N20
\mux_2|f[28]~1429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1429_combout\ = (\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\) # ((\ALU_1|Mux3~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[28]~1428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Mux3~0_combout\,
	datad => \mux_2|f[28]~1428_combout\,
	combout => \mux_2|f[28]~1429_combout\);

-- Location: LCCOMB_X20_Y6_N10
\mux_2|f[28]~1430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1430_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[28]~1429_combout\ & ((\ALU_1|Add0~56_combout\))) # (!\mux_2|f[28]~1429_combout\ & (!\ALU_1|temp~28_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[28]~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|temp~28_combout\,
	datac => \ALU_1|Add0~56_combout\,
	datad => \mux_2|f[28]~1429_combout\,
	combout => \mux_2|f[28]~1430_combout\);

-- Location: LCCOMB_X20_Y6_N8
\mux_JAL|f[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[28]~4_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[28]~56_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[28]~1430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \somaConst|output[28]~56_combout\,
	datad => \mux_2|f[28]~1430_combout\,
	combout => \mux_JAL|f[28]~4_combout\);

-- Location: FF_X20_Y6_N23
\BANCO_REG|MEMORY[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[28]~4_combout\,
	sload => VCC,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][28]~q\);

-- Location: LCCOMB_X20_Y4_N26
\mux_3|f[28]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[28]~66_combout\ = (\BANCO_REG|MEMORY[2][28]~q\ & (!\PC|q\(1) & (\PC|q\(0) & \PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][28]~q\,
	datab => \PC|q\(1),
	datac => \PC|q\(0),
	datad => \PC|q\(2),
	combout => \mux_3|f[28]~66_combout\);

-- Location: LCCOMB_X19_Y9_N26
\ALU_1|Add0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~58_combout\ = (\BANCO_REG|Mux2~1_combout\ & ((\mux_3|f[29]~65_combout\ & (\ALU_1|Add0~57\ & VCC)) # (!\mux_3|f[29]~65_combout\ & (!\ALU_1|Add0~57\)))) # (!\BANCO_REG|Mux2~1_combout\ & ((\mux_3|f[29]~65_combout\ & (!\ALU_1|Add0~57\)) # 
-- (!\mux_3|f[29]~65_combout\ & ((\ALU_1|Add0~57\) # (GND)))))
-- \ALU_1|Add0~59\ = CARRY((\BANCO_REG|Mux2~1_combout\ & (!\mux_3|f[29]~65_combout\ & !\ALU_1|Add0~57\)) # (!\BANCO_REG|Mux2~1_combout\ & ((!\ALU_1|Add0~57\) # (!\mux_3|f[29]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux2~1_combout\,
	datab => \mux_3|f[29]~65_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~57\,
	combout => \ALU_1|Add0~58_combout\,
	cout => \ALU_1|Add0~59\);

-- Location: LCCOMB_X16_Y9_N2
\ALU_1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux2~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Add0~58_combout\,
	combout => \ALU_1|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y2_N0
\ALU_1|temp~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~29_combout\ = (\BANCO_REG|Mux2~1_combout\) # (\mux_3|f[29]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux2~1_combout\,
	datad => \mux_3|f[29]~65_combout\,
	combout => \ALU_1|temp~29_combout\);

-- Location: LCCOMB_X18_Y4_N12
\BANCO_REG|Mux34~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux34~4_combout\ = (\BANCO_REG|MEMORY[2][29]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \BANCO_REG|MEMORY[2][29]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux34~4_combout\);

-- Location: FF_X18_Y4_N13
\MEM_RAM|MEMORY[63][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux34~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][29]~q\);

-- Location: FF_X27_Y6_N11
\MEM_RAM|MEMORY[55][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][29]~q\);

-- Location: FF_X12_Y7_N25
\MEM_RAM|MEMORY[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][29]~q\);

-- Location: FF_X27_Y6_N29
\MEM_RAM|MEMORY[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][29]~q\);

-- Location: LCCOMB_X27_Y6_N28
\mux_2|f[29]~1469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1469_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[31][29]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[23][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[31][29]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[23][29]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[29]~1469_combout\);

-- Location: LCCOMB_X27_Y6_N10
\mux_2|f[29]~1470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1470_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[29]~1469_combout\ & (\MEM_RAM|MEMORY[63][29]~q\)) # (!\mux_2|f[29]~1469_combout\ & ((\MEM_RAM|MEMORY[55][29]~q\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[29]~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][29]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[55][29]~q\,
	datad => \mux_2|f[29]~1469_combout\,
	combout => \mux_2|f[29]~1470_combout\);

-- Location: LCCOMB_X28_Y7_N6
\MEM_RAM|MEMORY[53][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[53][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[53][29]~feeder_combout\);

-- Location: FF_X28_Y7_N7
\MEM_RAM|MEMORY[53][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[53][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][29]~q\);

-- Location: FF_X25_Y7_N13
\MEM_RAM|MEMORY[61][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][29]~q\);

-- Location: LCCOMB_X29_Y7_N26
\MEM_RAM|MEMORY[29][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[29][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[29][29]~feeder_combout\);

-- Location: FF_X29_Y7_N27
\MEM_RAM|MEMORY[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[29][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][29]~q\);

-- Location: FF_X25_Y7_N7
\MEM_RAM|MEMORY[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][29]~q\);

-- Location: LCCOMB_X25_Y7_N6
\mux_2|f[29]~1464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1464_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[29][29]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[21][29]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[29][29]~q\,
	datac => \MEM_RAM|MEMORY[21][29]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[29]~1464_combout\);

-- Location: LCCOMB_X25_Y7_N12
\mux_2|f[29]~1465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1465_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[29]~1464_combout\ & ((\MEM_RAM|MEMORY[61][29]~q\))) # (!\mux_2|f[29]~1464_combout\ & (\MEM_RAM|MEMORY[53][29]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[29]~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][29]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[61][29]~q\,
	datad => \mux_2|f[29]~1464_combout\,
	combout => \mux_2|f[29]~1465_combout\);

-- Location: FF_X13_Y11_N27
\MEM_RAM|MEMORY[37][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][29]~q\);

-- Location: FF_X13_Y5_N9
\MEM_RAM|MEMORY[45][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][29]~q\);

-- Location: LCCOMB_X12_Y5_N2
\MEM_RAM|MEMORY[13][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[13][29]~feeder_combout\);

-- Location: FF_X12_Y5_N3
\MEM_RAM|MEMORY[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][29]~q\);

-- Location: FF_X13_Y5_N11
\MEM_RAM|MEMORY[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][29]~q\);

-- Location: LCCOMB_X13_Y5_N10
\mux_2|f[29]~1466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1466_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[13][29]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[5][29]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][29]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[5][29]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[29]~1466_combout\);

-- Location: LCCOMB_X13_Y5_N8
\mux_2|f[29]~1467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1467_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[29]~1466_combout\ & ((\MEM_RAM|MEMORY[45][29]~q\))) # (!\mux_2|f[29]~1466_combout\ & (\MEM_RAM|MEMORY[37][29]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[29]~1466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[37][29]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[45][29]~q\,
	datad => \mux_2|f[29]~1466_combout\,
	combout => \mux_2|f[29]~1467_combout\);

-- Location: LCCOMB_X18_Y5_N4
\mux_2|f[29]~1468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1468_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[29]~1465_combout\) # ((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((!\ALU_1|Mux62~3_combout\ & \mux_2|f[29]~1467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[29]~1465_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[29]~1467_combout\,
	combout => \mux_2|f[29]~1468_combout\);

-- Location: LCCOMB_X24_Y19_N26
\MEM_RAM|MEMORY[39][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[39][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[39][29]~feeder_combout\);

-- Location: FF_X24_Y19_N27
\MEM_RAM|MEMORY[39][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[39][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][29]~q\);

-- Location: FF_X16_Y17_N27
\MEM_RAM|MEMORY[47][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][29]~q\);

-- Location: LCCOMB_X16_Y20_N12
\MEM_RAM|MEMORY[15][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[15][29]~feeder_combout\);

-- Location: FF_X16_Y20_N13
\MEM_RAM|MEMORY[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][29]~q\);

-- Location: FF_X16_Y17_N25
\MEM_RAM|MEMORY[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][29]~q\);

-- Location: LCCOMB_X16_Y17_N24
\mux_2|f[29]~1462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1462_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[15][29]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[7][29]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[15][29]~q\,
	datac => \MEM_RAM|MEMORY[7][29]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[29]~1462_combout\);

-- Location: LCCOMB_X16_Y17_N26
\mux_2|f[29]~1463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1463_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[29]~1462_combout\ & ((\MEM_RAM|MEMORY[47][29]~q\))) # (!\mux_2|f[29]~1462_combout\ & (\MEM_RAM|MEMORY[39][29]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[29]~1462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[39][29]~q\,
	datac => \MEM_RAM|MEMORY[47][29]~q\,
	datad => \mux_2|f[29]~1462_combout\,
	combout => \mux_2|f[29]~1463_combout\);

-- Location: LCCOMB_X19_Y4_N12
\mux_2|f[29]~1471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1471_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[29]~1468_combout\ & (\mux_2|f[29]~1470_combout\)) # (!\mux_2|f[29]~1468_combout\ & ((\mux_2|f[29]~1463_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[29]~1468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[29]~1470_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[29]~1468_combout\,
	datad => \mux_2|f[29]~1463_combout\,
	combout => \mux_2|f[29]~1471_combout\);

-- Location: LCCOMB_X23_Y12_N28
\MEM_RAM|MEMORY[38][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[38][29]~feeder_combout\);

-- Location: FF_X23_Y12_N29
\MEM_RAM|MEMORY[38][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][29]~q\);

-- Location: FF_X24_Y4_N21
\MEM_RAM|MEMORY[46][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][29]~q\);

-- Location: FF_X15_Y4_N5
\MEM_RAM|MEMORY[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][29]~q\);

-- Location: FF_X24_Y4_N11
\MEM_RAM|MEMORY[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][29]~q\);

-- Location: LCCOMB_X24_Y4_N10
\mux_2|f[29]~1431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1431_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[14][29]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[6][29]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[14][29]~q\,
	datac => \MEM_RAM|MEMORY[6][29]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[29]~1431_combout\);

-- Location: LCCOMB_X24_Y4_N20
\mux_2|f[29]~1432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1432_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[29]~1431_combout\ & ((\MEM_RAM|MEMORY[46][29]~q\))) # (!\mux_2|f[29]~1431_combout\ & (\MEM_RAM|MEMORY[38][29]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[29]~1431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[38][29]~q\,
	datac => \MEM_RAM|MEMORY[46][29]~q\,
	datad => \mux_2|f[29]~1431_combout\,
	combout => \mux_2|f[29]~1432_combout\);

-- Location: LCCOMB_X28_Y13_N26
\MEM_RAM|MEMORY[30][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[30][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[30][29]~feeder_combout\);

-- Location: FF_X28_Y13_N27
\MEM_RAM|MEMORY[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[30][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][29]~q\);

-- Location: FF_X28_Y14_N15
\MEM_RAM|MEMORY[62][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][29]~q\);

-- Location: FF_X24_Y17_N13
\MEM_RAM|MEMORY[54][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][29]~q\);

-- Location: FF_X28_Y14_N29
\MEM_RAM|MEMORY[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][29]~q\);

-- Location: LCCOMB_X28_Y14_N28
\mux_2|f[29]~1438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1438_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[54][29]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[22][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[54][29]~q\,
	datac => \MEM_RAM|MEMORY[22][29]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[29]~1438_combout\);

-- Location: LCCOMB_X28_Y14_N14
\mux_2|f[29]~1439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1439_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[29]~1438_combout\ & ((\MEM_RAM|MEMORY[62][29]~q\))) # (!\mux_2|f[29]~1438_combout\ & (\MEM_RAM|MEMORY[30][29]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[29]~1438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][29]~q\,
	datac => \MEM_RAM|MEMORY[62][29]~q\,
	datad => \mux_2|f[29]~1438_combout\,
	combout => \mux_2|f[29]~1439_combout\);

-- Location: LCCOMB_X25_Y4_N22
\MEM_RAM|MEMORY[12][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[12][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[12][29]~feeder_combout\);

-- Location: FF_X25_Y4_N23
\MEM_RAM|MEMORY[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[12][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][29]~q\);

-- Location: FF_X25_Y10_N9
\MEM_RAM|MEMORY[44][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][29]~q\);

-- Location: LCCOMB_X10_Y7_N16
\MEM_RAM|MEMORY[36][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[36][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[36][29]~feeder_combout\);

-- Location: FF_X10_Y7_N17
\MEM_RAM|MEMORY[36][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[36][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][29]~q\);

-- Location: FF_X13_Y10_N31
\MEM_RAM|MEMORY[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][29]~q\);

-- Location: LCCOMB_X13_Y10_N30
\mux_2|f[29]~1435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1435_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[36][29]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[4][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[36][29]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[4][29]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[29]~1435_combout\);

-- Location: LCCOMB_X25_Y10_N8
\mux_2|f[29]~1436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1436_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[29]~1435_combout\ & ((\MEM_RAM|MEMORY[44][29]~q\))) # (!\mux_2|f[29]~1435_combout\ & (\MEM_RAM|MEMORY[12][29]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[29]~1435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[12][29]~q\,
	datac => \MEM_RAM|MEMORY[44][29]~q\,
	datad => \mux_2|f[29]~1435_combout\,
	combout => \mux_2|f[29]~1436_combout\);

-- Location: LCCOMB_X29_Y14_N2
\MEM_RAM|MEMORY[28][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[28][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[28][29]~feeder_combout\);

-- Location: FF_X29_Y14_N3
\MEM_RAM|MEMORY[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[28][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][29]~q\);

-- Location: FF_X25_Y10_N3
\MEM_RAM|MEMORY[60][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][29]~q\);

-- Location: FF_X28_Y12_N29
\MEM_RAM|MEMORY[52][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][29]~q\);

-- Location: FF_X28_Y12_N3
\MEM_RAM|MEMORY[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][29]~q\);

-- Location: LCCOMB_X28_Y12_N2
\mux_2|f[29]~1433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1433_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[52][29]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[20][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][29]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][29]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[29]~1433_combout\);

-- Location: LCCOMB_X25_Y10_N2
\mux_2|f[29]~1434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1434_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[29]~1433_combout\ & ((\MEM_RAM|MEMORY[60][29]~q\))) # (!\mux_2|f[29]~1433_combout\ & (\MEM_RAM|MEMORY[28][29]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[29]~1433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[28][29]~q\,
	datac => \MEM_RAM|MEMORY[60][29]~q\,
	datad => \mux_2|f[29]~1433_combout\,
	combout => \mux_2|f[29]~1434_combout\);

-- Location: LCCOMB_X25_Y10_N6
\mux_2|f[29]~1437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1437_combout\ = (\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[29]~1434_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[29]~1436_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[29]~1436_combout\,
	datad => \mux_2|f[29]~1434_combout\,
	combout => \mux_2|f[29]~1437_combout\);

-- Location: LCCOMB_X25_Y10_N20
\mux_2|f[29]~1440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1440_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[29]~1437_combout\ & ((\mux_2|f[29]~1439_combout\))) # (!\mux_2|f[29]~1437_combout\ & (\mux_2|f[29]~1432_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[29]~1437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[29]~1432_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[29]~1439_combout\,
	datad => \mux_2|f[29]~1437_combout\,
	combout => \mux_2|f[29]~1440_combout\);

-- Location: LCCOMB_X27_Y15_N12
\MEM_RAM|MEMORY[51][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[51][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[51][29]~feeder_combout\);

-- Location: FF_X27_Y15_N13
\MEM_RAM|MEMORY[51][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[51][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][29]~q\);

-- Location: FF_X20_Y15_N17
\MEM_RAM|MEMORY[59][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][29]~q\);

-- Location: FF_X19_Y19_N11
\MEM_RAM|MEMORY[43][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][29]~q\);

-- Location: FF_X20_Y15_N11
\MEM_RAM|MEMORY[35][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][29]~q\);

-- Location: LCCOMB_X20_Y15_N10
\mux_2|f[29]~1448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1448_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[43][29]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[35][29]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[43][29]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[35][29]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[29]~1448_combout\);

-- Location: LCCOMB_X20_Y15_N16
\mux_2|f[29]~1449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1449_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[29]~1448_combout\ & ((\MEM_RAM|MEMORY[59][29]~q\))) # (!\mux_2|f[29]~1448_combout\ & (\MEM_RAM|MEMORY[51][29]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[29]~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[51][29]~q\,
	datac => \MEM_RAM|MEMORY[59][29]~q\,
	datad => \mux_2|f[29]~1448_combout\,
	combout => \mux_2|f[29]~1449_combout\);

-- Location: FF_X13_Y15_N3
\MEM_RAM|MEMORY[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][29]~q\);

-- Location: FF_X18_Y16_N7
\MEM_RAM|MEMORY[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][29]~q\);

-- Location: FF_X18_Y14_N15
\MEM_RAM|MEMORY[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][29]~q\);

-- Location: FF_X18_Y16_N1
\MEM_RAM|MEMORY[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][29]~q\);

-- Location: LCCOMB_X18_Y16_N0
\mux_2|f[29]~1441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1441_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[19][29]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[3][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[19][29]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[3][29]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[29]~1441_combout\);

-- Location: LCCOMB_X18_Y16_N6
\mux_2|f[29]~1442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1442_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[29]~1441_combout\ & ((\MEM_RAM|MEMORY[27][29]~q\))) # (!\mux_2|f[29]~1441_combout\ & (\MEM_RAM|MEMORY[11][29]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[29]~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[11][29]~q\,
	datac => \MEM_RAM|MEMORY[27][29]~q\,
	datad => \mux_2|f[29]~1441_combout\,
	combout => \mux_2|f[29]~1442_combout\);

-- Location: LCCOMB_X20_Y3_N6
\MEM_RAM|MEMORY[17][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[17][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[17][29]~feeder_combout\);

-- Location: FF_X20_Y3_N7
\MEM_RAM|MEMORY[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[17][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][29]~q\);

-- Location: FF_X11_Y5_N9
\MEM_RAM|MEMORY[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][29]~q\);

-- Location: LCCOMB_X12_Y5_N20
\MEM_RAM|MEMORY[9][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[9][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[9][29]~feeder_combout\);

-- Location: FF_X12_Y5_N21
\MEM_RAM|MEMORY[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[9][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][29]~q\);

-- Location: FF_X11_Y5_N7
\MEM_RAM|MEMORY[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][29]~q\);

-- Location: LCCOMB_X11_Y5_N6
\mux_2|f[29]~1445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1445_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[9][29]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[1][29]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[9][29]~q\,
	datac => \MEM_RAM|MEMORY[1][29]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[29]~1445_combout\);

-- Location: LCCOMB_X11_Y5_N8
\mux_2|f[29]~1446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1446_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[29]~1445_combout\ & ((\MEM_RAM|MEMORY[25][29]~q\))) # (!\mux_2|f[29]~1445_combout\ & (\MEM_RAM|MEMORY[17][29]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[29]~1445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[17][29]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[25][29]~q\,
	datad => \mux_2|f[29]~1445_combout\,
	combout => \mux_2|f[29]~1446_combout\);

-- Location: LCCOMB_X27_Y15_N6
\MEM_RAM|MEMORY[49][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[49][29]~feeder_combout\);

-- Location: FF_X27_Y15_N7
\MEM_RAM|MEMORY[49][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][29]~q\);

-- Location: FF_X19_Y15_N25
\MEM_RAM|MEMORY[57][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][29]~q\);

-- Location: LCCOMB_X13_Y13_N0
\MEM_RAM|MEMORY[41][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[41][29]~feeder_combout\);

-- Location: FF_X13_Y13_N1
\MEM_RAM|MEMORY[41][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][29]~q\);

-- Location: FF_X19_Y15_N7
\MEM_RAM|MEMORY[33][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][29]~q\);

-- Location: LCCOMB_X19_Y15_N6
\mux_2|f[29]~1443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1443_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[41][29]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[33][29]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][29]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[33][29]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[29]~1443_combout\);

-- Location: LCCOMB_X19_Y15_N24
\mux_2|f[29]~1444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1444_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[29]~1443_combout\ & ((\MEM_RAM|MEMORY[57][29]~q\))) # (!\mux_2|f[29]~1443_combout\ & (\MEM_RAM|MEMORY[49][29]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[29]~1443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[49][29]~q\,
	datac => \MEM_RAM|MEMORY[57][29]~q\,
	datad => \mux_2|f[29]~1443_combout\,
	combout => \mux_2|f[29]~1444_combout\);

-- Location: LCCOMB_X18_Y5_N14
\mux_2|f[29]~1447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1447_combout\ = (\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[29]~1444_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[29]~1446_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[29]~1446_combout\,
	datad => \mux_2|f[29]~1444_combout\,
	combout => \mux_2|f[29]~1447_combout\);

-- Location: LCCOMB_X19_Y4_N8
\mux_2|f[29]~1450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1450_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[29]~1447_combout\ & (\mux_2|f[29]~1449_combout\)) # (!\mux_2|f[29]~1447_combout\ & ((\mux_2|f[29]~1442_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[29]~1447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[29]~1449_combout\,
	datac => \mux_2|f[29]~1442_combout\,
	datad => \mux_2|f[29]~1447_combout\,
	combout => \mux_2|f[29]~1450_combout\);

-- Location: FF_X13_Y14_N25
\MEM_RAM|MEMORY[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][29]~q\);

-- Location: FF_X13_Y14_N31
\MEM_RAM|MEMORY[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][29]~q\);

-- Location: FF_X25_Y14_N13
\MEM_RAM|MEMORY[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][29]~q\);

-- Location: FF_X18_Y14_N21
\MEM_RAM|MEMORY[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][29]~q\);

-- Location: LCCOMB_X18_Y14_N20
\mux_2|f[29]~1451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1451_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[18][29]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[2][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[18][29]~q\,
	datac => \MEM_RAM|MEMORY[2][29]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[29]~1451_combout\);

-- Location: LCCOMB_X13_Y14_N30
\mux_2|f[29]~1452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1452_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[29]~1451_combout\ & ((\MEM_RAM|MEMORY[26][29]~q\))) # (!\mux_2|f[29]~1451_combout\ & (\MEM_RAM|MEMORY[10][29]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[29]~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[10][29]~q\,
	datac => \MEM_RAM|MEMORY[26][29]~q\,
	datad => \mux_2|f[29]~1451_combout\,
	combout => \mux_2|f[29]~1452_combout\);

-- Location: FF_X16_Y15_N23
\MEM_RAM|MEMORY[42][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][29]~q\);

-- Location: FF_X16_Y18_N13
\MEM_RAM|MEMORY[58][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][29]~q\);

-- Location: LCCOMB_X17_Y16_N2
\MEM_RAM|MEMORY[50][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[50][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[50][29]~feeder_combout\);

-- Location: FF_X17_Y16_N3
\MEM_RAM|MEMORY[50][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[50][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][29]~q\);

-- Location: FF_X16_Y18_N19
\MEM_RAM|MEMORY[34][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][29]~q\);

-- Location: LCCOMB_X16_Y18_N18
\mux_2|f[29]~1458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1458_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[50][29]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[34][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[50][29]~q\,
	datac => \MEM_RAM|MEMORY[34][29]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[29]~1458_combout\);

-- Location: LCCOMB_X16_Y18_N12
\mux_2|f[29]~1459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1459_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[29]~1458_combout\ & ((\MEM_RAM|MEMORY[58][29]~q\))) # (!\mux_2|f[29]~1458_combout\ & (\MEM_RAM|MEMORY[42][29]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[29]~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[42][29]~q\,
	datac => \MEM_RAM|MEMORY[58][29]~q\,
	datad => \mux_2|f[29]~1458_combout\,
	combout => \mux_2|f[29]~1459_combout\);

-- Location: LCCOMB_X18_Y19_N30
\MEM_RAM|MEMORY[40][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[40][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[40][29]~feeder_combout\);

-- Location: FF_X18_Y19_N31
\MEM_RAM|MEMORY[40][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[40][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][29]~q\);

-- Location: FF_X22_Y18_N11
\MEM_RAM|MEMORY[56][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][29]~q\);

-- Location: FF_X24_Y14_N5
\MEM_RAM|MEMORY[48][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][29]~q\);

-- Location: FF_X22_Y18_N29
\MEM_RAM|MEMORY[32][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][29]~q\);

-- Location: LCCOMB_X22_Y18_N28
\mux_2|f[29]~1453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1453_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[48][29]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[32][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[48][29]~q\,
	datac => \MEM_RAM|MEMORY[32][29]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[29]~1453_combout\);

-- Location: LCCOMB_X22_Y18_N10
\mux_2|f[29]~1454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1454_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[29]~1453_combout\ & ((\MEM_RAM|MEMORY[56][29]~q\))) # (!\mux_2|f[29]~1453_combout\ & (\MEM_RAM|MEMORY[40][29]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[29]~1453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[40][29]~q\,
	datac => \MEM_RAM|MEMORY[56][29]~q\,
	datad => \mux_2|f[29]~1453_combout\,
	combout => \mux_2|f[29]~1454_combout\);

-- Location: LCCOMB_X23_Y9_N26
\MEM_RAM|MEMORY[8][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[8][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[8][29]~feeder_combout\);

-- Location: FF_X23_Y9_N27
\MEM_RAM|MEMORY[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[8][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][29]~q\);

-- Location: FF_X18_Y10_N31
\MEM_RAM|MEMORY[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][29]~q\);

-- Location: LCCOMB_X9_Y9_N6
\MEM_RAM|MEMORY[16][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[16][29]~feeder_combout\ = \BANCO_REG|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux34~4_combout\,
	combout => \MEM_RAM|MEMORY[16][29]~feeder_combout\);

-- Location: FF_X9_Y9_N7
\MEM_RAM|MEMORY[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[16][29]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][29]~q\);

-- Location: FF_X18_Y10_N21
\MEM_RAM|MEMORY[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux34~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][29]~q\);

-- Location: LCCOMB_X18_Y10_N20
\mux_2|f[29]~1455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1455_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[16][29]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[0][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[16][29]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[0][29]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[29]~1455_combout\);

-- Location: LCCOMB_X18_Y10_N30
\mux_2|f[29]~1456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1456_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[29]~1455_combout\ & ((\MEM_RAM|MEMORY[24][29]~q\))) # (!\mux_2|f[29]~1455_combout\ & (\MEM_RAM|MEMORY[8][29]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[29]~1455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[8][29]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[24][29]~q\,
	datad => \mux_2|f[29]~1455_combout\,
	combout => \mux_2|f[29]~1456_combout\);

-- Location: LCCOMB_X19_Y4_N18
\mux_2|f[29]~1457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1457_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux58~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\mux_2|f[29]~1454_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\mux_2|f[29]~1456_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[29]~1454_combout\,
	datad => \mux_2|f[29]~1456_combout\,
	combout => \mux_2|f[29]~1457_combout\);

-- Location: LCCOMB_X19_Y4_N28
\mux_2|f[29]~1460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1460_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[29]~1457_combout\ & ((\mux_2|f[29]~1459_combout\))) # (!\mux_2|f[29]~1457_combout\ & (\mux_2|f[29]~1452_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[29]~1457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[29]~1452_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[29]~1459_combout\,
	datad => \mux_2|f[29]~1457_combout\,
	combout => \mux_2|f[29]~1460_combout\);

-- Location: LCCOMB_X19_Y4_N6
\mux_2|f[29]~1461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1461_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[29]~1450_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[29]~1460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[29]~1450_combout\,
	datad => \mux_2|f[29]~1460_combout\,
	combout => \mux_2|f[29]~1461_combout\);

-- Location: LCCOMB_X19_Y4_N2
\mux_2|f[29]~1472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1472_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[29]~1461_combout\ & (\mux_2|f[29]~1471_combout\)) # (!\mux_2|f[29]~1461_combout\ & ((\mux_2|f[29]~1440_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[29]~1461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[29]~1471_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[29]~1440_combout\,
	datad => \mux_2|f[29]~1461_combout\,
	combout => \mux_2|f[29]~1472_combout\);

-- Location: LCCOMB_X19_Y4_N0
\mux_2|f[29]~1473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1473_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)) # (!\ALU_1|temp~29_combout\))) # (!\CONTROLER|BRANCH~0_combout\ & (((!\mux_2|f[1]~154_combout\ & \mux_2|f[29]~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|temp~29_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[29]~1472_combout\,
	combout => \mux_2|f[29]~1473_combout\);

-- Location: LCCOMB_X19_Y4_N10
\mux_2|f[29]~1474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1474_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[29]~1473_combout\ & ((\ALU_1|Add0~58_combout\))) # (!\mux_2|f[29]~1473_combout\ & (\ALU_1|Mux2~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[29]~1473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Mux2~0_combout\,
	datac => \ALU_1|Add0~58_combout\,
	datad => \mux_2|f[29]~1473_combout\,
	combout => \mux_2|f[29]~1474_combout\);

-- Location: LCCOMB_X19_Y4_N26
\mux_JAL|f[29]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[29]~3_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[29]~58_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[29]~1474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \somaConst|output[29]~58_combout\,
	datad => \mux_2|f[29]~1474_combout\,
	combout => \mux_JAL|f[29]~3_combout\);

-- Location: FF_X19_Y4_N27
\BANCO_REG|MEMORY[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[29]~3_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][29]~q\);

-- Location: FF_X19_Y4_N25
\BANCO_REG|MEMORY[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[29]~3_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][29]~q\);

-- Location: LCCOMB_X19_Y4_N24
\BANCO_REG|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux2~0_combout\ = (\PC|q\(0) & (\PC|q\(2))) # (!\PC|q\(0) & (((\BANCO_REG|MEMORY[10][29]~q\) # (\PC|q\(1))) # (!\PC|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][29]~q\,
	datad => \PC|q\(1),
	combout => \BANCO_REG|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y4_N16
\BANCO_REG|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux2~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\MEM_INSTRU|MI~0_combout\ & ((\BANCO_REG|Mux2~0_combout\))) # (!\MEM_INSTRU|MI~0_combout\ & (\BANCO_REG|MEMORY[2][29]~q\ & !\BANCO_REG|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][29]~q\,
	datab => \separador|INTRUCAO_19_15[0]~0_combout\,
	datac => \MEM_INSTRU|MI~0_combout\,
	datad => \BANCO_REG|Mux2~0_combout\,
	combout => \BANCO_REG|Mux2~1_combout\);

-- Location: LCCOMB_X19_Y9_N28
\ALU_1|Add0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~60_combout\ = ((\mux_3|f[30]~64_combout\ $ (\BANCO_REG|Mux1~1_combout\ $ (!\ALU_1|Add0~59\)))) # (GND)
-- \ALU_1|Add0~61\ = CARRY((\mux_3|f[30]~64_combout\ & ((\BANCO_REG|Mux1~1_combout\) # (!\ALU_1|Add0~59\))) # (!\mux_3|f[30]~64_combout\ & (\BANCO_REG|Mux1~1_combout\ & !\ALU_1|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[30]~64_combout\,
	datab => \BANCO_REG|Mux1~1_combout\,
	datad => VCC,
	cin => \ALU_1|Add0~59\,
	combout => \ALU_1|Add0~60_combout\,
	cout => \ALU_1|Add0~61\);

-- Location: LCCOMB_X12_Y9_N30
\ALU_1|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux1~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~60_combout\,
	combout => \ALU_1|Mux1~0_combout\);

-- Location: LCCOMB_X18_Y5_N30
\BANCO_REG|Mux33~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux33~4_combout\ = (\BANCO_REG|MEMORY[2][30]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][30]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux33~4_combout\);

-- Location: FF_X19_Y14_N9
\MEM_RAM|MEMORY[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][30]~q\);

-- Location: FF_X13_Y14_N21
\MEM_RAM|MEMORY[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][30]~q\);

-- Location: LCCOMB_X20_Y5_N0
\MEM_RAM|MEMORY[24][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[24][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[24][30]~feeder_combout\);

-- Location: FF_X20_Y5_N1
\MEM_RAM|MEMORY[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[24][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][30]~q\);

-- Location: FF_X20_Y10_N15
\MEM_RAM|MEMORY[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][30]~q\);

-- Location: LCCOMB_X20_Y10_N14
\mux_2|f[30]~1479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1479_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[24][30]~q\) # ((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[16][30]~q\ & !\ALU_1|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[24][30]~q\,
	datac => \MEM_RAM|MEMORY[16][30]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[30]~1479_combout\);

-- Location: LCCOMB_X13_Y14_N20
\mux_2|f[30]~1480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1480_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[30]~1479_combout\ & ((\MEM_RAM|MEMORY[26][30]~q\))) # (!\mux_2|f[30]~1479_combout\ & (\MEM_RAM|MEMORY[18][30]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[30]~1479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[18][30]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[26][30]~q\,
	datad => \mux_2|f[30]~1479_combout\,
	combout => \mux_2|f[30]~1480_combout\);

-- Location: LCCOMB_X11_Y17_N24
\MEM_RAM|MEMORY[19][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[19][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[19][30]~feeder_combout\);

-- Location: FF_X11_Y17_N25
\MEM_RAM|MEMORY[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[19][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][30]~q\);

-- Location: FF_X15_Y17_N19
\MEM_RAM|MEMORY[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][30]~q\);

-- Location: LCCOMB_X11_Y5_N14
\MEM_RAM|MEMORY[25][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[25][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[25][30]~feeder_combout\);

-- Location: FF_X11_Y5_N15
\MEM_RAM|MEMORY[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[25][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][30]~q\);

-- Location: FF_X15_Y17_N29
\MEM_RAM|MEMORY[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][30]~q\);

-- Location: LCCOMB_X15_Y17_N28
\mux_2|f[30]~1477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1477_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[25][30]~q\) # ((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[17][30]~q\ & !\ALU_1|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[25][30]~q\,
	datac => \MEM_RAM|MEMORY[17][30]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[30]~1477_combout\);

-- Location: LCCOMB_X15_Y17_N18
\mux_2|f[30]~1478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1478_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[30]~1477_combout\ & ((\MEM_RAM|MEMORY[27][30]~q\))) # (!\mux_2|f[30]~1477_combout\ & (\MEM_RAM|MEMORY[19][30]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[30]~1477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[19][30]~q\,
	datac => \MEM_RAM|MEMORY[27][30]~q\,
	datad => \mux_2|f[30]~1477_combout\,
	combout => \mux_2|f[30]~1478_combout\);

-- Location: LCCOMB_X15_Y10_N22
\mux_2|f[30]~1481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1481_combout\ = (\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[30]~1478_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[30]~1480_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[30]~1480_combout\,
	datad => \mux_2|f[30]~1478_combout\,
	combout => \mux_2|f[30]~1481_combout\);

-- Location: LCCOMB_X28_Y14_N8
\MEM_RAM|MEMORY[22][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[22][30]~feeder_combout\);

-- Location: FF_X28_Y14_N9
\MEM_RAM|MEMORY[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][30]~q\);

-- Location: FF_X29_Y11_N17
\MEM_RAM|MEMORY[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][30]~q\);

-- Location: LCCOMB_X29_Y6_N12
\MEM_RAM|MEMORY[28][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[28][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[28][30]~feeder_combout\);

-- Location: FF_X29_Y6_N13
\MEM_RAM|MEMORY[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[28][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][30]~q\);

-- Location: FF_X28_Y11_N3
\MEM_RAM|MEMORY[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][30]~q\);

-- Location: LCCOMB_X28_Y11_N2
\mux_2|f[30]~1475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1475_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[28][30]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[20][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][30]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[20][30]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[30]~1475_combout\);

-- Location: LCCOMB_X29_Y11_N16
\mux_2|f[30]~1476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1476_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[30]~1475_combout\ & ((\MEM_RAM|MEMORY[30][30]~q\))) # (!\mux_2|f[30]~1475_combout\ & (\MEM_RAM|MEMORY[22][30]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[30]~1475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[22][30]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[30][30]~q\,
	datad => \mux_2|f[30]~1475_combout\,
	combout => \mux_2|f[30]~1476_combout\);

-- Location: FF_X12_Y7_N11
\MEM_RAM|MEMORY[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][30]~q\);

-- Location: FF_X12_Y7_N17
\MEM_RAM|MEMORY[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][30]~q\);

-- Location: LCCOMB_X29_Y7_N0
\MEM_RAM|MEMORY[29][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[29][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[29][30]~feeder_combout\);

-- Location: FF_X29_Y7_N1
\MEM_RAM|MEMORY[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[29][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][30]~q\);

-- Location: FF_X25_Y7_N11
\MEM_RAM|MEMORY[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][30]~q\);

-- Location: LCCOMB_X25_Y7_N10
\mux_2|f[30]~1482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1482_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[29][30]~q\) # ((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[21][30]~q\ & !\ALU_1|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[29][30]~q\,
	datac => \MEM_RAM|MEMORY[21][30]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[30]~1482_combout\);

-- Location: LCCOMB_X12_Y7_N16
\mux_2|f[30]~1483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1483_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[30]~1482_combout\ & ((\MEM_RAM|MEMORY[31][30]~q\))) # (!\mux_2|f[30]~1482_combout\ & (\MEM_RAM|MEMORY[23][30]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[30]~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[23][30]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[31][30]~q\,
	datad => \mux_2|f[30]~1482_combout\,
	combout => \mux_2|f[30]~1483_combout\);

-- Location: LCCOMB_X15_Y10_N20
\mux_2|f[30]~1484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1484_combout\ = (\mux_2|f[30]~1481_combout\ & (((\mux_2|f[30]~1483_combout\) # (!\ALU_1|Mux61~3_combout\)))) # (!\mux_2|f[30]~1481_combout\ & (\mux_2|f[30]~1476_combout\ & (\ALU_1|Mux61~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[30]~1481_combout\,
	datab => \mux_2|f[30]~1476_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \mux_2|f[30]~1483_combout\,
	combout => \mux_2|f[30]~1484_combout\);

-- Location: LCCOMB_X24_Y5_N0
\MEM_RAM|MEMORY[39][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[39][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[39][30]~feeder_combout\);

-- Location: FF_X24_Y5_N1
\MEM_RAM|MEMORY[39][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[39][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][30]~q\);

-- Location: FF_X12_Y6_N13
\MEM_RAM|MEMORY[47][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][30]~q\);

-- Location: LCCOMB_X13_Y7_N4
\MEM_RAM|MEMORY[43][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[43][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[43][30]~feeder_combout\);

-- Location: FF_X13_Y7_N5
\MEM_RAM|MEMORY[43][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[43][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][30]~q\);

-- Location: FF_X12_Y6_N19
\MEM_RAM|MEMORY[35][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][30]~q\);

-- Location: LCCOMB_X12_Y6_N18
\mux_2|f[30]~1492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1492_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[43][30]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[35][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[43][30]~q\,
	datac => \MEM_RAM|MEMORY[35][30]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[30]~1492_combout\);

-- Location: LCCOMB_X12_Y6_N12
\mux_2|f[30]~1493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1493_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[30]~1492_combout\ & ((\MEM_RAM|MEMORY[47][30]~q\))) # (!\mux_2|f[30]~1492_combout\ & (\MEM_RAM|MEMORY[39][30]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[30]~1492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[39][30]~q\,
	datac => \MEM_RAM|MEMORY[47][30]~q\,
	datad => \mux_2|f[30]~1492_combout\,
	combout => \mux_2|f[30]~1493_combout\);

-- Location: LCCOMB_X13_Y11_N16
\MEM_RAM|MEMORY[37][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[37][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[37][30]~feeder_combout\);

-- Location: FF_X13_Y11_N17
\MEM_RAM|MEMORY[37][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[37][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][30]~q\);

-- Location: FF_X14_Y15_N7
\MEM_RAM|MEMORY[45][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][30]~q\);

-- Location: LCCOMB_X15_Y15_N4
\MEM_RAM|MEMORY[41][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[41][30]~feeder_combout\);

-- Location: FF_X15_Y15_N5
\MEM_RAM|MEMORY[41][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][30]~q\);

-- Location: FF_X14_Y15_N25
\MEM_RAM|MEMORY[33][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][30]~q\);

-- Location: LCCOMB_X14_Y15_N24
\mux_2|f[30]~1485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1485_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[41][30]~q\) # ((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[33][30]~q\ & !\ALU_1|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[41][30]~q\,
	datac => \MEM_RAM|MEMORY[33][30]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[30]~1485_combout\);

-- Location: LCCOMB_X14_Y15_N6
\mux_2|f[30]~1486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1486_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[30]~1485_combout\ & ((\MEM_RAM|MEMORY[45][30]~q\))) # (!\mux_2|f[30]~1485_combout\ & (\MEM_RAM|MEMORY[37][30]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[30]~1485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[37][30]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[45][30]~q\,
	datad => \mux_2|f[30]~1485_combout\,
	combout => \mux_2|f[30]~1486_combout\);

-- Location: LCCOMB_X23_Y12_N8
\MEM_RAM|MEMORY[36][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[36][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[36][30]~feeder_combout\);

-- Location: FF_X23_Y12_N9
\MEM_RAM|MEMORY[36][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[36][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][30]~q\);

-- Location: FF_X16_Y14_N13
\MEM_RAM|MEMORY[44][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][30]~q\);

-- Location: FF_X15_Y14_N31
\MEM_RAM|MEMORY[40][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][30]~q\);

-- Location: FF_X16_Y14_N3
\MEM_RAM|MEMORY[32][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][30]~q\);

-- Location: LCCOMB_X16_Y14_N2
\mux_2|f[30]~1489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1489_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[40][30]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[32][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[40][30]~q\,
	datac => \MEM_RAM|MEMORY[32][30]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[30]~1489_combout\);

-- Location: LCCOMB_X16_Y14_N12
\mux_2|f[30]~1490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1490_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[30]~1489_combout\ & ((\MEM_RAM|MEMORY[44][30]~q\))) # (!\mux_2|f[30]~1489_combout\ & (\MEM_RAM|MEMORY[36][30]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[30]~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[36][30]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[44][30]~q\,
	datad => \mux_2|f[30]~1489_combout\,
	combout => \mux_2|f[30]~1490_combout\);

-- Location: LCCOMB_X23_Y12_N6
\MEM_RAM|MEMORY[38][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[38][30]~feeder_combout\);

-- Location: FF_X23_Y12_N7
\MEM_RAM|MEMORY[38][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][30]~q\);

-- Location: FF_X15_Y11_N29
\MEM_RAM|MEMORY[46][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][30]~q\);

-- Location: LCCOMB_X16_Y11_N12
\MEM_RAM|MEMORY[42][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[42][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[42][30]~feeder_combout\);

-- Location: FF_X16_Y11_N13
\MEM_RAM|MEMORY[42][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[42][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][30]~q\);

-- Location: FF_X15_Y11_N19
\MEM_RAM|MEMORY[34][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][30]~q\);

-- Location: LCCOMB_X15_Y11_N18
\mux_2|f[30]~1487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1487_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[42][30]~q\)) # (!\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[34][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[42][30]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[34][30]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[30]~1487_combout\);

-- Location: LCCOMB_X15_Y11_N28
\mux_2|f[30]~1488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1488_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[30]~1487_combout\ & ((\MEM_RAM|MEMORY[46][30]~q\))) # (!\mux_2|f[30]~1487_combout\ & (\MEM_RAM|MEMORY[38][30]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[30]~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[38][30]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[46][30]~q\,
	datad => \mux_2|f[30]~1487_combout\,
	combout => \mux_2|f[30]~1488_combout\);

-- Location: LCCOMB_X16_Y14_N6
\mux_2|f[30]~1491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1491_combout\ = (\ALU_1|Mux62~3_combout\ & (((\mux_2|f[30]~1488_combout\) # (\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[30]~1490_combout\ & ((!\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[30]~1490_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[30]~1488_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[30]~1491_combout\);

-- Location: LCCOMB_X15_Y10_N30
\mux_2|f[30]~1494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1494_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1491_combout\ & (\mux_2|f[30]~1493_combout\)) # (!\mux_2|f[30]~1491_combout\ & ((\mux_2|f[30]~1486_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[30]~1493_combout\,
	datac => \mux_2|f[30]~1486_combout\,
	datad => \mux_2|f[30]~1491_combout\,
	combout => \mux_2|f[30]~1494_combout\);

-- Location: LCCOMB_X20_Y17_N18
\MEM_RAM|MEMORY[7][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[7][30]~feeder_combout\);

-- Location: FF_X20_Y17_N19
\MEM_RAM|MEMORY[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][30]~q\);

-- Location: FF_X14_Y13_N13
\MEM_RAM|MEMORY[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][30]~q\);

-- Location: LCCOMB_X14_Y12_N2
\MEM_RAM|MEMORY[14][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[14][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[14][30]~feeder_combout\);

-- Location: FF_X14_Y12_N3
\MEM_RAM|MEMORY[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[14][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][30]~q\);

-- Location: FF_X14_Y13_N19
\MEM_RAM|MEMORY[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][30]~q\);

-- Location: LCCOMB_X14_Y13_N18
\mux_2|f[30]~1502\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1502_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[14][30]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[6][30]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[14][30]~q\,
	datac => \MEM_RAM|MEMORY[6][30]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[30]~1502_combout\);

-- Location: LCCOMB_X14_Y13_N12
\mux_2|f[30]~1503\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1503_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1502_combout\ & ((\MEM_RAM|MEMORY[15][30]~q\))) # (!\mux_2|f[30]~1502_combout\ & (\MEM_RAM|MEMORY[7][30]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][30]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[15][30]~q\,
	datad => \mux_2|f[30]~1502_combout\,
	combout => \mux_2|f[30]~1503_combout\);

-- Location: LCCOMB_X12_Y13_N30
\MEM_RAM|MEMORY[1][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[1][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[1][30]~feeder_combout\);

-- Location: FF_X12_Y13_N31
\MEM_RAM|MEMORY[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[1][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][30]~q\);

-- Location: FF_X15_Y10_N27
\MEM_RAM|MEMORY[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][30]~q\);

-- Location: FF_X15_Y10_N17
\MEM_RAM|MEMORY[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][30]~q\);

-- Location: FF_X23_Y5_N5
\MEM_RAM|MEMORY[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][30]~q\);

-- Location: LCCOMB_X15_Y10_N16
\mux_2|f[30]~1499\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1499_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux60~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[8][30]~q\))) # (!\ALU_1|Mux60~3_combout\ & (\MEM_RAM|MEMORY[0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[0][30]~q\,
	datad => \MEM_RAM|MEMORY[8][30]~q\,
	combout => \mux_2|f[30]~1499_combout\);

-- Location: LCCOMB_X15_Y10_N26
\mux_2|f[30]~1500\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1500_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1499_combout\ & ((\MEM_RAM|MEMORY[9][30]~q\))) # (!\mux_2|f[30]~1499_combout\ & (\MEM_RAM|MEMORY[1][30]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \MEM_RAM|MEMORY[1][30]~q\,
	datac => \MEM_RAM|MEMORY[9][30]~q\,
	datad => \mux_2|f[30]~1499_combout\,
	combout => \mux_2|f[30]~1500_combout\);

-- Location: FF_X13_Y10_N3
\MEM_RAM|MEMORY[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][30]~q\);

-- Location: LCCOMB_X11_Y10_N22
\MEM_RAM|MEMORY[5][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[5][30]~feeder_combout\);

-- Location: FF_X11_Y10_N23
\MEM_RAM|MEMORY[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][30]~q\);

-- Location: LCCOMB_X30_Y10_N22
\MEM_RAM|MEMORY[12][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[12][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[12][30]~feeder_combout\);

-- Location: FF_X30_Y10_N23
\MEM_RAM|MEMORY[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[12][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][30]~q\);

-- Location: FF_X13_Y10_N1
\MEM_RAM|MEMORY[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][30]~q\);

-- Location: LCCOMB_X14_Y10_N24
\mux_2|f[30]~1497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1497_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[12][30]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[4][30]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[12][30]~q\,
	datac => \MEM_RAM|MEMORY[4][30]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[30]~1497_combout\);

-- Location: LCCOMB_X14_Y10_N30
\mux_2|f[30]~1498\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1498_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1497_combout\ & (\MEM_RAM|MEMORY[13][30]~q\)) # (!\mux_2|f[30]~1497_combout\ & ((\MEM_RAM|MEMORY[5][30]~q\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[13][30]~q\,
	datab => \MEM_RAM|MEMORY[5][30]~q\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[30]~1497_combout\,
	combout => \mux_2|f[30]~1498_combout\);

-- Location: LCCOMB_X15_Y10_N4
\mux_2|f[30]~1501\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1501_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[30]~1498_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[30]~1500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[30]~1500_combout\,
	datad => \mux_2|f[30]~1498_combout\,
	combout => \mux_2|f[30]~1501_combout\);

-- Location: FF_X14_Y14_N5
\MEM_RAM|MEMORY[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][30]~q\);

-- Location: FF_X14_Y14_N27
\MEM_RAM|MEMORY[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][30]~q\);

-- Location: LCCOMB_X14_Y12_N20
\MEM_RAM|MEMORY[10][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[10][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[10][30]~feeder_combout\);

-- Location: FF_X14_Y12_N21
\MEM_RAM|MEMORY[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[10][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][30]~q\);

-- Location: FF_X18_Y14_N23
\MEM_RAM|MEMORY[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][30]~q\);

-- Location: LCCOMB_X18_Y14_N22
\mux_2|f[30]~1495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1495_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[10][30]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[2][30]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[10][30]~q\,
	datac => \MEM_RAM|MEMORY[2][30]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[30]~1495_combout\);

-- Location: LCCOMB_X14_Y14_N26
\mux_2|f[30]~1496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1496_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1495_combout\ & ((\MEM_RAM|MEMORY[11][30]~q\))) # (!\mux_2|f[30]~1495_combout\ & (\MEM_RAM|MEMORY[3][30]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \MEM_RAM|MEMORY[3][30]~q\,
	datac => \MEM_RAM|MEMORY[11][30]~q\,
	datad => \mux_2|f[30]~1495_combout\,
	combout => \mux_2|f[30]~1496_combout\);

-- Location: LCCOMB_X15_Y10_N2
\mux_2|f[30]~1504\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1504_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[30]~1501_combout\ & (\mux_2|f[30]~1503_combout\)) # (!\mux_2|f[30]~1501_combout\ & ((\mux_2|f[30]~1496_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[30]~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[30]~1503_combout\,
	datac => \mux_2|f[30]~1501_combout\,
	datad => \mux_2|f[30]~1496_combout\,
	combout => \mux_2|f[30]~1504_combout\);

-- Location: LCCOMB_X15_Y10_N8
\mux_2|f[30]~1505\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1505_combout\ = (\ALU_1|Mux59~3_combout\ & (\ALU_1|Mux58~3_combout\)) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\mux_2|f[30]~1494_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\mux_2|f[30]~1504_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[30]~1494_combout\,
	datad => \mux_2|f[30]~1504_combout\,
	combout => \mux_2|f[30]~1505_combout\);

-- Location: FF_X16_Y13_N19
\MEM_RAM|MEMORY[51][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][30]~q\);

-- Location: FF_X16_Y16_N21
\MEM_RAM|MEMORY[59][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][30]~q\);

-- Location: LCCOMB_X16_Y18_N30
\MEM_RAM|MEMORY[58][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[58][30]~feeder_combout\);

-- Location: FF_X16_Y18_N31
\MEM_RAM|MEMORY[58][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][30]~q\);

-- Location: FF_X17_Y16_N25
\MEM_RAM|MEMORY[50][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][30]~q\);

-- Location: LCCOMB_X17_Y16_N24
\mux_2|f[30]~1506\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1506_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[58][30]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[50][30]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[58][30]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[50][30]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[30]~1506_combout\);

-- Location: LCCOMB_X16_Y16_N20
\mux_2|f[30]~1507\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1507_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1506_combout\ & ((\MEM_RAM|MEMORY[59][30]~q\))) # (!\mux_2|f[30]~1506_combout\ & (\MEM_RAM|MEMORY[51][30]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[51][30]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[59][30]~q\,
	datad => \mux_2|f[30]~1506_combout\,
	combout => \mux_2|f[30]~1507_combout\);

-- Location: FF_X18_Y5_N31
\MEM_RAM|MEMORY[63][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \BANCO_REG|Mux33~4_combout\,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][30]~q\);

-- Location: FF_X16_Y16_N3
\MEM_RAM|MEMORY[55][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][30]~q\);

-- Location: LCCOMB_X18_Y19_N20
\MEM_RAM|MEMORY[62][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[62][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[62][30]~feeder_combout\);

-- Location: FF_X18_Y19_N21
\MEM_RAM|MEMORY[62][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[62][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][30]~q\);

-- Location: FF_X17_Y16_N7
\MEM_RAM|MEMORY[54][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][30]~q\);

-- Location: LCCOMB_X17_Y16_N6
\mux_2|f[30]~1513\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1513_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[62][30]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[54][30]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[62][30]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[54][30]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[30]~1513_combout\);

-- Location: LCCOMB_X16_Y16_N2
\mux_2|f[30]~1514\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1514_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1513_combout\ & (\MEM_RAM|MEMORY[63][30]~q\)) # (!\mux_2|f[30]~1513_combout\ & ((\MEM_RAM|MEMORY[55][30]~q\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][30]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[55][30]~q\,
	datad => \mux_2|f[30]~1513_combout\,
	combout => \mux_2|f[30]~1514_combout\);

-- Location: FF_X29_Y11_N7
\MEM_RAM|MEMORY[53][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][30]~q\);

-- Location: FF_X23_Y10_N19
\MEM_RAM|MEMORY[61][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][30]~q\);

-- Location: FF_X23_Y11_N13
\MEM_RAM|MEMORY[60][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][30]~q\);

-- Location: FF_X23_Y10_N25
\MEM_RAM|MEMORY[52][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][30]~q\);

-- Location: LCCOMB_X23_Y10_N24
\mux_2|f[30]~1508\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1508_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[60][30]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[52][30]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[60][30]~q\,
	datac => \MEM_RAM|MEMORY[52][30]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[30]~1508_combout\);

-- Location: LCCOMB_X23_Y10_N18
\mux_2|f[30]~1509\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1509_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1508_combout\ & ((\MEM_RAM|MEMORY[61][30]~q\))) # (!\mux_2|f[30]~1508_combout\ & (\MEM_RAM|MEMORY[53][30]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][30]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[61][30]~q\,
	datad => \mux_2|f[30]~1508_combout\,
	combout => \mux_2|f[30]~1509_combout\);

-- Location: LCCOMB_X30_Y9_N12
\MEM_RAM|MEMORY[49][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[49][30]~feeder_combout\);

-- Location: FF_X30_Y9_N13
\MEM_RAM|MEMORY[49][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][30]~q\);

-- Location: FF_X25_Y6_N27
\MEM_RAM|MEMORY[57][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][30]~q\);

-- Location: LCCOMB_X28_Y6_N20
\MEM_RAM|MEMORY[56][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][30]~feeder_combout\ = \BANCO_REG|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux33~4_combout\,
	combout => \MEM_RAM|MEMORY[56][30]~feeder_combout\);

-- Location: FF_X28_Y6_N21
\MEM_RAM|MEMORY[56][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][30]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][30]~q\);

-- Location: FF_X25_Y6_N29
\MEM_RAM|MEMORY[48][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux33~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][30]~q\);

-- Location: LCCOMB_X25_Y6_N28
\mux_2|f[30]~1510\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1510_combout\ = (\ALU_1|Mux60~3_combout\ & ((\MEM_RAM|MEMORY[56][30]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\MEM_RAM|MEMORY[48][30]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[56][30]~q\,
	datac => \MEM_RAM|MEMORY[48][30]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[30]~1510_combout\);

-- Location: LCCOMB_X25_Y6_N26
\mux_2|f[30]~1511\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1511_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[30]~1510_combout\ & ((\MEM_RAM|MEMORY[57][30]~q\))) # (!\mux_2|f[30]~1510_combout\ & (\MEM_RAM|MEMORY[49][30]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[30]~1510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[49][30]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[57][30]~q\,
	datad => \mux_2|f[30]~1510_combout\,
	combout => \mux_2|f[30]~1511_combout\);

-- Location: LCCOMB_X15_Y10_N6
\mux_2|f[30]~1512\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1512_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[30]~1509_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[30]~1511_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[30]~1509_combout\,
	datad => \mux_2|f[30]~1511_combout\,
	combout => \mux_2|f[30]~1512_combout\);

-- Location: LCCOMB_X15_Y10_N12
\mux_2|f[30]~1515\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1515_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[30]~1512_combout\ & ((\mux_2|f[30]~1514_combout\))) # (!\mux_2|f[30]~1512_combout\ & (\mux_2|f[30]~1507_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[30]~1512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[30]~1507_combout\,
	datac => \mux_2|f[30]~1514_combout\,
	datad => \mux_2|f[30]~1512_combout\,
	combout => \mux_2|f[30]~1515_combout\);

-- Location: LCCOMB_X15_Y10_N10
\mux_2|f[30]~1516\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1516_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[30]~1505_combout\ & ((\mux_2|f[30]~1515_combout\))) # (!\mux_2|f[30]~1505_combout\ & (\mux_2|f[30]~1484_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[30]~1505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \mux_2|f[30]~1484_combout\,
	datac => \mux_2|f[30]~1505_combout\,
	datad => \mux_2|f[30]~1515_combout\,
	combout => \mux_2|f[30]~1516_combout\);

-- Location: LCCOMB_X16_Y10_N6
\mux_2|f[30]~1517\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1517_combout\ = (\mux_2|f[1]~154_combout\ & ((\ALU_1|Mux1~0_combout\) # ((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[30]~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Mux1~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[30]~1516_combout\,
	combout => \mux_2|f[30]~1517_combout\);

-- Location: LCCOMB_X16_Y10_N0
\mux_2|f[30]~1518\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1518_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[30]~1517_combout\ & ((\ALU_1|Add0~60_combout\))) # (!\mux_2|f[30]~1517_combout\ & (!\ALU_1|temp~30_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[30]~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|temp~30_combout\,
	datac => \ALU_1|Add0~60_combout\,
	datad => \mux_2|f[30]~1517_combout\,
	combout => \mux_2|f[30]~1518_combout\);

-- Location: LCCOMB_X16_Y10_N30
\mux_JAL|f[30]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[30]~2_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[30]~60_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[30]~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[30]~60_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[30]~1518_combout\,
	combout => \mux_JAL|f[30]~2_combout\);

-- Location: FF_X16_Y10_N31
\BANCO_REG|MEMORY[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[30]~2_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][30]~q\);

-- Location: LCCOMB_X18_Y5_N18
\mux_3|f[30]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[30]~64_combout\ = (\PC|q\(2) & (\BANCO_REG|MEMORY[2][30]~q\ & (!\PC|q\(1) & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \BANCO_REG|MEMORY[2][30]~q\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_3|f[30]~64_combout\);

-- Location: LCCOMB_X19_Y9_N30
\ALU_1|Add0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Add0~62_combout\ = \mux_3|f[31]~63_combout\ $ (\ALU_1|Add0~61\ $ (\BANCO_REG|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_3|f[31]~63_combout\,
	datad => \BANCO_REG|Mux0~1_combout\,
	cin => \ALU_1|Add0~61\,
	combout => \ALU_1|Add0~62_combout\);

-- Location: LCCOMB_X12_Y9_N14
\ALU_1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux0~0_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~62_combout\,
	combout => \ALU_1|Mux0~0_combout\);

-- Location: LCCOMB_X17_Y5_N30
\ALU_1|temp~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~31_combout\ = (\mux_3|f[31]~63_combout\) # (\BANCO_REG|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_3|f[31]~63_combout\,
	datad => \BANCO_REG|Mux0~1_combout\,
	combout => \ALU_1|temp~31_combout\);

-- Location: LCCOMB_X24_Y6_N20
\BANCO_REG|Mux32~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux32~4_combout\ = (\BANCO_REG|MEMORY[2][31]~q\ & ((\PC|q\(0) & (\PC|q\(2) & !\PC|q\(1))) # (!\PC|q\(0) & (!\PC|q\(2) & \PC|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \BANCO_REG|MEMORY[2][31]~q\,
	combout => \BANCO_REG|Mux32~4_combout\);

-- Location: FF_X13_Y12_N21
\MEM_RAM|MEMORY[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][31]~q\);

-- Location: FF_X10_Y6_N13
\MEM_RAM|MEMORY[62][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][31]~q\);

-- Location: FF_X10_Y6_N11
\MEM_RAM|MEMORY[46][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][31]~q\);

-- Location: FF_X13_Y6_N31
\MEM_RAM|MEMORY[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][31]~q\);

-- Location: LCCOMB_X13_Y6_N30
\mux_2|f[31]~1550\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1550_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[46][31]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[14][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[14][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1550_combout\);

-- Location: LCCOMB_X10_Y6_N12
\mux_2|f[31]~1551\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1551_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1550_combout\ & ((\MEM_RAM|MEMORY[62][31]~q\))) # (!\mux_2|f[31]~1550_combout\ & (\MEM_RAM|MEMORY[30][31]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[30][31]~q\,
	datac => \MEM_RAM|MEMORY[62][31]~q\,
	datad => \mux_2|f[31]~1550_combout\,
	combout => \mux_2|f[31]~1551_combout\);

-- Location: FF_X14_Y3_N19
\MEM_RAM|MEMORY[63][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][31]~q\);

-- Location: FF_X9_Y6_N17
\MEM_RAM|MEMORY[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][31]~q\);

-- Location: FF_X12_Y6_N23
\MEM_RAM|MEMORY[47][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][31]~q\);

-- Location: FF_X9_Y6_N19
\MEM_RAM|MEMORY[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][31]~q\);

-- Location: LCCOMB_X9_Y6_N18
\mux_2|f[31]~1557\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1557_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[47][31]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[15][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[47][31]~q\,
	datac => \MEM_RAM|MEMORY[15][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1557_combout\);

-- Location: LCCOMB_X9_Y6_N16
\mux_2|f[31]~1558\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1558_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1557_combout\ & (\MEM_RAM|MEMORY[63][31]~q\)) # (!\mux_2|f[31]~1557_combout\ & ((\MEM_RAM|MEMORY[31][31]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[63][31]~q\,
	datac => \MEM_RAM|MEMORY[31][31]~q\,
	datad => \mux_2|f[31]~1557_combout\,
	combout => \mux_2|f[31]~1558_combout\);

-- Location: FF_X16_Y11_N23
\MEM_RAM|MEMORY[42][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][31]~q\);

-- Location: FF_X15_Y6_N25
\MEM_RAM|MEMORY[58][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][31]~q\);

-- Location: LCCOMB_X13_Y14_N10
\MEM_RAM|MEMORY[26][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[26][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[26][31]~feeder_combout\);

-- Location: FF_X13_Y14_N11
\MEM_RAM|MEMORY[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[26][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][31]~q\);

-- Location: FF_X15_Y6_N19
\MEM_RAM|MEMORY[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][31]~q\);

-- Location: LCCOMB_X15_Y6_N18
\mux_2|f[31]~1554\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1554_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[26][31]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[10][31]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[10][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1554_combout\);

-- Location: LCCOMB_X15_Y6_N24
\mux_2|f[31]~1555\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1555_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[31]~1554_combout\ & ((\MEM_RAM|MEMORY[58][31]~q\))) # (!\mux_2|f[31]~1554_combout\ & (\MEM_RAM|MEMORY[42][31]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[31]~1554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[42][31]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[58][31]~q\,
	datad => \mux_2|f[31]~1554_combout\,
	combout => \mux_2|f[31]~1555_combout\);

-- Location: FF_X15_Y15_N19
\MEM_RAM|MEMORY[43][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][31]~q\);

-- Location: FF_X15_Y16_N23
\MEM_RAM|MEMORY[59][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][31]~q\);

-- Location: LCCOMB_X15_Y17_N24
\MEM_RAM|MEMORY[27][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[27][31]~feeder_combout\);

-- Location: FF_X15_Y17_N25
\MEM_RAM|MEMORY[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][31]~q\);

-- Location: FF_X15_Y16_N29
\MEM_RAM|MEMORY[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][31]~q\);

-- Location: LCCOMB_X15_Y16_N28
\mux_2|f[31]~1552\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1552_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[27][31]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[11][31]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[11][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1552_combout\);

-- Location: LCCOMB_X15_Y16_N22
\mux_2|f[31]~1553\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1553_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[31]~1552_combout\ & ((\MEM_RAM|MEMORY[59][31]~q\))) # (!\mux_2|f[31]~1552_combout\ & (\MEM_RAM|MEMORY[43][31]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[31]~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[43][31]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[59][31]~q\,
	datad => \mux_2|f[31]~1552_combout\,
	combout => \mux_2|f[31]~1553_combout\);

-- Location: LCCOMB_X15_Y6_N2
\mux_2|f[31]~1556\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1556_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux61~3_combout\) # (\mux_2|f[31]~1553_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[31]~1555_combout\ & (!\ALU_1|Mux61~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[31]~1555_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \mux_2|f[31]~1553_combout\,
	combout => \mux_2|f[31]~1556_combout\);

-- Location: LCCOMB_X15_Y6_N12
\mux_2|f[31]~1559\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1559_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[31]~1556_combout\ & ((\mux_2|f[31]~1558_combout\))) # (!\mux_2|f[31]~1556_combout\ & (\mux_2|f[31]~1551_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[31]~1556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[31]~1551_combout\,
	datab => \mux_2|f[31]~1558_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \mux_2|f[31]~1556_combout\,
	combout => \mux_2|f[31]~1559_combout\);

-- Location: FF_X29_Y6_N15
\MEM_RAM|MEMORY[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][31]~q\);

-- Location: FF_X25_Y10_N15
\MEM_RAM|MEMORY[60][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][31]~q\);

-- Location: LCCOMB_X27_Y11_N24
\MEM_RAM|MEMORY[44][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[44][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[44][31]~feeder_combout\);

-- Location: FF_X27_Y11_N25
\MEM_RAM|MEMORY[44][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[44][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][31]~q\);

-- Location: FF_X29_Y10_N17
\MEM_RAM|MEMORY[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][31]~q\);

-- Location: LCCOMB_X29_Y10_N16
\mux_2|f[31]~1519\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1519_combout\ = (\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[44][31]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((\MEM_RAM|MEMORY[12][31]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[44][31]~q\,
	datac => \MEM_RAM|MEMORY[12][31]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[31]~1519_combout\);

-- Location: LCCOMB_X25_Y10_N14
\mux_2|f[31]~1520\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1520_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1519_combout\ & ((\MEM_RAM|MEMORY[60][31]~q\))) # (!\mux_2|f[31]~1519_combout\ & (\MEM_RAM|MEMORY[28][31]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[28][31]~q\,
	datac => \MEM_RAM|MEMORY[60][31]~q\,
	datad => \mux_2|f[31]~1519_combout\,
	combout => \mux_2|f[31]~1520_combout\);

-- Location: FF_X29_Y7_N23
\MEM_RAM|MEMORY[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][31]~q\);

-- Location: FF_X24_Y6_N17
\MEM_RAM|MEMORY[61][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][31]~q\);

-- Location: FF_X11_Y6_N9
\MEM_RAM|MEMORY[45][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][31]~q\);

-- Location: FF_X11_Y6_N15
\MEM_RAM|MEMORY[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][31]~q\);

-- Location: LCCOMB_X11_Y6_N14
\mux_2|f[31]~1526\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1526_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[45][31]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[13][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[45][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[13][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1526_combout\);

-- Location: LCCOMB_X24_Y6_N16
\mux_2|f[31]~1527\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1527_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1526_combout\ & ((\MEM_RAM|MEMORY[61][31]~q\))) # (!\mux_2|f[31]~1526_combout\ & (\MEM_RAM|MEMORY[29][31]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[29][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[61][31]~q\,
	datad => \mux_2|f[31]~1526_combout\,
	combout => \mux_2|f[31]~1527_combout\);

-- Location: LCCOMB_X25_Y5_N10
\MEM_RAM|MEMORY[41][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[41][31]~feeder_combout\);

-- Location: FF_X25_Y5_N11
\MEM_RAM|MEMORY[41][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][31]~q\);

-- Location: FF_X14_Y5_N1
\MEM_RAM|MEMORY[57][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][31]~q\);

-- Location: LCCOMB_X22_Y5_N26
\MEM_RAM|MEMORY[25][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[25][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[25][31]~feeder_combout\);

-- Location: FF_X22_Y5_N27
\MEM_RAM|MEMORY[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[25][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][31]~q\);

-- Location: FF_X14_Y5_N19
\MEM_RAM|MEMORY[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][31]~q\);

-- Location: LCCOMB_X14_Y5_N18
\mux_2|f[31]~1521\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1521_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[25][31]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[9][31]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[25][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[9][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1521_combout\);

-- Location: LCCOMB_X14_Y5_N0
\mux_2|f[31]~1522\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1522_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[31]~1521_combout\ & ((\MEM_RAM|MEMORY[57][31]~q\))) # (!\mux_2|f[31]~1521_combout\ & (\MEM_RAM|MEMORY[41][31]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[31]~1521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][31]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[57][31]~q\,
	datad => \mux_2|f[31]~1521_combout\,
	combout => \mux_2|f[31]~1522_combout\);

-- Location: FF_X28_Y6_N11
\MEM_RAM|MEMORY[40][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][31]~q\);

-- Location: FF_X28_Y6_N9
\MEM_RAM|MEMORY[56][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][31]~q\);

-- Location: FF_X29_Y6_N17
\MEM_RAM|MEMORY[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][31]~q\);

-- Location: FF_X29_Y10_N19
\MEM_RAM|MEMORY[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][31]~q\);

-- Location: LCCOMB_X29_Y10_N18
\mux_2|f[31]~1523\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1523_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[24][31]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[24][31]~q\,
	datac => \MEM_RAM|MEMORY[8][31]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[31]~1523_combout\);

-- Location: LCCOMB_X28_Y6_N8
\mux_2|f[31]~1524\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1524_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[31]~1523_combout\ & ((\MEM_RAM|MEMORY[56][31]~q\))) # (!\mux_2|f[31]~1523_combout\ & (\MEM_RAM|MEMORY[40][31]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[31]~1523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][31]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[56][31]~q\,
	datad => \mux_2|f[31]~1523_combout\,
	combout => \mux_2|f[31]~1524_combout\);

-- Location: LCCOMB_X17_Y6_N20
\mux_2|f[31]~1525\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1525_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[31]~1522_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[31]~1524_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[31]~1522_combout\,
	datad => \mux_2|f[31]~1524_combout\,
	combout => \mux_2|f[31]~1525_combout\);

-- Location: LCCOMB_X17_Y6_N22
\mux_2|f[31]~1528\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1528_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[31]~1525_combout\ & ((\mux_2|f[31]~1527_combout\))) # (!\mux_2|f[31]~1525_combout\ & (\mux_2|f[31]~1520_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[31]~1525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[31]~1520_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[31]~1527_combout\,
	datad => \mux_2|f[31]~1525_combout\,
	combout => \mux_2|f[31]~1528_combout\);

-- Location: LCCOMB_X27_Y6_N2
\MEM_RAM|MEMORY[23][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[23][31]~feeder_combout\);

-- Location: FF_X27_Y6_N3
\MEM_RAM|MEMORY[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][31]~q\);

-- Location: FF_X20_Y17_N15
\MEM_RAM|MEMORY[55][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][31]~q\);

-- Location: LCCOMB_X24_Y19_N4
\MEM_RAM|MEMORY[39][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[39][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[39][31]~feeder_combout\);

-- Location: FF_X24_Y19_N5
\MEM_RAM|MEMORY[39][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[39][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][31]~q\);

-- Location: FF_X20_Y17_N29
\MEM_RAM|MEMORY[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][31]~q\);

-- Location: LCCOMB_X20_Y17_N28
\mux_2|f[31]~1536\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1536_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[39][31]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[7][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[39][31]~q\,
	datac => \MEM_RAM|MEMORY[7][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1536_combout\);

-- Location: LCCOMB_X20_Y17_N14
\mux_2|f[31]~1537\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1537_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1536_combout\ & ((\MEM_RAM|MEMORY[55][31]~q\))) # (!\mux_2|f[31]~1536_combout\ & (\MEM_RAM|MEMORY[23][31]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[23][31]~q\,
	datac => \MEM_RAM|MEMORY[55][31]~q\,
	datad => \mux_2|f[31]~1536_combout\,
	combout => \mux_2|f[31]~1537_combout\);

-- Location: FF_X27_Y9_N15
\MEM_RAM|MEMORY[34][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][31]~q\);

-- Location: FF_X16_Y9_N27
\MEM_RAM|MEMORY[50][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][31]~q\);

-- Location: LCCOMB_X25_Y5_N4
\MEM_RAM|MEMORY[18][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[18][31]~feeder_combout\);

-- Location: FF_X25_Y5_N5
\MEM_RAM|MEMORY[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][31]~q\);

-- Location: FF_X16_Y9_N1
\MEM_RAM|MEMORY[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][31]~q\);

-- Location: LCCOMB_X16_Y9_N0
\mux_2|f[31]~1533\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1533_combout\ = (\ALU_1|Mux58~3_combout\ & (((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[18][31]~q\)) # (!\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[2][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[18][31]~q\,
	datac => \MEM_RAM|MEMORY[2][31]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[31]~1533_combout\);

-- Location: LCCOMB_X16_Y9_N26
\mux_2|f[31]~1534\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1534_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[31]~1533_combout\ & ((\MEM_RAM|MEMORY[50][31]~q\))) # (!\mux_2|f[31]~1533_combout\ & (\MEM_RAM|MEMORY[34][31]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[31]~1533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[34][31]~q\,
	datac => \MEM_RAM|MEMORY[50][31]~q\,
	datad => \mux_2|f[31]~1533_combout\,
	combout => \mux_2|f[31]~1534_combout\);

-- Location: FF_X20_Y15_N27
\MEM_RAM|MEMORY[35][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][31]~q\);

-- Location: FF_X16_Y13_N7
\MEM_RAM|MEMORY[51][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][31]~q\);

-- Location: LCCOMB_X15_Y12_N26
\MEM_RAM|MEMORY[19][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[19][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[19][31]~feeder_combout\);

-- Location: FF_X15_Y12_N27
\MEM_RAM|MEMORY[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[19][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][31]~q\);

-- Location: FF_X16_Y13_N29
\MEM_RAM|MEMORY[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][31]~q\);

-- Location: LCCOMB_X16_Y13_N28
\mux_2|f[31]~1531\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1531_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[19][31]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[3][31]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[19][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[3][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1531_combout\);

-- Location: LCCOMB_X16_Y13_N6
\mux_2|f[31]~1532\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1532_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[31]~1531_combout\ & ((\MEM_RAM|MEMORY[51][31]~q\))) # (!\mux_2|f[31]~1531_combout\ & (\MEM_RAM|MEMORY[35][31]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[31]~1531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][31]~q\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \MEM_RAM|MEMORY[51][31]~q\,
	datad => \mux_2|f[31]~1531_combout\,
	combout => \mux_2|f[31]~1532_combout\);

-- Location: LCCOMB_X16_Y9_N20
\mux_2|f[31]~1535\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1535_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[31]~1532_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[31]~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[31]~1534_combout\,
	datad => \mux_2|f[31]~1532_combout\,
	combout => \mux_2|f[31]~1535_combout\);

-- Location: LCCOMB_X19_Y19_N8
\MEM_RAM|MEMORY[22][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[22][31]~feeder_combout\);

-- Location: FF_X19_Y19_N9
\MEM_RAM|MEMORY[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][31]~q\);

-- Location: FF_X22_Y16_N13
\MEM_RAM|MEMORY[54][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][31]~q\);

-- Location: LCCOMB_X24_Y16_N16
\MEM_RAM|MEMORY[38][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[38][31]~feeder_combout\);

-- Location: FF_X24_Y16_N17
\MEM_RAM|MEMORY[38][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][31]~q\);

-- Location: FF_X22_Y16_N3
\MEM_RAM|MEMORY[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][31]~q\);

-- Location: LCCOMB_X22_Y16_N2
\mux_2|f[31]~1529\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1529_combout\ = (\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[38][31]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((\MEM_RAM|MEMORY[6][31]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[38][31]~q\,
	datac => \MEM_RAM|MEMORY[6][31]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[31]~1529_combout\);

-- Location: LCCOMB_X22_Y16_N12
\mux_2|f[31]~1530\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1530_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1529_combout\ & ((\MEM_RAM|MEMORY[54][31]~q\))) # (!\mux_2|f[31]~1529_combout\ & (\MEM_RAM|MEMORY[22][31]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[22][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[54][31]~q\,
	datad => \mux_2|f[31]~1529_combout\,
	combout => \mux_2|f[31]~1530_combout\);

-- Location: LCCOMB_X17_Y6_N4
\mux_2|f[31]~1538\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1538_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[31]~1535_combout\ & (\mux_2|f[31]~1537_combout\)) # (!\mux_2|f[31]~1535_combout\ & ((\mux_2|f[31]~1530_combout\))))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[31]~1535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[31]~1537_combout\,
	datac => \mux_2|f[31]~1535_combout\,
	datad => \mux_2|f[31]~1530_combout\,
	combout => \mux_2|f[31]~1538_combout\);

-- Location: LCCOMB_X28_Y11_N8
\MEM_RAM|MEMORY[20][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[20][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[20][31]~feeder_combout\);

-- Location: FF_X28_Y11_N9
\MEM_RAM|MEMORY[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[20][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][31]~q\);

-- Location: FF_X24_Y7_N29
\MEM_RAM|MEMORY[52][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][31]~q\);

-- Location: LCCOMB_X10_Y7_N18
\MEM_RAM|MEMORY[36][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[36][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[36][31]~feeder_combout\);

-- Location: FF_X10_Y7_N19
\MEM_RAM|MEMORY[36][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[36][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][31]~q\);

-- Location: FF_X24_Y7_N3
\MEM_RAM|MEMORY[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][31]~q\);

-- Location: LCCOMB_X24_Y7_N2
\mux_2|f[31]~1539\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1539_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[36][31]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[36][31]~q\,
	datac => \MEM_RAM|MEMORY[4][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1539_combout\);

-- Location: LCCOMB_X24_Y7_N28
\mux_2|f[31]~1540\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1540_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1539_combout\ & ((\MEM_RAM|MEMORY[52][31]~q\))) # (!\mux_2|f[31]~1539_combout\ & (\MEM_RAM|MEMORY[20][31]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[20][31]~q\,
	datac => \MEM_RAM|MEMORY[52][31]~q\,
	datad => \mux_2|f[31]~1539_combout\,
	combout => \mux_2|f[31]~1540_combout\);

-- Location: LCCOMB_X25_Y7_N20
\MEM_RAM|MEMORY[21][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[21][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[21][31]~feeder_combout\);

-- Location: FF_X25_Y7_N21
\MEM_RAM|MEMORY[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[21][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][31]~q\);

-- Location: FF_X24_Y13_N13
\MEM_RAM|MEMORY[53][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][31]~q\);

-- Location: LCCOMB_X24_Y11_N26
\MEM_RAM|MEMORY[37][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[37][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[37][31]~feeder_combout\);

-- Location: FF_X24_Y11_N27
\MEM_RAM|MEMORY[37][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[37][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][31]~q\);

-- Location: FF_X24_Y13_N7
\MEM_RAM|MEMORY[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][31]~q\);

-- Location: LCCOMB_X24_Y13_N6
\mux_2|f[31]~1546\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1546_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[37][31]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[5][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[37][31]~q\,
	datac => \MEM_RAM|MEMORY[5][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1546_combout\);

-- Location: LCCOMB_X24_Y13_N12
\mux_2|f[31]~1547\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1547_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1546_combout\ & ((\MEM_RAM|MEMORY[53][31]~q\))) # (!\mux_2|f[31]~1546_combout\ & (\MEM_RAM|MEMORY[21][31]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[21][31]~q\,
	datac => \MEM_RAM|MEMORY[53][31]~q\,
	datad => \mux_2|f[31]~1546_combout\,
	combout => \mux_2|f[31]~1547_combout\);

-- Location: FF_X9_Y9_N17
\MEM_RAM|MEMORY[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][31]~q\);

-- Location: FF_X14_Y9_N15
\MEM_RAM|MEMORY[48][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][31]~q\);

-- Location: FF_X16_Y14_N9
\MEM_RAM|MEMORY[32][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][31]~q\);

-- Location: FF_X14_Y9_N13
\MEM_RAM|MEMORY[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][31]~q\);

-- Location: LCCOMB_X14_Y9_N12
\mux_2|f[31]~1543\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1543_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\MEM_RAM|MEMORY[32][31]~q\)) # (!\ALU_1|Mux58~3_combout\ & ((\MEM_RAM|MEMORY[0][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[32][31]~q\,
	datac => \MEM_RAM|MEMORY[0][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1543_combout\);

-- Location: LCCOMB_X14_Y9_N14
\mux_2|f[31]~1544\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1544_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[31]~1543_combout\ & ((\MEM_RAM|MEMORY[48][31]~q\))) # (!\mux_2|f[31]~1543_combout\ & (\MEM_RAM|MEMORY[16][31]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[31]~1543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[16][31]~q\,
	datac => \MEM_RAM|MEMORY[48][31]~q\,
	datad => \mux_2|f[31]~1543_combout\,
	combout => \mux_2|f[31]~1544_combout\);

-- Location: LCCOMB_X14_Y15_N0
\MEM_RAM|MEMORY[33][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[33][31]~feeder_combout\ = \BANCO_REG|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux32~4_combout\,
	combout => \MEM_RAM|MEMORY[33][31]~feeder_combout\);

-- Location: FF_X14_Y15_N1
\MEM_RAM|MEMORY[33][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[33][31]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][31]~q\);

-- Location: FF_X20_Y16_N19
\MEM_RAM|MEMORY[49][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][31]~q\);

-- Location: FF_X27_Y16_N9
\MEM_RAM|MEMORY[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][31]~q\);

-- Location: FF_X20_Y16_N13
\MEM_RAM|MEMORY[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux32~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][31]~q\);

-- Location: LCCOMB_X20_Y16_N12
\mux_2|f[31]~1541\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1541_combout\ = (\ALU_1|Mux59~3_combout\ & ((\MEM_RAM|MEMORY[17][31]~q\) # ((\ALU_1|Mux58~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (((\MEM_RAM|MEMORY[1][31]~q\ & !\ALU_1|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[17][31]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[1][31]~q\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \mux_2|f[31]~1541_combout\);

-- Location: LCCOMB_X20_Y16_N18
\mux_2|f[31]~1542\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1542_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[31]~1541_combout\ & ((\MEM_RAM|MEMORY[49][31]~q\))) # (!\mux_2|f[31]~1541_combout\ & (\MEM_RAM|MEMORY[33][31]~q\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[31]~1541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \MEM_RAM|MEMORY[33][31]~q\,
	datac => \MEM_RAM|MEMORY[49][31]~q\,
	datad => \mux_2|f[31]~1541_combout\,
	combout => \mux_2|f[31]~1542_combout\);

-- Location: LCCOMB_X17_Y6_N10
\mux_2|f[31]~1545\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1545_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[31]~1542_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[31]~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[31]~1544_combout\,
	datad => \mux_2|f[31]~1542_combout\,
	combout => \mux_2|f[31]~1545_combout\);

-- Location: LCCOMB_X17_Y6_N12
\mux_2|f[31]~1548\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1548_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[31]~1545_combout\ & ((\mux_2|f[31]~1547_combout\))) # (!\mux_2|f[31]~1545_combout\ & (\mux_2|f[31]~1540_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[31]~1545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[31]~1540_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[31]~1547_combout\,
	datad => \mux_2|f[31]~1545_combout\,
	combout => \mux_2|f[31]~1548_combout\);

-- Location: LCCOMB_X17_Y6_N2
\mux_2|f[31]~1549\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1549_combout\ = (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[31]~1538_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[31]~1548_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[31]~1538_combout\,
	datad => \mux_2|f[31]~1548_combout\,
	combout => \mux_2|f[31]~1549_combout\);

-- Location: LCCOMB_X17_Y6_N28
\mux_2|f[31]~1560\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1560_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[31]~1549_combout\ & (\mux_2|f[31]~1559_combout\)) # (!\mux_2|f[31]~1549_combout\ & ((\mux_2|f[31]~1528_combout\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[31]~1549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \mux_2|f[31]~1559_combout\,
	datac => \mux_2|f[31]~1528_combout\,
	datad => \mux_2|f[31]~1549_combout\,
	combout => \mux_2|f[31]~1560_combout\);

-- Location: LCCOMB_X17_Y6_N6
\mux_2|f[31]~1561\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1561_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)) # (!\ALU_1|temp~31_combout\))) # (!\CONTROLER|BRANCH~0_combout\ & (((!\mux_2|f[1]~154_combout\ & \mux_2|f[31]~1560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|temp~31_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[31]~1560_combout\,
	combout => \mux_2|f[31]~1561_combout\);

-- Location: LCCOMB_X17_Y6_N0
\mux_2|f[31]~1562\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1562_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[31]~1561_combout\ & ((\ALU_1|Add0~62_combout\))) # (!\mux_2|f[31]~1561_combout\ & (\ALU_1|Mux0~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[31]~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux0~0_combout\,
	datab => \mux_2|f[1]~154_combout\,
	datac => \ALU_1|Add0~62_combout\,
	datad => \mux_2|f[31]~1561_combout\,
	combout => \mux_2|f[31]~1562_combout\);

-- Location: LCCOMB_X17_Y6_N14
\mux_JAL|f[31]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[31]~1_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[31]~62_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[31]~1562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|Equal7~0_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \somaConst|output[31]~62_combout\,
	datad => \mux_2|f[31]~1562_combout\,
	combout => \mux_JAL|f[31]~1_combout\);

-- Location: FF_X17_Y6_N17
\BANCO_REG|MEMORY[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[31]~1_combout\,
	sload => VCC,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][31]~q\);

-- Location: LCCOMB_X17_Y6_N16
\mux_3|f[31]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[31]~63_combout\ = (!\PC|q\(1) & (\PC|q\(2) & (\BANCO_REG|MEMORY[2][31]~q\ & \PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[2][31]~q\,
	datad => \PC|q\(0),
	combout => \mux_3|f[31]~63_combout\);

-- Location: LCCOMB_X19_Y7_N0
\ALU_1|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~1_cout\ = CARRY((!\BANCO_REG|Mux31~1_combout\ & \mux_3|f[0]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux31~1_combout\,
	datab => \mux_3|f[0]~62_combout\,
	datad => VCC,
	cout => \ALU_1|LessThan0~1_cout\);

-- Location: LCCOMB_X19_Y7_N2
\ALU_1|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~3_cout\ = CARRY((\BANCO_REG|Mux30~1_combout\ & ((!\ALU_1|LessThan0~1_cout\) # (!\mux_3|f[1]~93_combout\))) # (!\BANCO_REG|Mux30~1_combout\ & (!\mux_3|f[1]~93_combout\ & !\ALU_1|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux30~1_combout\,
	datab => \mux_3|f[1]~93_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~1_cout\,
	cout => \ALU_1|LessThan0~3_cout\);

-- Location: LCCOMB_X19_Y7_N4
\ALU_1|LessThan0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~5_cout\ = CARRY((\mux_3|f[2]~92_combout\ & ((!\ALU_1|LessThan0~3_cout\) # (!\BANCO_REG|Mux29~1_combout\))) # (!\mux_3|f[2]~92_combout\ & (!\BANCO_REG|Mux29~1_combout\ & !\ALU_1|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[2]~92_combout\,
	datab => \BANCO_REG|Mux29~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~3_cout\,
	cout => \ALU_1|LessThan0~5_cout\);

-- Location: LCCOMB_X19_Y7_N6
\ALU_1|LessThan0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~7_cout\ = CARRY((\mux_3|f[3]~91_combout\ & (\BANCO_REG|Mux28~1_combout\ & !\ALU_1|LessThan0~5_cout\)) # (!\mux_3|f[3]~91_combout\ & ((\BANCO_REG|Mux28~1_combout\) # (!\ALU_1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[3]~91_combout\,
	datab => \BANCO_REG|Mux28~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~5_cout\,
	cout => \ALU_1|LessThan0~7_cout\);

-- Location: LCCOMB_X19_Y7_N8
\ALU_1|LessThan0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~9_cout\ = CARRY((\mux_3|f[4]~90_combout\ & ((!\ALU_1|LessThan0~7_cout\) # (!\BANCO_REG|Mux27~1_combout\))) # (!\mux_3|f[4]~90_combout\ & (!\BANCO_REG|Mux27~1_combout\ & !\ALU_1|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[4]~90_combout\,
	datab => \BANCO_REG|Mux27~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~7_cout\,
	cout => \ALU_1|LessThan0~9_cout\);

-- Location: LCCOMB_X19_Y7_N10
\ALU_1|LessThan0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~11_cout\ = CARRY((\mux_3|f[5]~89_combout\ & (\BANCO_REG|Mux26~1_combout\ & !\ALU_1|LessThan0~9_cout\)) # (!\mux_3|f[5]~89_combout\ & ((\BANCO_REG|Mux26~1_combout\) # (!\ALU_1|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[5]~89_combout\,
	datab => \BANCO_REG|Mux26~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~9_cout\,
	cout => \ALU_1|LessThan0~11_cout\);

-- Location: LCCOMB_X19_Y7_N12
\ALU_1|LessThan0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~13_cout\ = CARRY((\mux_3|f[6]~88_combout\ & ((!\ALU_1|LessThan0~11_cout\) # (!\BANCO_REG|Mux25~1_combout\))) # (!\mux_3|f[6]~88_combout\ & (!\BANCO_REG|Mux25~1_combout\ & !\ALU_1|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[6]~88_combout\,
	datab => \BANCO_REG|Mux25~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~11_cout\,
	cout => \ALU_1|LessThan0~13_cout\);

-- Location: LCCOMB_X19_Y7_N14
\ALU_1|LessThan0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~15_cout\ = CARRY((\BANCO_REG|Mux24~1_combout\ & ((!\ALU_1|LessThan0~13_cout\) # (!\mux_3|f[7]~87_combout\))) # (!\BANCO_REG|Mux24~1_combout\ & (!\mux_3|f[7]~87_combout\ & !\ALU_1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux24~1_combout\,
	datab => \mux_3|f[7]~87_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~13_cout\,
	cout => \ALU_1|LessThan0~15_cout\);

-- Location: LCCOMB_X19_Y7_N16
\ALU_1|LessThan0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~17_cout\ = CARRY((\mux_3|f[8]~86_combout\ & ((!\ALU_1|LessThan0~15_cout\) # (!\BANCO_REG|Mux23~1_combout\))) # (!\mux_3|f[8]~86_combout\ & (!\BANCO_REG|Mux23~1_combout\ & !\ALU_1|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[8]~86_combout\,
	datab => \BANCO_REG|Mux23~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~15_cout\,
	cout => \ALU_1|LessThan0~17_cout\);

-- Location: LCCOMB_X19_Y7_N18
\ALU_1|LessThan0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~19_cout\ = CARRY((\mux_3|f[9]~85_combout\ & (\BANCO_REG|Mux22~1_combout\ & !\ALU_1|LessThan0~17_cout\)) # (!\mux_3|f[9]~85_combout\ & ((\BANCO_REG|Mux22~1_combout\) # (!\ALU_1|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[9]~85_combout\,
	datab => \BANCO_REG|Mux22~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~17_cout\,
	cout => \ALU_1|LessThan0~19_cout\);

-- Location: LCCOMB_X19_Y7_N20
\ALU_1|LessThan0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~21_cout\ = CARRY((\mux_3|f[10]~84_combout\ & ((!\ALU_1|LessThan0~19_cout\) # (!\BANCO_REG|Mux21~1_combout\))) # (!\mux_3|f[10]~84_combout\ & (!\BANCO_REG|Mux21~1_combout\ & !\ALU_1|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[10]~84_combout\,
	datab => \BANCO_REG|Mux21~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~19_cout\,
	cout => \ALU_1|LessThan0~21_cout\);

-- Location: LCCOMB_X19_Y7_N22
\ALU_1|LessThan0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~23_cout\ = CARRY((\mux_3|f[11]~83_combout\ & (\BANCO_REG|Mux20~1_combout\ & !\ALU_1|LessThan0~21_cout\)) # (!\mux_3|f[11]~83_combout\ & ((\BANCO_REG|Mux20~1_combout\) # (!\ALU_1|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[11]~83_combout\,
	datab => \BANCO_REG|Mux20~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~21_cout\,
	cout => \ALU_1|LessThan0~23_cout\);

-- Location: LCCOMB_X19_Y7_N24
\ALU_1|LessThan0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~25_cout\ = CARRY((\BANCO_REG|Mux19~1_combout\ & (\mux_3|f[12]~82_combout\ & !\ALU_1|LessThan0~23_cout\)) # (!\BANCO_REG|Mux19~1_combout\ & ((\mux_3|f[12]~82_combout\) # (!\ALU_1|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux19~1_combout\,
	datab => \mux_3|f[12]~82_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~23_cout\,
	cout => \ALU_1|LessThan0~25_cout\);

-- Location: LCCOMB_X19_Y7_N26
\ALU_1|LessThan0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~27_cout\ = CARRY((\mux_3|f[13]~81_combout\ & (\BANCO_REG|Mux18~1_combout\ & !\ALU_1|LessThan0~25_cout\)) # (!\mux_3|f[13]~81_combout\ & ((\BANCO_REG|Mux18~1_combout\) # (!\ALU_1|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[13]~81_combout\,
	datab => \BANCO_REG|Mux18~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~25_cout\,
	cout => \ALU_1|LessThan0~27_cout\);

-- Location: LCCOMB_X19_Y7_N28
\ALU_1|LessThan0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~29_cout\ = CARRY((\BANCO_REG|Mux17~1_combout\ & (\mux_3|f[14]~80_combout\ & !\ALU_1|LessThan0~27_cout\)) # (!\BANCO_REG|Mux17~1_combout\ & ((\mux_3|f[14]~80_combout\) # (!\ALU_1|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux17~1_combout\,
	datab => \mux_3|f[14]~80_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~27_cout\,
	cout => \ALU_1|LessThan0~29_cout\);

-- Location: LCCOMB_X19_Y7_N30
\ALU_1|LessThan0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~31_cout\ = CARRY((\mux_3|f[15]~79_combout\ & (\BANCO_REG|Mux16~1_combout\ & !\ALU_1|LessThan0~29_cout\)) # (!\mux_3|f[15]~79_combout\ & ((\BANCO_REG|Mux16~1_combout\) # (!\ALU_1|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[15]~79_combout\,
	datab => \BANCO_REG|Mux16~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~29_cout\,
	cout => \ALU_1|LessThan0~31_cout\);

-- Location: LCCOMB_X19_Y6_N0
\ALU_1|LessThan0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~33_cout\ = CARRY((\BANCO_REG|Mux15~1_combout\ & (\mux_3|f[16]~78_combout\ & !\ALU_1|LessThan0~31_cout\)) # (!\BANCO_REG|Mux15~1_combout\ & ((\mux_3|f[16]~78_combout\) # (!\ALU_1|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux15~1_combout\,
	datab => \mux_3|f[16]~78_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~31_cout\,
	cout => \ALU_1|LessThan0~33_cout\);

-- Location: LCCOMB_X19_Y6_N2
\ALU_1|LessThan0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~35_cout\ = CARRY((\mux_3|f[17]~77_combout\ & (\BANCO_REG|Mux14~1_combout\ & !\ALU_1|LessThan0~33_cout\)) # (!\mux_3|f[17]~77_combout\ & ((\BANCO_REG|Mux14~1_combout\) # (!\ALU_1|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[17]~77_combout\,
	datab => \BANCO_REG|Mux14~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~33_cout\,
	cout => \ALU_1|LessThan0~35_cout\);

-- Location: LCCOMB_X19_Y6_N4
\ALU_1|LessThan0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~37_cout\ = CARRY((\mux_3|f[18]~76_combout\ & ((!\ALU_1|LessThan0~35_cout\) # (!\BANCO_REG|Mux13~1_combout\))) # (!\mux_3|f[18]~76_combout\ & (!\BANCO_REG|Mux13~1_combout\ & !\ALU_1|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[18]~76_combout\,
	datab => \BANCO_REG|Mux13~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~35_cout\,
	cout => \ALU_1|LessThan0~37_cout\);

-- Location: LCCOMB_X19_Y6_N6
\ALU_1|LessThan0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~39_cout\ = CARRY((\BANCO_REG|Mux12~1_combout\ & ((!\ALU_1|LessThan0~37_cout\) # (!\mux_3|f[19]~75_combout\))) # (!\BANCO_REG|Mux12~1_combout\ & (!\mux_3|f[19]~75_combout\ & !\ALU_1|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux12~1_combout\,
	datab => \mux_3|f[19]~75_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~37_cout\,
	cout => \ALU_1|LessThan0~39_cout\);

-- Location: LCCOMB_X19_Y6_N8
\ALU_1|LessThan0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~41_cout\ = CARRY((\mux_3|f[20]~74_combout\ & ((!\ALU_1|LessThan0~39_cout\) # (!\BANCO_REG|Mux11~1_combout\))) # (!\mux_3|f[20]~74_combout\ & (!\BANCO_REG|Mux11~1_combout\ & !\ALU_1|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[20]~74_combout\,
	datab => \BANCO_REG|Mux11~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~39_cout\,
	cout => \ALU_1|LessThan0~41_cout\);

-- Location: LCCOMB_X19_Y6_N10
\ALU_1|LessThan0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~43_cout\ = CARRY((\mux_3|f[21]~73_combout\ & (\BANCO_REG|Mux10~1_combout\ & !\ALU_1|LessThan0~41_cout\)) # (!\mux_3|f[21]~73_combout\ & ((\BANCO_REG|Mux10~1_combout\) # (!\ALU_1|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[21]~73_combout\,
	datab => \BANCO_REG|Mux10~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~41_cout\,
	cout => \ALU_1|LessThan0~43_cout\);

-- Location: LCCOMB_X19_Y6_N12
\ALU_1|LessThan0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~45_cout\ = CARRY((\mux_3|f[22]~72_combout\ & ((!\ALU_1|LessThan0~43_cout\) # (!\BANCO_REG|Mux9~1_combout\))) # (!\mux_3|f[22]~72_combout\ & (!\BANCO_REG|Mux9~1_combout\ & !\ALU_1|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[22]~72_combout\,
	datab => \BANCO_REG|Mux9~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~43_cout\,
	cout => \ALU_1|LessThan0~45_cout\);

-- Location: LCCOMB_X19_Y6_N14
\ALU_1|LessThan0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~47_cout\ = CARRY((\BANCO_REG|Mux8~1_combout\ & ((!\ALU_1|LessThan0~45_cout\) # (!\mux_3|f[23]~71_combout\))) # (!\BANCO_REG|Mux8~1_combout\ & (!\mux_3|f[23]~71_combout\ & !\ALU_1|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux8~1_combout\,
	datab => \mux_3|f[23]~71_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~45_cout\,
	cout => \ALU_1|LessThan0~47_cout\);

-- Location: LCCOMB_X19_Y6_N16
\ALU_1|LessThan0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~49_cout\ = CARRY((\mux_3|f[24]~70_combout\ & ((!\ALU_1|LessThan0~47_cout\) # (!\BANCO_REG|Mux7~1_combout\))) # (!\mux_3|f[24]~70_combout\ & (!\BANCO_REG|Mux7~1_combout\ & !\ALU_1|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[24]~70_combout\,
	datab => \BANCO_REG|Mux7~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~47_cout\,
	cout => \ALU_1|LessThan0~49_cout\);

-- Location: LCCOMB_X19_Y6_N18
\ALU_1|LessThan0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~51_cout\ = CARRY((\mux_3|f[25]~69_combout\ & (\BANCO_REG|Mux6~1_combout\ & !\ALU_1|LessThan0~49_cout\)) # (!\mux_3|f[25]~69_combout\ & ((\BANCO_REG|Mux6~1_combout\) # (!\ALU_1|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[25]~69_combout\,
	datab => \BANCO_REG|Mux6~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~49_cout\,
	cout => \ALU_1|LessThan0~51_cout\);

-- Location: LCCOMB_X19_Y6_N20
\ALU_1|LessThan0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~53_cout\ = CARRY((\mux_3|f[26]~68_combout\ & ((!\ALU_1|LessThan0~51_cout\) # (!\BANCO_REG|Mux5~1_combout\))) # (!\mux_3|f[26]~68_combout\ & (!\BANCO_REG|Mux5~1_combout\ & !\ALU_1|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[26]~68_combout\,
	datab => \BANCO_REG|Mux5~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~51_cout\,
	cout => \ALU_1|LessThan0~53_cout\);

-- Location: LCCOMB_X19_Y6_N22
\ALU_1|LessThan0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~55_cout\ = CARRY((\mux_3|f[27]~67_combout\ & (\BANCO_REG|Mux4~1_combout\ & !\ALU_1|LessThan0~53_cout\)) # (!\mux_3|f[27]~67_combout\ & ((\BANCO_REG|Mux4~1_combout\) # (!\ALU_1|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[27]~67_combout\,
	datab => \BANCO_REG|Mux4~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~53_cout\,
	cout => \ALU_1|LessThan0~55_cout\);

-- Location: LCCOMB_X19_Y6_N24
\ALU_1|LessThan0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~57_cout\ = CARRY((\BANCO_REG|Mux3~1_combout\ & (\mux_3|f[28]~66_combout\ & !\ALU_1|LessThan0~55_cout\)) # (!\BANCO_REG|Mux3~1_combout\ & ((\mux_3|f[28]~66_combout\) # (!\ALU_1|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux3~1_combout\,
	datab => \mux_3|f[28]~66_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~55_cout\,
	cout => \ALU_1|LessThan0~57_cout\);

-- Location: LCCOMB_X19_Y6_N26
\ALU_1|LessThan0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~59_cout\ = CARRY((\BANCO_REG|Mux2~1_combout\ & ((!\ALU_1|LessThan0~57_cout\) # (!\mux_3|f[29]~65_combout\))) # (!\BANCO_REG|Mux2~1_combout\ & (!\mux_3|f[29]~65_combout\ & !\ALU_1|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|Mux2~1_combout\,
	datab => \mux_3|f[29]~65_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~57_cout\,
	cout => \ALU_1|LessThan0~59_cout\);

-- Location: LCCOMB_X19_Y6_N28
\ALU_1|LessThan0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~61_cout\ = CARRY((\mux_3|f[30]~64_combout\ & ((!\ALU_1|LessThan0~59_cout\) # (!\BANCO_REG|Mux1~1_combout\))) # (!\mux_3|f[30]~64_combout\ & (!\BANCO_REG|Mux1~1_combout\ & !\ALU_1|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_3|f[30]~64_combout\,
	datab => \BANCO_REG|Mux1~1_combout\,
	datad => VCC,
	cin => \ALU_1|LessThan0~59_cout\,
	cout => \ALU_1|LessThan0~61_cout\);

-- Location: LCCOMB_X19_Y6_N30
\ALU_1|LessThan0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|LessThan0~62_combout\ = (\mux_3|f[31]~63_combout\ & (\ALU_1|LessThan0~61_cout\ & \BANCO_REG|Mux0~1_combout\)) # (!\mux_3|f[31]~63_combout\ & ((\ALU_1|LessThan0~61_cout\) # (\BANCO_REG|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_3|f[31]~63_combout\,
	datad => \BANCO_REG|Mux0~1_combout\,
	cin => \ALU_1|LessThan0~61_cout\,
	combout => \ALU_1|LessThan0~62_combout\);

-- Location: LCCOMB_X18_Y6_N28
\ALU_1|Mux63~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux63~8_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Add0~0_combout\,
	combout => \ALU_1|Mux63~8_combout\);

-- Location: LCCOMB_X18_Y6_N18
\ALU_1|Mux63~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux63~10_combout\ = (!\CONTROLER|BRANCH~0_combout\ & ((\ALU_1|Mux63~8_combout\) # ((\ALU_1|Mux63~11_combout\ & \ALU_1|LessThan0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|Mux63~11_combout\,
	datac => \ALU_1|LessThan0~62_combout\,
	datad => \ALU_1|Mux63~8_combout\,
	combout => \ALU_1|Mux63~10_combout\);

-- Location: LCCOMB_X14_Y6_N22
\BANCO_REG|Mux59~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux59~4_combout\ = (\BANCO_REG|MEMORY[2][4]~q\ & ((\PC|q\(0) & (!\PC|q\(1) & \PC|q\(2))) # (!\PC|q\(0) & (\PC|q\(1) & !\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][4]~q\,
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \BANCO_REG|Mux59~4_combout\);

-- Location: FF_X18_Y16_N3
\MEM_RAM|MEMORY[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][4]~q\);

-- Location: FF_X14_Y16_N29
\MEM_RAM|MEMORY[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][4]~q\);

-- Location: LCCOMB_X14_Y13_N26
\MEM_RAM|MEMORY[15][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[15][4]~feeder_combout\);

-- Location: FF_X14_Y13_N27
\MEM_RAM|MEMORY[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][4]~q\);

-- Location: FF_X14_Y16_N19
\MEM_RAM|MEMORY[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][4]~q\);

-- Location: LCCOMB_X14_Y16_N18
\mux_2|f[4]~338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~338_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[15][4]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[11][4]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][4]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[11][4]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[4]~338_combout\);

-- Location: LCCOMB_X14_Y16_N28
\mux_2|f[4]~339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~339_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~338_combout\ & ((\MEM_RAM|MEMORY[31][4]~q\))) # (!\mux_2|f[4]~338_combout\ & (\MEM_RAM|MEMORY[27][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][4]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[31][4]~q\,
	datad => \mux_2|f[4]~338_combout\,
	combout => \mux_2|f[4]~339_combout\);

-- Location: FF_X20_Y10_N11
\MEM_RAM|MEMORY[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][4]~q\);

-- Location: FF_X16_Y12_N31
\MEM_RAM|MEMORY[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][4]~q\);

-- Location: FF_X12_Y11_N1
\MEM_RAM|MEMORY[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][4]~q\);

-- Location: FF_X11_Y12_N7
\MEM_RAM|MEMORY[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][4]~q\);

-- Location: LCCOMB_X11_Y12_N6
\mux_2|f[4]~331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~331_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[13][4]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[9][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[13][4]~q\,
	datac => \MEM_RAM|MEMORY[9][4]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[4]~331_combout\);

-- Location: LCCOMB_X16_Y12_N30
\mux_2|f[4]~332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~332_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~331_combout\ & ((\MEM_RAM|MEMORY[29][4]~q\))) # (!\mux_2|f[4]~331_combout\ & (\MEM_RAM|MEMORY[25][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[25][4]~q\,
	datac => \MEM_RAM|MEMORY[29][4]~q\,
	datad => \mux_2|f[4]~331_combout\,
	combout => \mux_2|f[4]~332_combout\);

-- Location: FF_X13_Y12_N25
\MEM_RAM|MEMORY[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][4]~q\);

-- Location: FF_X13_Y12_N7
\MEM_RAM|MEMORY[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][4]~q\);

-- Location: FF_X14_Y12_N29
\MEM_RAM|MEMORY[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][4]~q\);

-- Location: FF_X14_Y12_N11
\MEM_RAM|MEMORY[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][4]~q\);

-- Location: LCCOMB_X14_Y12_N28
\mux_2|f[4]~333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~333_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\MEM_RAM|MEMORY[14][4]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[10][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[10][4]~q\,
	datad => \MEM_RAM|MEMORY[14][4]~q\,
	combout => \mux_2|f[4]~333_combout\);

-- Location: LCCOMB_X13_Y12_N6
\mux_2|f[4]~334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~334_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~333_combout\ & ((\MEM_RAM|MEMORY[30][4]~q\))) # (!\mux_2|f[4]~333_combout\ & (\MEM_RAM|MEMORY[26][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[26][4]~q\,
	datac => \MEM_RAM|MEMORY[30][4]~q\,
	datad => \mux_2|f[4]~333_combout\,
	combout => \mux_2|f[4]~334_combout\);

-- Location: LCCOMB_X30_Y11_N8
\MEM_RAM|MEMORY[24][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[24][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[24][4]~feeder_combout\);

-- Location: FF_X30_Y11_N9
\MEM_RAM|MEMORY[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[24][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][4]~q\);

-- Location: FF_X12_Y10_N25
\MEM_RAM|MEMORY[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][4]~q\);

-- Location: FF_X29_Y10_N31
\MEM_RAM|MEMORY[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][4]~q\);

-- Location: FF_X29_Y10_N1
\MEM_RAM|MEMORY[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][4]~q\);

-- Location: LCCOMB_X29_Y10_N0
\mux_2|f[4]~335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~335_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][4]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][4]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][4]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][4]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[4]~335_combout\);

-- Location: LCCOMB_X12_Y10_N24
\mux_2|f[4]~336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~336_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~335_combout\ & ((\MEM_RAM|MEMORY[28][4]~q\))) # (!\mux_2|f[4]~335_combout\ & (\MEM_RAM|MEMORY[24][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[24][4]~q\,
	datac => \MEM_RAM|MEMORY[28][4]~q\,
	datad => \mux_2|f[4]~335_combout\,
	combout => \mux_2|f[4]~336_combout\);

-- Location: LCCOMB_X17_Y10_N18
\mux_2|f[4]~337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~337_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[4]~334_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[4]~336_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[4]~334_combout\,
	datad => \mux_2|f[4]~336_combout\,
	combout => \mux_2|f[4]~337_combout\);

-- Location: LCCOMB_X17_Y10_N0
\mux_2|f[4]~340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~340_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[4]~337_combout\ & (\mux_2|f[4]~339_combout\)) # (!\mux_2|f[4]~337_combout\ & ((\mux_2|f[4]~332_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[4]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[4]~339_combout\,
	datac => \mux_2|f[4]~332_combout\,
	datad => \mux_2|f[4]~337_combout\,
	combout => \mux_2|f[4]~340_combout\);

-- Location: LCCOMB_X15_Y18_N30
\MEM_RAM|MEMORY[58][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[58][4]~feeder_combout\);

-- Location: FF_X15_Y18_N31
\MEM_RAM|MEMORY[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][4]~q\);

-- Location: FF_X14_Y11_N31
\MEM_RAM|MEMORY[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][4]~q\);

-- Location: LCCOMB_X13_Y11_N8
\MEM_RAM|MEMORY[43][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[43][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[43][4]~feeder_combout\);

-- Location: FF_X13_Y11_N9
\MEM_RAM|MEMORY[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[43][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][4]~q\);

-- Location: FF_X14_Y11_N25
\MEM_RAM|MEMORY[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][4]~q\);

-- Location: LCCOMB_X14_Y11_N24
\mux_2|f[4]~362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~362_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[43][4]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[42][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[43][4]~q\,
	datac => \MEM_RAM|MEMORY[42][4]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[4]~362_combout\);

-- Location: LCCOMB_X14_Y11_N30
\mux_2|f[4]~363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~363_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~362_combout\ & ((\MEM_RAM|MEMORY[59][4]~q\))) # (!\mux_2|f[4]~362_combout\ & (\MEM_RAM|MEMORY[58][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[58][4]~q\,
	datac => \MEM_RAM|MEMORY[59][4]~q\,
	datad => \mux_2|f[4]~362_combout\,
	combout => \mux_2|f[4]~363_combout\);

-- Location: FF_X14_Y6_N25
\MEM_RAM|MEMORY[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][4]~q\);

-- Location: FF_X14_Y4_N19
\MEM_RAM|MEMORY[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][4]~q\);

-- Location: LCCOMB_X13_Y6_N14
\MEM_RAM|MEMORY[47][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[47][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[47][4]~feeder_combout\);

-- Location: FF_X13_Y6_N15
\MEM_RAM|MEMORY[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[47][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][4]~q\);

-- Location: FF_X14_Y6_N15
\MEM_RAM|MEMORY[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][4]~q\);

-- Location: LCCOMB_X14_Y6_N14
\mux_2|f[4]~369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~369_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[47][4]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[46][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[47][4]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[46][4]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[4]~369_combout\);

-- Location: LCCOMB_X14_Y4_N18
\mux_2|f[4]~370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~370_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~369_combout\ & (\MEM_RAM|MEMORY[63][4]~q\)) # (!\mux_2|f[4]~369_combout\ & ((\MEM_RAM|MEMORY[62][4]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][4]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[62][4]~q\,
	datad => \mux_2|f[4]~369_combout\,
	combout => \mux_2|f[4]~370_combout\);

-- Location: FF_X14_Y4_N9
\MEM_RAM|MEMORY[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][4]~q\);

-- Location: FF_X17_Y4_N19
\MEM_RAM|MEMORY[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][4]~q\);

-- Location: FF_X13_Y5_N25
\MEM_RAM|MEMORY[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][4]~q\);

-- Location: FF_X17_Y4_N25
\MEM_RAM|MEMORY[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][4]~q\);

-- Location: LCCOMB_X17_Y4_N24
\mux_2|f[4]~364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~364_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[45][4]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[44][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[45][4]~q\,
	datac => \MEM_RAM|MEMORY[44][4]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[4]~364_combout\);

-- Location: LCCOMB_X17_Y4_N18
\mux_2|f[4]~365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~365_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~364_combout\ & ((\MEM_RAM|MEMORY[61][4]~q\))) # (!\mux_2|f[4]~364_combout\ & (\MEM_RAM|MEMORY[60][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[60][4]~q\,
	datac => \MEM_RAM|MEMORY[61][4]~q\,
	datad => \mux_2|f[4]~364_combout\,
	combout => \mux_2|f[4]~365_combout\);

-- Location: LCCOMB_X15_Y14_N24
\MEM_RAM|MEMORY[56][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[56][4]~feeder_combout\);

-- Location: FF_X15_Y14_N25
\MEM_RAM|MEMORY[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][4]~q\);

-- Location: FF_X14_Y10_N7
\MEM_RAM|MEMORY[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][4]~q\);

-- Location: LCCOMB_X13_Y13_N18
\MEM_RAM|MEMORY[41][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[41][4]~feeder_combout\);

-- Location: FF_X13_Y13_N19
\MEM_RAM|MEMORY[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][4]~q\);

-- Location: FF_X14_Y10_N13
\MEM_RAM|MEMORY[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][4]~q\);

-- Location: LCCOMB_X14_Y10_N12
\mux_2|f[4]~366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~366_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[41][4]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[40][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[41][4]~q\,
	datac => \MEM_RAM|MEMORY[40][4]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[4]~366_combout\);

-- Location: LCCOMB_X14_Y10_N6
\mux_2|f[4]~367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~367_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~366_combout\ & ((\MEM_RAM|MEMORY[57][4]~q\))) # (!\mux_2|f[4]~366_combout\ & (\MEM_RAM|MEMORY[56][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][4]~q\,
	datac => \MEM_RAM|MEMORY[57][4]~q\,
	datad => \mux_2|f[4]~366_combout\,
	combout => \mux_2|f[4]~367_combout\);

-- Location: LCCOMB_X17_Y10_N16
\mux_2|f[4]~368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~368_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[4]~365_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[4]~367_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[4]~365_combout\,
	datad => \mux_2|f[4]~367_combout\,
	combout => \mux_2|f[4]~368_combout\);

-- Location: LCCOMB_X17_Y10_N14
\mux_2|f[4]~371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~371_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[4]~368_combout\ & ((\mux_2|f[4]~370_combout\))) # (!\mux_2|f[4]~368_combout\ & (\mux_2|f[4]~363_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[4]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[4]~363_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[4]~370_combout\,
	datad => \mux_2|f[4]~368_combout\,
	combout => \mux_2|f[4]~371_combout\);

-- Location: LCCOMB_X22_Y13_N4
\MEM_RAM|MEMORY[52][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[52][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[52][4]~feeder_combout\);

-- Location: FF_X22_Y13_N5
\MEM_RAM|MEMORY[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[52][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][4]~q\);

-- Location: FF_X23_Y16_N19
\MEM_RAM|MEMORY[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][4]~q\);

-- Location: LCCOMB_X24_Y16_N24
\MEM_RAM|MEMORY[38][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[38][4]~feeder_combout\);

-- Location: FF_X24_Y16_N25
\MEM_RAM|MEMORY[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][4]~q\);

-- Location: FF_X23_Y16_N17
\MEM_RAM|MEMORY[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][4]~q\);

-- Location: LCCOMB_X23_Y16_N16
\mux_2|f[4]~341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~341_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][4]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][4]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][4]~q\,
	datac => \MEM_RAM|MEMORY[36][4]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[4]~341_combout\);

-- Location: LCCOMB_X23_Y16_N18
\mux_2|f[4]~342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~342_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~341_combout\ & ((\MEM_RAM|MEMORY[54][4]~q\))) # (!\mux_2|f[4]~341_combout\ & (\MEM_RAM|MEMORY[52][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][4]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[54][4]~q\,
	datad => \mux_2|f[4]~341_combout\,
	combout => \mux_2|f[4]~342_combout\);

-- Location: LCCOMB_X27_Y15_N8
\MEM_RAM|MEMORY[49][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[49][4]~feeder_combout\);

-- Location: FF_X27_Y15_N9
\MEM_RAM|MEMORY[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][4]~q\);

-- Location: FF_X14_Y8_N13
\MEM_RAM|MEMORY[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][4]~q\);

-- Location: FF_X20_Y13_N5
\MEM_RAM|MEMORY[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][4]~q\);

-- Location: LCCOMB_X20_Y13_N4
\mux_2|f[4]~343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~343_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][4]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][4]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[35][4]~q\,
	datac => \MEM_RAM|MEMORY[33][4]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[4]~343_combout\);

-- Location: FF_X20_Y13_N27
\MEM_RAM|MEMORY[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][4]~q\);

-- Location: LCCOMB_X20_Y13_N26
\mux_2|f[4]~344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~344_combout\ = (\mux_2|f[4]~343_combout\ & (((\MEM_RAM|MEMORY[51][4]~q\) # (!\ALU_1|Mux59~3_combout\)))) # (!\mux_2|f[4]~343_combout\ & (\MEM_RAM|MEMORY[49][4]~q\ & ((\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[49][4]~q\,
	datab => \mux_2|f[4]~343_combout\,
	datac => \MEM_RAM|MEMORY[51][4]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[4]~344_combout\);

-- Location: FF_X18_Y18_N13
\MEM_RAM|MEMORY[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][4]~q\);

-- Location: FF_X18_Y18_N23
\MEM_RAM|MEMORY[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][4]~q\);

-- Location: FF_X17_Y18_N13
\MEM_RAM|MEMORY[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][4]~q\);

-- Location: FF_X17_Y18_N11
\MEM_RAM|MEMORY[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][4]~q\);

-- Location: LCCOMB_X17_Y18_N10
\mux_2|f[4]~345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~345_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][4]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][4]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[34][4]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[32][4]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[4]~345_combout\);

-- Location: LCCOMB_X18_Y18_N22
\mux_2|f[4]~346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~346_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~345_combout\ & ((\MEM_RAM|MEMORY[50][4]~q\))) # (!\mux_2|f[4]~345_combout\ & (\MEM_RAM|MEMORY[48][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][4]~q\,
	datac => \MEM_RAM|MEMORY[50][4]~q\,
	datad => \mux_2|f[4]~345_combout\,
	combout => \mux_2|f[4]~346_combout\);

-- Location: LCCOMB_X17_Y10_N22
\mux_2|f[4]~347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~347_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[4]~344_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[4]~346_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[4]~344_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[4]~346_combout\,
	combout => \mux_2|f[4]~347_combout\);

-- Location: FF_X29_Y11_N27
\MEM_RAM|MEMORY[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][4]~q\);

-- Location: FF_X28_Y11_N5
\MEM_RAM|MEMORY[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][4]~q\);

-- Location: FF_X24_Y11_N21
\MEM_RAM|MEMORY[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][4]~q\);

-- Location: FF_X24_Y11_N11
\MEM_RAM|MEMORY[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][4]~q\);

-- Location: LCCOMB_X24_Y11_N10
\mux_2|f[4]~348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~348_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][4]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][4]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][4]~q\,
	datac => \MEM_RAM|MEMORY[37][4]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[4]~348_combout\);

-- Location: LCCOMB_X28_Y11_N4
\mux_2|f[4]~349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~349_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~348_combout\ & ((\MEM_RAM|MEMORY[55][4]~q\))) # (!\mux_2|f[4]~348_combout\ & (\MEM_RAM|MEMORY[53][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[53][4]~q\,
	datac => \MEM_RAM|MEMORY[55][4]~q\,
	datad => \mux_2|f[4]~348_combout\,
	combout => \mux_2|f[4]~349_combout\);

-- Location: LCCOMB_X17_Y10_N8
\mux_2|f[4]~350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~350_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[4]~347_combout\ & ((\mux_2|f[4]~349_combout\))) # (!\mux_2|f[4]~347_combout\ & (\mux_2|f[4]~342_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[4]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[4]~342_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[4]~347_combout\,
	datad => \mux_2|f[4]~349_combout\,
	combout => \mux_2|f[4]~350_combout\);

-- Location: LCCOMB_X28_Y14_N24
\MEM_RAM|MEMORY[22][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[22][4]~feeder_combout\);

-- Location: FF_X28_Y14_N25
\MEM_RAM|MEMORY[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][4]~q\);

-- Location: FF_X17_Y14_N15
\MEM_RAM|MEMORY[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][4]~q\);

-- Location: LCCOMB_X16_Y17_N8
\MEM_RAM|MEMORY[7][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[7][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[7][4]~feeder_combout\);

-- Location: FF_X16_Y17_N9
\MEM_RAM|MEMORY[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[7][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][4]~q\);

-- Location: FF_X17_Y14_N9
\MEM_RAM|MEMORY[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][4]~q\);

-- Location: LCCOMB_X17_Y14_N8
\mux_2|f[4]~358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~358_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[7][4]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[6][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[7][4]~q\,
	datac => \MEM_RAM|MEMORY[6][4]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[4]~358_combout\);

-- Location: LCCOMB_X17_Y14_N14
\mux_2|f[4]~359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~359_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~358_combout\ & ((\MEM_RAM|MEMORY[23][4]~q\))) # (!\mux_2|f[4]~358_combout\ & (\MEM_RAM|MEMORY[22][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[22][4]~q\,
	datac => \MEM_RAM|MEMORY[23][4]~q\,
	datad => \mux_2|f[4]~358_combout\,
	combout => \mux_2|f[4]~359_combout\);

-- Location: LCCOMB_X17_Y5_N14
\MEM_RAM|MEMORY[19][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[19][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[19][4]~feeder_combout\);

-- Location: FF_X17_Y5_N15
\MEM_RAM|MEMORY[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[19][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][4]~q\);

-- Location: LCCOMB_X17_Y5_N4
\MEM_RAM|MEMORY[18][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[18][4]~feeder_combout\);

-- Location: FF_X17_Y5_N5
\MEM_RAM|MEMORY[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][4]~q\);

-- Location: LCCOMB_X16_Y13_N20
\MEM_RAM|MEMORY[3][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[3][4]~feeder_combout\);

-- Location: FF_X16_Y13_N21
\MEM_RAM|MEMORY[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][4]~q\);

-- Location: FF_X18_Y13_N9
\MEM_RAM|MEMORY[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][4]~q\);

-- Location: LCCOMB_X18_Y13_N8
\mux_2|f[4]~351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~351_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[3][4]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[3][4]~q\,
	datac => \MEM_RAM|MEMORY[2][4]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[4]~351_combout\);

-- Location: LCCOMB_X17_Y12_N8
\mux_2|f[4]~352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~352_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~351_combout\ & (\MEM_RAM|MEMORY[19][4]~q\)) # (!\mux_2|f[4]~351_combout\ & ((\MEM_RAM|MEMORY[18][4]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[19][4]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[18][4]~q\,
	datad => \mux_2|f[4]~351_combout\,
	combout => \mux_2|f[4]~352_combout\);

-- Location: LCCOMB_X12_Y9_N12
\MEM_RAM|MEMORY[16][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[16][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[16][4]~feeder_combout\);

-- Location: FF_X12_Y9_N13
\MEM_RAM|MEMORY[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[16][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][4]~q\);

-- Location: FF_X15_Y9_N23
\MEM_RAM|MEMORY[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][4]~q\);

-- Location: LCCOMB_X7_Y9_N4
\MEM_RAM|MEMORY[1][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[1][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[1][4]~feeder_combout\);

-- Location: FF_X7_Y9_N5
\MEM_RAM|MEMORY[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[1][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][4]~q\);

-- Location: FF_X15_Y9_N21
\MEM_RAM|MEMORY[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][4]~q\);

-- Location: LCCOMB_X15_Y9_N20
\mux_2|f[4]~355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~355_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[1][4]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[1][4]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[0][4]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[4]~355_combout\);

-- Location: LCCOMB_X15_Y9_N22
\mux_2|f[4]~356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~356_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~355_combout\ & ((\MEM_RAM|MEMORY[17][4]~q\))) # (!\mux_2|f[4]~355_combout\ & (\MEM_RAM|MEMORY[16][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[16][4]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[17][4]~q\,
	datad => \mux_2|f[4]~355_combout\,
	combout => \mux_2|f[4]~356_combout\);

-- Location: FF_X16_Y12_N1
\MEM_RAM|MEMORY[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][4]~q\);

-- Location: FF_X17_Y12_N5
\MEM_RAM|MEMORY[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][4]~q\);

-- Location: LCCOMB_X24_Y12_N16
\MEM_RAM|MEMORY[5][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][4]~feeder_combout\ = \BANCO_REG|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux59~4_combout\,
	combout => \MEM_RAM|MEMORY[5][4]~feeder_combout\);

-- Location: FF_X24_Y12_N17
\MEM_RAM|MEMORY[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][4]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][4]~q\);

-- Location: FF_X17_Y12_N3
\MEM_RAM|MEMORY[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux59~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][4]~q\);

-- Location: LCCOMB_X17_Y12_N2
\mux_2|f[4]~353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~353_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[5][4]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[5][4]~q\,
	datac => \MEM_RAM|MEMORY[4][4]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[4]~353_combout\);

-- Location: LCCOMB_X17_Y12_N4
\mux_2|f[4]~354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~354_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[4]~353_combout\ & ((\MEM_RAM|MEMORY[21][4]~q\))) # (!\mux_2|f[4]~353_combout\ & (\MEM_RAM|MEMORY[20][4]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[4]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[20][4]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[21][4]~q\,
	datad => \mux_2|f[4]~353_combout\,
	combout => \mux_2|f[4]~354_combout\);

-- Location: LCCOMB_X17_Y10_N6
\mux_2|f[4]~357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~357_combout\ = (\ALU_1|Mux62~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\ & ((\mux_2|f[4]~354_combout\))) # (!\ALU_1|Mux61~3_combout\ & (\mux_2|f[4]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[4]~356_combout\,
	datad => \mux_2|f[4]~354_combout\,
	combout => \mux_2|f[4]~357_combout\);

-- Location: LCCOMB_X17_Y10_N20
\mux_2|f[4]~360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~360_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[4]~357_combout\ & (\mux_2|f[4]~359_combout\)) # (!\mux_2|f[4]~357_combout\ & ((\mux_2|f[4]~352_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[4]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \mux_2|f[4]~359_combout\,
	datac => \mux_2|f[4]~352_combout\,
	datad => \mux_2|f[4]~357_combout\,
	combout => \mux_2|f[4]~360_combout\);

-- Location: LCCOMB_X17_Y10_N2
\mux_2|f[4]~361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~361_combout\ = (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\)) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\mux_2|f[4]~350_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\mux_2|f[4]~360_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[4]~350_combout\,
	datad => \mux_2|f[4]~360_combout\,
	combout => \mux_2|f[4]~361_combout\);

-- Location: LCCOMB_X17_Y10_N28
\mux_2|f[4]~372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~372_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[4]~361_combout\ & ((\mux_2|f[4]~371_combout\))) # (!\mux_2|f[4]~361_combout\ & (\mux_2|f[4]~340_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[4]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \mux_2|f[4]~340_combout\,
	datac => \mux_2|f[4]~371_combout\,
	datad => \mux_2|f[4]~361_combout\,
	combout => \mux_2|f[4]~372_combout\);

-- Location: LCCOMB_X17_Y10_N10
\mux_2|f[4]~373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~373_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)))) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[1]~154_combout\ & (\ALU_1|Mux59~2_combout\)) # (!\mux_2|f[1]~154_combout\ & ((\mux_2|f[4]~372_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~2_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[4]~372_combout\,
	combout => \mux_2|f[4]~373_combout\);

-- Location: LCCOMB_X17_Y10_N24
\mux_2|f[4]~374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~374_combout\ = (\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[4]~373_combout\ & (\ALU_1|Add0~8_combout\)) # (!\mux_2|f[4]~373_combout\ & ((!\ALU_1|temp~4_combout\))))) # (!\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[4]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Add0~8_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|temp~4_combout\,
	datad => \mux_2|f[4]~373_combout\,
	combout => \mux_2|f[4]~374_combout\);

-- Location: LCCOMB_X17_Y10_N30
\mux_JAL|f[4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[4]~28_combout\ = (\CONTROLER|Equal7~0_combout\ & (\somaConst|output[4]~8_combout\)) # (!\CONTROLER|Equal7~0_combout\ & (((!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[4]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somaConst|output[4]~8_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[4]~374_combout\,
	combout => \mux_JAL|f[4]~28_combout\);

-- Location: FF_X17_Y10_N31
\BANCO_REG|MEMORY[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[4]~28_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][4]~q\);

-- Location: FF_X17_Y10_N5
\BANCO_REG|MEMORY[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \mux_JAL|f[4]~28_combout\,
	sload => VCC,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][4]~q\);

-- Location: LCCOMB_X17_Y10_N4
\BANCO_REG|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux27~0_combout\ = (\PC|q\(2) & ((\PC|q\(1)) # ((\BANCO_REG|MEMORY[10][4]~q\) # (\PC|q\(0))))) # (!\PC|q\(2) & (((!\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \BANCO_REG|MEMORY[10][4]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux27~0_combout\);

-- Location: LCCOMB_X17_Y10_N12
\BANCO_REG|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux27~1_combout\ = (!\separador|INTRUCAO_19_15[0]~0_combout\ & ((\BANCO_REG|Mux27~0_combout\ & ((\MEM_INSTRU|MI~0_combout\))) # (!\BANCO_REG|Mux27~0_combout\ & (\BANCO_REG|MEMORY[2][4]~q\ & !\MEM_INSTRU|MI~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][4]~q\,
	datab => \BANCO_REG|Mux27~0_combout\,
	datac => \separador|INTRUCAO_19_15[0]~0_combout\,
	datad => \MEM_INSTRU|MI~0_combout\,
	combout => \BANCO_REG|Mux27~1_combout\);

-- Location: LCCOMB_X16_Y10_N16
\ALU_1|Mux59~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux59~2_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~8_combout\,
	combout => \ALU_1|Mux59~2_combout\);

-- Location: LCCOMB_X16_Y10_N10
\ALU_1|Mux59~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux59~3_combout\ = (\ALU_1|Mux59~2_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \PC|q\(0),
	datad => \ALU_1|Mux59~2_combout\,
	combout => \ALU_1|Mux59~3_combout\);

-- Location: LCCOMB_X14_Y9_N22
\MEM_RAM|Decoder0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|Decoder0~72_combout\ = (\ALU_1|Mux59~3_combout\ & (\MEM_RAM|Decoder0~21_combout\ & (\ALU_1|Mux60~3_combout\ & \ALU_1|Mux58~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|Decoder0~21_combout\,
	datac => \ALU_1|Mux60~3_combout\,
	datad => \ALU_1|Mux58~3_combout\,
	combout => \MEM_RAM|Decoder0~72_combout\);

-- Location: FF_X22_Y4_N1
\MEM_RAM|MEMORY[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][3]~q\);

-- Location: FF_X27_Y8_N21
\MEM_RAM|MEMORY[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][3]~q\);

-- Location: FF_X28_Y11_N27
\MEM_RAM|MEMORY[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][3]~q\);

-- Location: FF_X27_Y10_N1
\MEM_RAM|MEMORY[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][3]~q\);

-- Location: LCCOMB_X27_Y10_N0
\mux_2|f[3]~325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~325_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[55][3]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[51][3]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[55][3]~q\,
	datac => \MEM_RAM|MEMORY[51][3]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[3]~325_combout\);

-- Location: LCCOMB_X27_Y8_N20
\mux_2|f[3]~326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~326_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~325_combout\ & (\MEM_RAM|MEMORY[63][3]~q\)) # (!\mux_2|f[3]~325_combout\ & ((\MEM_RAM|MEMORY[59][3]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[63][3]~q\,
	datac => \MEM_RAM|MEMORY[59][3]~q\,
	datad => \mux_2|f[3]~325_combout\,
	combout => \mux_2|f[3]~326_combout\);

-- Location: FF_X22_Y4_N13
\MEM_RAM|MEMORY[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][3]~q\);

-- Location: FF_X24_Y8_N29
\MEM_RAM|MEMORY[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][3]~q\);

-- Location: LCCOMB_X29_Y11_N24
\MEM_RAM|MEMORY[53][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[53][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[53][3]~feeder_combout\);

-- Location: FF_X29_Y11_N25
\MEM_RAM|MEMORY[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[53][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][3]~q\);

-- Location: FF_X27_Y9_N25
\MEM_RAM|MEMORY[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][3]~q\);

-- Location: LCCOMB_X27_Y9_N24
\mux_2|f[3]~318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~318_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[53][3]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[49][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[53][3]~q\,
	datac => \MEM_RAM|MEMORY[49][3]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[3]~318_combout\);

-- Location: LCCOMB_X24_Y8_N28
\mux_2|f[3]~319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~319_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~318_combout\ & ((\MEM_RAM|MEMORY[61][3]~q\))) # (!\mux_2|f[3]~318_combout\ & (\MEM_RAM|MEMORY[57][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[57][3]~q\,
	datac => \MEM_RAM|MEMORY[61][3]~q\,
	datad => \mux_2|f[3]~318_combout\,
	combout => \mux_2|f[3]~319_combout\);

-- Location: LCCOMB_X16_Y18_N8
\MEM_RAM|MEMORY[58][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[58][3]~feeder_combout\);

-- Location: FF_X16_Y18_N9
\MEM_RAM|MEMORY[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][3]~q\);

-- Location: FF_X23_Y11_N9
\MEM_RAM|MEMORY[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][3]~q\);

-- Location: FF_X24_Y17_N9
\MEM_RAM|MEMORY[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][3]~q\);

-- Location: FF_X24_Y14_N7
\MEM_RAM|MEMORY[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][3]~q\);

-- Location: LCCOMB_X24_Y14_N6
\mux_2|f[3]~320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~320_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[54][3]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[50][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[54][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[50][3]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[3]~320_combout\);

-- Location: LCCOMB_X23_Y11_N8
\mux_2|f[3]~321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~321_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~320_combout\ & ((\MEM_RAM|MEMORY[62][3]~q\))) # (!\mux_2|f[3]~320_combout\ & (\MEM_RAM|MEMORY[58][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[58][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[62][3]~q\,
	datad => \mux_2|f[3]~320_combout\,
	combout => \mux_2|f[3]~321_combout\);

-- Location: LCCOMB_X15_Y14_N10
\MEM_RAM|MEMORY[56][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[56][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[56][3]~feeder_combout\);

-- Location: FF_X15_Y14_N11
\MEM_RAM|MEMORY[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[56][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][3]~q\);

-- Location: FF_X23_Y11_N19
\MEM_RAM|MEMORY[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][3]~q\);

-- Location: LCCOMB_X28_Y10_N26
\MEM_RAM|MEMORY[52][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[52][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[52][3]~feeder_combout\);

-- Location: FF_X28_Y10_N27
\MEM_RAM|MEMORY[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[52][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][3]~q\);

-- Location: FF_X24_Y14_N21
\MEM_RAM|MEMORY[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][3]~q\);

-- Location: LCCOMB_X24_Y14_N20
\mux_2|f[3]~322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~322_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[52][3]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[48][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[48][3]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[3]~322_combout\);

-- Location: LCCOMB_X23_Y11_N18
\mux_2|f[3]~323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~323_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~322_combout\ & ((\MEM_RAM|MEMORY[60][3]~q\))) # (!\mux_2|f[3]~322_combout\ & (\MEM_RAM|MEMORY[56][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[56][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[60][3]~q\,
	datad => \mux_2|f[3]~322_combout\,
	combout => \mux_2|f[3]~323_combout\);

-- Location: LCCOMB_X20_Y8_N16
\mux_2|f[3]~324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~324_combout\ = (\ALU_1|Mux63~10_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[3]~321_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[3]~323_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[3]~321_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \ALU_1|Mux62~3_combout\,
	datad => \mux_2|f[3]~323_combout\,
	combout => \mux_2|f[3]~324_combout\);

-- Location: LCCOMB_X20_Y8_N26
\mux_2|f[3]~327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~327_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[3]~324_combout\ & (\mux_2|f[3]~326_combout\)) # (!\mux_2|f[3]~324_combout\ & ((\mux_2|f[3]~319_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[3]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[3]~326_combout\,
	datab => \mux_2|f[3]~319_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[3]~324_combout\,
	combout => \mux_2|f[3]~327_combout\);

-- Location: FF_X16_Y15_N31
\MEM_RAM|MEMORY[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][3]~q\);

-- Location: FF_X16_Y15_N13
\MEM_RAM|MEMORY[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][3]~q\);

-- Location: FF_X17_Y18_N29
\MEM_RAM|MEMORY[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][3]~q\);

-- Location: FF_X17_Y18_N23
\MEM_RAM|MEMORY[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][3]~q\);

-- Location: LCCOMB_X17_Y18_N22
\mux_2|f[3]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~291_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][3]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][3]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][3]~q\,
	datac => \MEM_RAM|MEMORY[32][3]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[3]~291_combout\);

-- Location: LCCOMB_X16_Y15_N12
\mux_2|f[3]~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~292_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~291_combout\ & ((\MEM_RAM|MEMORY[42][3]~q\))) # (!\mux_2|f[3]~291_combout\ & (\MEM_RAM|MEMORY[40][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[40][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[42][3]~q\,
	datad => \mux_2|f[3]~291_combout\,
	combout => \mux_2|f[3]~292_combout\);

-- Location: LCCOMB_X15_Y15_N14
\MEM_RAM|MEMORY[41][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[41][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[41][3]~feeder_combout\);

-- Location: FF_X15_Y15_N15
\MEM_RAM|MEMORY[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[41][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][3]~q\);

-- Location: FF_X15_Y15_N9
\MEM_RAM|MEMORY[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][3]~q\);

-- Location: FF_X12_Y13_N3
\MEM_RAM|MEMORY[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][3]~q\);

-- Location: FF_X19_Y15_N17
\MEM_RAM|MEMORY[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][3]~q\);

-- Location: LCCOMB_X19_Y15_N16
\mux_2|f[3]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~289_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][3]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][3]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[35][3]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[33][3]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[3]~289_combout\);

-- Location: LCCOMB_X15_Y15_N8
\mux_2|f[3]~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~290_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~289_combout\ & ((\MEM_RAM|MEMORY[43][3]~q\))) # (!\mux_2|f[3]~289_combout\ & (\MEM_RAM|MEMORY[41][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[41][3]~q\,
	datac => \MEM_RAM|MEMORY[43][3]~q\,
	datad => \mux_2|f[3]~289_combout\,
	combout => \mux_2|f[3]~290_combout\);

-- Location: LCCOMB_X20_Y8_N6
\mux_2|f[3]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~293_combout\ = (\ALU_1|Mux61~3_combout\ & (\ALU_1|Mux63~10_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[3]~290_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[3]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[3]~292_combout\,
	datad => \mux_2|f[3]~290_combout\,
	combout => \mux_2|f[3]~293_combout\);

-- Location: FF_X12_Y12_N1
\MEM_RAM|MEMORY[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][3]~q\);

-- Location: FF_X12_Y12_N27
\MEM_RAM|MEMORY[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][3]~q\);

-- Location: FF_X12_Y16_N29
\MEM_RAM|MEMORY[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][3]~q\);

-- Location: FF_X12_Y16_N23
\MEM_RAM|MEMORY[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][3]~q\);

-- Location: LCCOMB_X12_Y16_N22
\mux_2|f[3]~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~294_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][3]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][3]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][3]~q\,
	datac => \MEM_RAM|MEMORY[37][3]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[3]~294_combout\);

-- Location: LCCOMB_X12_Y12_N26
\mux_2|f[3]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~295_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~294_combout\ & ((\MEM_RAM|MEMORY[47][3]~q\))) # (!\mux_2|f[3]~294_combout\ & (\MEM_RAM|MEMORY[45][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[45][3]~q\,
	datac => \MEM_RAM|MEMORY[47][3]~q\,
	datad => \mux_2|f[3]~294_combout\,
	combout => \mux_2|f[3]~295_combout\);

-- Location: FF_X24_Y8_N27
\MEM_RAM|MEMORY[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][3]~q\);

-- Location: FF_X22_Y11_N31
\MEM_RAM|MEMORY[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][3]~q\);

-- Location: FF_X25_Y18_N13
\MEM_RAM|MEMORY[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][3]~q\);

-- Location: FF_X25_Y18_N7
\MEM_RAM|MEMORY[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][3]~q\);

-- Location: LCCOMB_X25_Y18_N6
\mux_2|f[3]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~287_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[38][3]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[36][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[38][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[36][3]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[3]~287_combout\);

-- Location: LCCOMB_X22_Y11_N30
\mux_2|f[3]~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~288_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~287_combout\ & ((\MEM_RAM|MEMORY[46][3]~q\))) # (!\mux_2|f[3]~287_combout\ & (\MEM_RAM|MEMORY[44][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[44][3]~q\,
	datac => \MEM_RAM|MEMORY[46][3]~q\,
	datad => \mux_2|f[3]~287_combout\,
	combout => \mux_2|f[3]~288_combout\);

-- Location: LCCOMB_X20_Y8_N4
\mux_2|f[3]~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~296_combout\ = (\mux_2|f[3]~293_combout\ & ((\mux_2|f[3]~295_combout\) # ((!\ALU_1|Mux61~3_combout\)))) # (!\mux_2|f[3]~293_combout\ & (((\ALU_1|Mux61~3_combout\ & \mux_2|f[3]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[3]~293_combout\,
	datab => \mux_2|f[3]~295_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \mux_2|f[3]~288_combout\,
	combout => \mux_2|f[3]~296_combout\);

-- Location: FF_X14_Y12_N31
\MEM_RAM|MEMORY[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][3]~q\);

-- Location: FF_X14_Y12_N9
\MEM_RAM|MEMORY[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][3]~q\);

-- Location: FF_X14_Y13_N15
\MEM_RAM|MEMORY[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][3]~q\);

-- Location: FF_X18_Y13_N31
\MEM_RAM|MEMORY[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][3]~q\);

-- Location: LCCOMB_X18_Y13_N30
\mux_2|f[3]~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~309_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[6][3]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[2][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[6][3]~q\,
	datac => \MEM_RAM|MEMORY[2][3]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[3]~309_combout\);

-- Location: LCCOMB_X14_Y12_N8
\mux_2|f[3]~310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~310_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~309_combout\ & ((\MEM_RAM|MEMORY[14][3]~q\))) # (!\mux_2|f[3]~309_combout\ & (\MEM_RAM|MEMORY[10][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[10][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[14][3]~q\,
	datad => \mux_2|f[3]~309_combout\,
	combout => \mux_2|f[3]~310_combout\);

-- Location: FF_X29_Y10_N5
\MEM_RAM|MEMORY[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][3]~q\);

-- Location: LCCOMB_X30_Y10_N8
\MEM_RAM|MEMORY[12][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[12][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[12][3]~feeder_combout\);

-- Location: FF_X30_Y10_N9
\MEM_RAM|MEMORY[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[12][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][3]~q\);

-- Location: LCCOMB_X11_Y10_N10
\MEM_RAM|MEMORY[4][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[4][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[4][3]~feeder_combout\);

-- Location: FF_X11_Y10_N11
\MEM_RAM|MEMORY[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[4][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][3]~q\);

-- Location: FF_X18_Y10_N13
\MEM_RAM|MEMORY[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][3]~q\);

-- Location: LCCOMB_X18_Y10_N12
\mux_2|f[3]~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~311_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[4][3]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[0][3]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[4][3]~q\,
	datac => \MEM_RAM|MEMORY[0][3]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[3]~311_combout\);

-- Location: LCCOMB_X28_Y10_N0
\mux_2|f[3]~312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~312_combout\ = (\mux_2|f[3]~311_combout\ & (((\MEM_RAM|MEMORY[12][3]~q\) # (!\ALU_1|Mux60~3_combout\)))) # (!\mux_2|f[3]~311_combout\ & (\MEM_RAM|MEMORY[8][3]~q\ & ((\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[8][3]~q\,
	datab => \MEM_RAM|MEMORY[12][3]~q\,
	datac => \mux_2|f[3]~311_combout\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[3]~312_combout\);

-- Location: LCCOMB_X20_Y8_N30
\mux_2|f[3]~313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~313_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[3]~310_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[3]~312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[3]~310_combout\,
	datad => \mux_2|f[3]~312_combout\,
	combout => \mux_2|f[3]~313_combout\);

-- Location: FF_X14_Y7_N1
\MEM_RAM|MEMORY[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][3]~q\);

-- Location: FF_X13_Y10_N27
\MEM_RAM|MEMORY[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][3]~q\);

-- Location: LCCOMB_X11_Y11_N16
\MEM_RAM|MEMORY[5][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[5][3]~feeder_combout\);

-- Location: FF_X11_Y11_N17
\MEM_RAM|MEMORY[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][3]~q\);

-- Location: FF_X12_Y13_N5
\MEM_RAM|MEMORY[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][3]~q\);

-- Location: LCCOMB_X12_Y13_N4
\mux_2|f[3]~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~307_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[5][3]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[5][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[1][3]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[3]~307_combout\);

-- Location: LCCOMB_X13_Y10_N26
\mux_2|f[3]~308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~308_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~307_combout\ & ((\MEM_RAM|MEMORY[13][3]~q\))) # (!\mux_2|f[3]~307_combout\ & (\MEM_RAM|MEMORY[9][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[9][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[13][3]~q\,
	datad => \mux_2|f[3]~307_combout\,
	combout => \mux_2|f[3]~308_combout\);

-- Location: LCCOMB_X14_Y14_N28
\MEM_RAM|MEMORY[11][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[11][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[11][3]~feeder_combout\);

-- Location: FF_X14_Y14_N29
\MEM_RAM|MEMORY[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[11][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][3]~q\);

-- Location: FF_X14_Y13_N25
\MEM_RAM|MEMORY[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][3]~q\);

-- Location: FF_X16_Y17_N19
\MEM_RAM|MEMORY[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][3]~q\);

-- Location: FF_X16_Y13_N23
\MEM_RAM|MEMORY[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][3]~q\);

-- Location: LCCOMB_X16_Y13_N22
\mux_2|f[3]~314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~314_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[7][3]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[3][3]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[7][3]~q\,
	datac => \MEM_RAM|MEMORY[3][3]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[3]~314_combout\);

-- Location: LCCOMB_X14_Y13_N24
\mux_2|f[3]~315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~315_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~314_combout\ & ((\MEM_RAM|MEMORY[15][3]~q\))) # (!\mux_2|f[3]~314_combout\ & (\MEM_RAM|MEMORY[11][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[11][3]~q\,
	datac => \MEM_RAM|MEMORY[15][3]~q\,
	datad => \mux_2|f[3]~314_combout\,
	combout => \mux_2|f[3]~315_combout\);

-- Location: LCCOMB_X20_Y8_N8
\mux_2|f[3]~316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~316_combout\ = (\mux_2|f[3]~313_combout\ & (((\mux_2|f[3]~315_combout\) # (!\ALU_1|Mux63~10_combout\)))) # (!\mux_2|f[3]~313_combout\ & (\mux_2|f[3]~308_combout\ & (\ALU_1|Mux63~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[3]~313_combout\,
	datab => \mux_2|f[3]~308_combout\,
	datac => \ALU_1|Mux63~10_combout\,
	datad => \mux_2|f[3]~315_combout\,
	combout => \mux_2|f[3]~316_combout\);

-- Location: FF_X16_Y5_N15
\MEM_RAM|MEMORY[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][3]~q\);

-- Location: FF_X16_Y5_N21
\MEM_RAM|MEMORY[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][3]~q\);

-- Location: FF_X17_Y5_N9
\MEM_RAM|MEMORY[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][3]~q\);

-- Location: FF_X17_Y5_N7
\MEM_RAM|MEMORY[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][3]~q\);

-- Location: LCCOMB_X17_Y5_N6
\mux_2|f[3]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~297_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[19][3]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[18][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[19][3]~q\,
	datac => \MEM_RAM|MEMORY[18][3]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[3]~297_combout\);

-- Location: LCCOMB_X16_Y5_N20
\mux_2|f[3]~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~298_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~297_combout\ & ((\MEM_RAM|MEMORY[27][3]~q\))) # (!\mux_2|f[3]~297_combout\ & (\MEM_RAM|MEMORY[26][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[26][3]~q\,
	datac => \MEM_RAM|MEMORY[27][3]~q\,
	datad => \mux_2|f[3]~297_combout\,
	combout => \mux_2|f[3]~298_combout\);

-- Location: FF_X19_Y16_N19
\MEM_RAM|MEMORY[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][3]~q\);

-- Location: FF_X19_Y16_N9
\MEM_RAM|MEMORY[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][3]~q\);

-- Location: LCCOMB_X15_Y13_N10
\MEM_RAM|MEMORY[23][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[23][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[23][3]~feeder_combout\);

-- Location: FF_X15_Y13_N11
\MEM_RAM|MEMORY[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[23][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][3]~q\);

-- Location: FF_X18_Y13_N25
\MEM_RAM|MEMORY[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][3]~q\);

-- Location: LCCOMB_X18_Y13_N24
\mux_2|f[3]~304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~304_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[23][3]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[22][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[23][3]~q\,
	datac => \MEM_RAM|MEMORY[22][3]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[3]~304_combout\);

-- Location: LCCOMB_X19_Y16_N8
\mux_2|f[3]~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~305_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~304_combout\ & ((\MEM_RAM|MEMORY[31][3]~q\))) # (!\mux_2|f[3]~304_combout\ & (\MEM_RAM|MEMORY[30][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[30][3]~q\,
	datac => \MEM_RAM|MEMORY[31][3]~q\,
	datad => \mux_2|f[3]~304_combout\,
	combout => \mux_2|f[3]~305_combout\);

-- Location: FF_X23_Y3_N1
\MEM_RAM|MEMORY[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][3]~q\);

-- Location: FF_X19_Y3_N23
\MEM_RAM|MEMORY[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][3]~q\);

-- Location: FF_X19_Y6_N23
\MEM_RAM|MEMORY[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][3]~q\);

-- Location: FF_X19_Y3_N5
\MEM_RAM|MEMORY[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][3]~q\);

-- Location: LCCOMB_X19_Y3_N4
\mux_2|f[3]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~299_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[21][3]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[20][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[20][3]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[3]~299_combout\);

-- Location: LCCOMB_X19_Y3_N22
\mux_2|f[3]~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~300_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~299_combout\ & ((\MEM_RAM|MEMORY[29][3]~q\))) # (!\mux_2|f[3]~299_combout\ & (\MEM_RAM|MEMORY[28][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[28][3]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[29][3]~q\,
	datad => \mux_2|f[3]~299_combout\,
	combout => \mux_2|f[3]~300_combout\);

-- Location: LCCOMB_X29_Y6_N0
\MEM_RAM|MEMORY[24][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[24][3]~feeder_combout\ = \BANCO_REG|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux60~4_combout\,
	combout => \MEM_RAM|MEMORY[24][3]~feeder_combout\);

-- Location: FF_X29_Y6_N1
\MEM_RAM|MEMORY[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[24][3]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][3]~q\);

-- Location: FF_X16_Y7_N19
\MEM_RAM|MEMORY[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][3]~q\);

-- Location: FF_X15_Y9_N15
\MEM_RAM|MEMORY[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][3]~q\);

-- Location: FF_X16_Y7_N1
\MEM_RAM|MEMORY[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux60~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][3]~q\);

-- Location: LCCOMB_X16_Y7_N0
\mux_2|f[3]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~301_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][3]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[17][3]~q\,
	datac => \MEM_RAM|MEMORY[16][3]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[3]~301_combout\);

-- Location: LCCOMB_X16_Y7_N18
\mux_2|f[3]~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~302_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[3]~301_combout\ & ((\MEM_RAM|MEMORY[25][3]~q\))) # (!\mux_2|f[3]~301_combout\ & (\MEM_RAM|MEMORY[24][3]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[3]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[24][3]~q\,
	datac => \MEM_RAM|MEMORY[25][3]~q\,
	datad => \mux_2|f[3]~301_combout\,
	combout => \mux_2|f[3]~302_combout\);

-- Location: LCCOMB_X20_Y8_N18
\mux_2|f[3]~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~303_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux62~3_combout\) # ((\mux_2|f[3]~300_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[3]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[3]~300_combout\,
	datad => \mux_2|f[3]~302_combout\,
	combout => \mux_2|f[3]~303_combout\);

-- Location: LCCOMB_X20_Y8_N0
\mux_2|f[3]~306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~306_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[3]~303_combout\ & ((\mux_2|f[3]~305_combout\))) # (!\mux_2|f[3]~303_combout\ & (\mux_2|f[3]~298_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[3]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[3]~298_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[3]~305_combout\,
	datad => \mux_2|f[3]~303_combout\,
	combout => \mux_2|f[3]~306_combout\);

-- Location: LCCOMB_X20_Y8_N10
\mux_2|f[3]~317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~317_combout\ = (\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux58~3_combout\) # ((\mux_2|f[3]~306_combout\)))) # (!\ALU_1|Mux59~3_combout\ & (!\ALU_1|Mux58~3_combout\ & (\mux_2|f[3]~316_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[3]~316_combout\,
	datad => \mux_2|f[3]~306_combout\,
	combout => \mux_2|f[3]~317_combout\);

-- Location: LCCOMB_X20_Y8_N20
\mux_2|f[3]~328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~328_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[3]~317_combout\ & (\mux_2|f[3]~327_combout\)) # (!\mux_2|f[3]~317_combout\ & ((\mux_2|f[3]~296_combout\))))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[3]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[3]~327_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[3]~296_combout\,
	datad => \mux_2|f[3]~317_combout\,
	combout => \mux_2|f[3]~328_combout\);

-- Location: LCCOMB_X20_Y8_N2
\mux_2|f[3]~329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~329_combout\ = (\mux_2|f[1]~154_combout\ & (((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|temp~3_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[3]~328_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|temp~3_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[3]~328_combout\,
	combout => \mux_2|f[3]~329_combout\);

-- Location: LCCOMB_X20_Y8_N28
\mux_2|f[3]~330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~330_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[3]~329_combout\ & (\ALU_1|Add0~6_combout\)) # (!\mux_2|f[3]~329_combout\ & ((\ALU_1|Mux60~2_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[3]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Add0~6_combout\,
	datac => \ALU_1|Mux60~2_combout\,
	datad => \mux_2|f[3]~329_combout\,
	combout => \mux_2|f[3]~330_combout\);

-- Location: LCCOMB_X20_Y8_N22
\mux_JAL|f[3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[3]~29_combout\ = (\CONTROLER|Equal7~0_combout\ & (((\somaConst|output[3]~6_combout\)))) # (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[3]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \somaConst|output[3]~6_combout\,
	datad => \mux_2|f[3]~330_combout\,
	combout => \mux_JAL|f[3]~29_combout\);

-- Location: FF_X20_Y8_N23
\BANCO_REG|MEMORY[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[3]~29_combout\,
	ena => \separador|INTRUCAO_24_20[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[2][3]~q\);

-- Location: LCCOMB_X20_Y8_N14
\mux_3|f[3]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_3|f[3]~91_combout\ = (\PC|q\(0) & (!\PC|q\(1) & (\PC|q\(2) & \BANCO_REG|MEMORY[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(1),
	datac => \PC|q\(2),
	datad => \BANCO_REG|MEMORY[2][3]~q\,
	combout => \mux_3|f[3]~91_combout\);

-- Location: LCCOMB_X18_Y10_N18
\ALU_1|Mux60~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux60~2_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~6_combout\,
	combout => \ALU_1|Mux60~2_combout\);

-- Location: LCCOMB_X18_Y10_N28
\ALU_1|Mux60~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux60~3_combout\ = (\ALU_1|Mux60~2_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(1),
	datac => \PC|q\(2),
	datad => \ALU_1|Mux60~2_combout\,
	combout => \ALU_1|Mux60~3_combout\);

-- Location: LCCOMB_X20_Y12_N10
\BANCO_REG|Mux62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux62~4_combout\ = (\BANCO_REG|MEMORY[2][1]~q\ & ((\PC|q\(2) & (!\PC|q\(1) & \PC|q\(0))) # (!\PC|q\(2) & (\PC|q\(1) & !\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|MEMORY[2][1]~q\,
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux62~4_combout\);

-- Location: FF_X16_Y12_N17
\MEM_RAM|MEMORY[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][1]~q\);

-- Location: FF_X11_Y12_N31
\MEM_RAM|MEMORY[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][1]~q\);

-- Location: LCCOMB_X11_Y13_N8
\MEM_RAM|MEMORY[13][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[13][1]~feeder_combout\);

-- Location: FF_X11_Y13_N9
\MEM_RAM|MEMORY[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][1]~q\);

-- Location: FF_X11_Y12_N29
\MEM_RAM|MEMORY[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][1]~q\);

-- Location: LCCOMB_X11_Y12_N28
\mux_2|f[1]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~199_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[13][1]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[9][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[13][1]~q\,
	datac => \MEM_RAM|MEMORY[9][1]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[1]~199_combout\);

-- Location: LCCOMB_X11_Y12_N30
\mux_2|f[1]~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~200_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~199_combout\ & (\MEM_RAM|MEMORY[29][1]~q\)) # (!\mux_2|f[1]~199_combout\ & ((\MEM_RAM|MEMORY[25][1]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[29][1]~q\,
	datac => \MEM_RAM|MEMORY[25][1]~q\,
	datad => \mux_2|f[1]~199_combout\,
	combout => \mux_2|f[1]~200_combout\);

-- Location: LCCOMB_X15_Y17_N12
\MEM_RAM|MEMORY[27][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[27][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[27][1]~feeder_combout\);

-- Location: FF_X15_Y17_N13
\MEM_RAM|MEMORY[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[27][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][1]~q\);

-- Location: FF_X14_Y16_N5
\MEM_RAM|MEMORY[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][1]~q\);

-- Location: LCCOMB_X14_Y13_N0
\MEM_RAM|MEMORY[15][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[15][1]~feeder_combout\);

-- Location: FF_X14_Y13_N1
\MEM_RAM|MEMORY[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][1]~q\);

-- Location: FF_X14_Y14_N17
\MEM_RAM|MEMORY[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][1]~q\);

-- Location: LCCOMB_X14_Y14_N16
\mux_2|f[1]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~206_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[15][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[11][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[15][1]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[11][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~206_combout\);

-- Location: LCCOMB_X14_Y16_N4
\mux_2|f[1]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~207_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~206_combout\ & ((\MEM_RAM|MEMORY[31][1]~q\))) # (!\mux_2|f[1]~206_combout\ & (\MEM_RAM|MEMORY[27][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[27][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[31][1]~q\,
	datad => \mux_2|f[1]~206_combout\,
	combout => \mux_2|f[1]~207_combout\);

-- Location: FF_X13_Y12_N29
\MEM_RAM|MEMORY[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][1]~q\);

-- Location: FF_X13_Y12_N31
\MEM_RAM|MEMORY[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][1]~q\);

-- Location: FF_X14_Y12_N17
\MEM_RAM|MEMORY[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][1]~q\);

-- Location: FF_X14_Y12_N7
\MEM_RAM|MEMORY[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][1]~q\);

-- Location: LCCOMB_X14_Y12_N16
\mux_2|f[1]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~201_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux59~3_combout\) # ((\MEM_RAM|MEMORY[14][1]~q\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux59~3_combout\ & (\MEM_RAM|MEMORY[10][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[10][1]~q\,
	datad => \MEM_RAM|MEMORY[14][1]~q\,
	combout => \mux_2|f[1]~201_combout\);

-- Location: LCCOMB_X13_Y12_N30
\mux_2|f[1]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~202_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~201_combout\ & ((\MEM_RAM|MEMORY[30][1]~q\))) # (!\mux_2|f[1]~201_combout\ & (\MEM_RAM|MEMORY[26][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[26][1]~q\,
	datac => \MEM_RAM|MEMORY[30][1]~q\,
	datad => \mux_2|f[1]~201_combout\,
	combout => \mux_2|f[1]~202_combout\);

-- Location: FF_X30_Y8_N13
\MEM_RAM|MEMORY[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][1]~q\);

-- Location: FF_X30_Y8_N11
\MEM_RAM|MEMORY[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][1]~q\);

-- Location: FF_X29_Y8_N29
\MEM_RAM|MEMORY[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][1]~q\);

-- Location: FF_X29_Y8_N11
\MEM_RAM|MEMORY[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][1]~q\);

-- Location: LCCOMB_X29_Y8_N10
\mux_2|f[1]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~203_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[12][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[8][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][1]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[8][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~203_combout\);

-- Location: LCCOMB_X30_Y8_N10
\mux_2|f[1]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~204_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~203_combout\ & ((\MEM_RAM|MEMORY[28][1]~q\))) # (!\mux_2|f[1]~203_combout\ & (\MEM_RAM|MEMORY[24][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[24][1]~q\,
	datac => \MEM_RAM|MEMORY[28][1]~q\,
	datad => \mux_2|f[1]~203_combout\,
	combout => \mux_2|f[1]~204_combout\);

-- Location: LCCOMB_X19_Y11_N6
\mux_2|f[1]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~205_combout\ = (\ALU_1|Mux63~10_combout\ & (\ALU_1|Mux62~3_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\ALU_1|Mux62~3_combout\ & (\mux_2|f[1]~202_combout\)) # (!\ALU_1|Mux62~3_combout\ & ((\mux_2|f[1]~204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[1]~202_combout\,
	datad => \mux_2|f[1]~204_combout\,
	combout => \mux_2|f[1]~205_combout\);

-- Location: LCCOMB_X19_Y11_N8
\mux_2|f[1]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~208_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[1]~205_combout\ & ((\mux_2|f[1]~207_combout\))) # (!\mux_2|f[1]~205_combout\ & (\mux_2|f[1]~200_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[1]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \mux_2|f[1]~200_combout\,
	datac => \mux_2|f[1]~207_combout\,
	datad => \mux_2|f[1]~205_combout\,
	combout => \mux_2|f[1]~208_combout\);

-- Location: LCCOMB_X20_Y12_N22
\MEM_RAM|MEMORY[45][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[45][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[45][1]~feeder_combout\);

-- Location: FF_X20_Y12_N23
\MEM_RAM|MEMORY[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[45][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][1]~q\);

-- Location: FF_X17_Y4_N5
\MEM_RAM|MEMORY[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][1]~q\);

-- Location: LCCOMB_X17_Y4_N4
\mux_2|f[1]~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~230_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[45][1]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[44][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[45][1]~q\,
	datac => \MEM_RAM|MEMORY[44][1]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[1]~230_combout\);

-- Location: FF_X17_Y4_N23
\MEM_RAM|MEMORY[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][1]~q\);

-- Location: LCCOMB_X23_Y4_N12
\MEM_RAM|MEMORY[60][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[60][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[60][1]~feeder_combout\);

-- Location: FF_X23_Y4_N13
\MEM_RAM|MEMORY[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[60][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][1]~q\);

-- Location: LCCOMB_X17_Y4_N22
\mux_2|f[1]~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~231_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~230_combout\ & (\MEM_RAM|MEMORY[61][1]~q\)) # (!\mux_2|f[1]~230_combout\ & ((\MEM_RAM|MEMORY[60][1]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[1]~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \mux_2|f[1]~230_combout\,
	datac => \MEM_RAM|MEMORY[61][1]~q\,
	datad => \MEM_RAM|MEMORY[60][1]~q\,
	combout => \mux_2|f[1]~231_combout\);

-- Location: FF_X18_Y4_N7
\MEM_RAM|MEMORY[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][1]~q\);

-- Location: FF_X18_Y4_N25
\MEM_RAM|MEMORY[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][1]~q\);

-- Location: FF_X13_Y6_N1
\MEM_RAM|MEMORY[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][1]~q\);

-- Location: FF_X14_Y6_N1
\MEM_RAM|MEMORY[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][1]~q\);

-- Location: LCCOMB_X14_Y6_N0
\mux_2|f[1]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~237_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[47][1]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[46][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[47][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[46][1]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[1]~237_combout\);

-- Location: LCCOMB_X18_Y4_N24
\mux_2|f[1]~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~238_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~237_combout\ & (\MEM_RAM|MEMORY[63][1]~q\)) # (!\mux_2|f[1]~237_combout\ & ((\MEM_RAM|MEMORY[62][1]~q\))))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[63][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[62][1]~q\,
	datad => \mux_2|f[1]~237_combout\,
	combout => \mux_2|f[1]~238_combout\);

-- Location: LCCOMB_X15_Y18_N24
\MEM_RAM|MEMORY[58][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[58][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[58][1]~feeder_combout\);

-- Location: FF_X15_Y18_N25
\MEM_RAM|MEMORY[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[58][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][1]~q\);

-- Location: FF_X14_Y11_N15
\MEM_RAM|MEMORY[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][1]~q\);

-- Location: FF_X15_Y15_N21
\MEM_RAM|MEMORY[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][1]~q\);

-- Location: FF_X14_Y11_N29
\MEM_RAM|MEMORY[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][1]~q\);

-- Location: LCCOMB_X14_Y11_N28
\mux_2|f[1]~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~232_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[43][1]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[42][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[43][1]~q\,
	datac => \MEM_RAM|MEMORY[42][1]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[1]~232_combout\);

-- Location: LCCOMB_X14_Y11_N14
\mux_2|f[1]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~233_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~232_combout\ & ((\MEM_RAM|MEMORY[59][1]~q\))) # (!\mux_2|f[1]~232_combout\ & (\MEM_RAM|MEMORY[58][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[58][1]~q\,
	datac => \MEM_RAM|MEMORY[59][1]~q\,
	datad => \mux_2|f[1]~232_combout\,
	combout => \mux_2|f[1]~233_combout\);

-- Location: FF_X15_Y14_N21
\MEM_RAM|MEMORY[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][1]~q\);

-- Location: FF_X14_Y10_N27
\MEM_RAM|MEMORY[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][1]~q\);

-- Location: FF_X13_Y13_N25
\MEM_RAM|MEMORY[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][1]~q\);

-- Location: FF_X14_Y10_N1
\MEM_RAM|MEMORY[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][1]~q\);

-- Location: LCCOMB_X14_Y10_N0
\mux_2|f[1]~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~234_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[41][1]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[40][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[41][1]~q\,
	datac => \MEM_RAM|MEMORY[40][1]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[1]~234_combout\);

-- Location: LCCOMB_X14_Y10_N26
\mux_2|f[1]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~235_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~234_combout\ & ((\MEM_RAM|MEMORY[57][1]~q\))) # (!\mux_2|f[1]~234_combout\ & (\MEM_RAM|MEMORY[56][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[56][1]~q\,
	datac => \MEM_RAM|MEMORY[57][1]~q\,
	datad => \mux_2|f[1]~234_combout\,
	combout => \mux_2|f[1]~235_combout\);

-- Location: LCCOMB_X19_Y11_N0
\mux_2|f[1]~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~236_combout\ = (\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux61~3_combout\) # ((\mux_2|f[1]~233_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[1]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[1]~233_combout\,
	datad => \mux_2|f[1]~235_combout\,
	combout => \mux_2|f[1]~236_combout\);

-- Location: LCCOMB_X19_Y11_N14
\mux_2|f[1]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~239_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[1]~236_combout\ & ((\mux_2|f[1]~238_combout\))) # (!\mux_2|f[1]~236_combout\ & (\mux_2|f[1]~231_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[1]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~231_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[1]~238_combout\,
	datad => \mux_2|f[1]~236_combout\,
	combout => \mux_2|f[1]~239_combout\);

-- Location: LCCOMB_X25_Y12_N0
\MEM_RAM|MEMORY[49][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[49][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[49][1]~feeder_combout\);

-- Location: FF_X25_Y12_N1
\MEM_RAM|MEMORY[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[49][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][1]~q\);

-- Location: FF_X12_Y13_N15
\MEM_RAM|MEMORY[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][1]~q\);

-- Location: FF_X20_Y13_N9
\MEM_RAM|MEMORY[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][1]~q\);

-- Location: LCCOMB_X20_Y13_N8
\mux_2|f[1]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~211_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[35][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[33][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[35][1]~q\,
	datac => \MEM_RAM|MEMORY[33][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~211_combout\);

-- Location: FF_X20_Y13_N19
\MEM_RAM|MEMORY[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][1]~q\);

-- Location: LCCOMB_X20_Y13_N18
\mux_2|f[1]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~212_combout\ = (\mux_2|f[1]~211_combout\ & (((\MEM_RAM|MEMORY[51][1]~q\) # (!\ALU_1|Mux59~3_combout\)))) # (!\mux_2|f[1]~211_combout\ & (\MEM_RAM|MEMORY[49][1]~q\ & ((\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[49][1]~q\,
	datab => \mux_2|f[1]~211_combout\,
	datac => \MEM_RAM|MEMORY[51][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~212_combout\);

-- Location: FF_X18_Y18_N25
\MEM_RAM|MEMORY[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][1]~q\);

-- Location: FF_X18_Y18_N15
\MEM_RAM|MEMORY[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][1]~q\);

-- Location: FF_X17_Y18_N9
\MEM_RAM|MEMORY[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][1]~q\);

-- Location: FF_X17_Y18_N15
\MEM_RAM|MEMORY[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][1]~q\);

-- Location: LCCOMB_X17_Y18_N14
\mux_2|f[1]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~213_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[34][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[32][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[34][1]~q\,
	datac => \MEM_RAM|MEMORY[32][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~213_combout\);

-- Location: LCCOMB_X18_Y18_N14
\mux_2|f[1]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~214_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~213_combout\ & ((\MEM_RAM|MEMORY[50][1]~q\))) # (!\mux_2|f[1]~213_combout\ & (\MEM_RAM|MEMORY[48][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[48][1]~q\,
	datac => \MEM_RAM|MEMORY[50][1]~q\,
	datad => \mux_2|f[1]~213_combout\,
	combout => \mux_2|f[1]~214_combout\);

-- Location: LCCOMB_X19_Y11_N30
\mux_2|f[1]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~215_combout\ = (\ALU_1|Mux61~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\mux_2|f[1]~212_combout\)) # (!\ALU_1|Mux63~10_combout\ & ((\mux_2|f[1]~214_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~212_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[1]~214_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[1]~215_combout\);

-- Location: FF_X22_Y13_N13
\MEM_RAM|MEMORY[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][1]~q\);

-- Location: FF_X22_Y16_N31
\MEM_RAM|MEMORY[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][1]~q\);

-- Location: FF_X24_Y16_N11
\MEM_RAM|MEMORY[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][1]~q\);

-- Location: FF_X23_Y16_N27
\MEM_RAM|MEMORY[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][1]~q\);

-- Location: LCCOMB_X23_Y16_N26
\mux_2|f[1]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~209_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[38][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[36][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[38][1]~q\,
	datac => \MEM_RAM|MEMORY[36][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~209_combout\);

-- Location: LCCOMB_X22_Y16_N30
\mux_2|f[1]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~210_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~209_combout\ & ((\MEM_RAM|MEMORY[54][1]~q\))) # (!\mux_2|f[1]~209_combout\ & (\MEM_RAM|MEMORY[52][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[52][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[54][1]~q\,
	datad => \mux_2|f[1]~209_combout\,
	combout => \mux_2|f[1]~210_combout\);

-- Location: LCCOMB_X24_Y13_N0
\MEM_RAM|MEMORY[53][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[53][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[53][1]~feeder_combout\);

-- Location: FF_X24_Y13_N1
\MEM_RAM|MEMORY[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[53][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][1]~q\);

-- Location: FF_X22_Y13_N27
\MEM_RAM|MEMORY[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][1]~q\);

-- Location: FF_X24_Y11_N5
\MEM_RAM|MEMORY[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][1]~q\);

-- Location: FF_X24_Y11_N15
\MEM_RAM|MEMORY[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][1]~q\);

-- Location: LCCOMB_X24_Y11_N14
\mux_2|f[1]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~216_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[39][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[37][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[39][1]~q\,
	datac => \MEM_RAM|MEMORY[37][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~216_combout\);

-- Location: LCCOMB_X22_Y13_N26
\mux_2|f[1]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~217_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~216_combout\ & ((\MEM_RAM|MEMORY[55][1]~q\))) # (!\mux_2|f[1]~216_combout\ & (\MEM_RAM|MEMORY[53][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[53][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[55][1]~q\,
	datad => \mux_2|f[1]~216_combout\,
	combout => \mux_2|f[1]~217_combout\);

-- Location: LCCOMB_X19_Y11_N4
\mux_2|f[1]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~218_combout\ = (\mux_2|f[1]~215_combout\ & (((\mux_2|f[1]~217_combout\)) # (!\ALU_1|Mux61~3_combout\))) # (!\mux_2|f[1]~215_combout\ & (\ALU_1|Mux61~3_combout\ & (\mux_2|f[1]~210_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~215_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[1]~210_combout\,
	datad => \mux_2|f[1]~217_combout\,
	combout => \mux_2|f[1]~218_combout\);

-- Location: LCCOMB_X15_Y12_N22
\MEM_RAM|MEMORY[19][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[19][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[19][1]~feeder_combout\);

-- Location: FF_X15_Y12_N23
\MEM_RAM|MEMORY[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[19][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][1]~q\);

-- Location: FF_X15_Y13_N7
\MEM_RAM|MEMORY[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][1]~q\);

-- Location: FF_X16_Y17_N21
\MEM_RAM|MEMORY[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][1]~q\);

-- Location: FF_X15_Y13_N17
\MEM_RAM|MEMORY[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][1]~q\);

-- Location: LCCOMB_X15_Y13_N16
\mux_2|f[1]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~226_combout\ = (\ALU_1|Mux59~3_combout\ & (((\ALU_1|Mux61~3_combout\)))) # (!\ALU_1|Mux59~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\MEM_RAM|MEMORY[7][1]~q\)) # (!\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[3][1]~q\,
	datad => \ALU_1|Mux61~3_combout\,
	combout => \mux_2|f[1]~226_combout\);

-- Location: LCCOMB_X15_Y13_N6
\mux_2|f[1]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~227_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~226_combout\ & ((\MEM_RAM|MEMORY[23][1]~q\))) # (!\mux_2|f[1]~226_combout\ & (\MEM_RAM|MEMORY[19][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[19][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[23][1]~q\,
	datad => \mux_2|f[1]~226_combout\,
	combout => \mux_2|f[1]~227_combout\);

-- Location: LCCOMB_X9_Y9_N24
\MEM_RAM|MEMORY[16][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[16][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[16][1]~feeder_combout\);

-- Location: FF_X9_Y9_N25
\MEM_RAM|MEMORY[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[16][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][1]~q\);

-- Location: FF_X16_Y12_N19
\MEM_RAM|MEMORY[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][1]~q\);

-- Location: FF_X11_Y10_N21
\MEM_RAM|MEMORY[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][1]~q\);

-- Location: FF_X15_Y9_N25
\MEM_RAM|MEMORY[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][1]~q\);

-- Location: LCCOMB_X15_Y9_N24
\mux_2|f[1]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~223_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[4][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[0][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[4][1]~q\,
	datac => \MEM_RAM|MEMORY[0][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~223_combout\);

-- Location: LCCOMB_X16_Y11_N20
\mux_2|f[1]~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~224_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~223_combout\ & ((\MEM_RAM|MEMORY[20][1]~q\))) # (!\mux_2|f[1]~223_combout\ & (\MEM_RAM|MEMORY[16][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux59~3_combout\,
	datab => \MEM_RAM|MEMORY[16][1]~q\,
	datac => \MEM_RAM|MEMORY[20][1]~q\,
	datad => \mux_2|f[1]~223_combout\,
	combout => \mux_2|f[1]~224_combout\);

-- Location: LCCOMB_X18_Y15_N0
\MEM_RAM|MEMORY[18][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[18][1]~feeder_combout\);

-- Location: FF_X18_Y15_N1
\MEM_RAM|MEMORY[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][1]~q\);

-- Location: FF_X18_Y13_N23
\MEM_RAM|MEMORY[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][1]~q\);

-- Location: FF_X22_Y16_N25
\MEM_RAM|MEMORY[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][1]~q\);

-- Location: FF_X18_Y13_N13
\MEM_RAM|MEMORY[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][1]~q\);

-- Location: LCCOMB_X18_Y13_N12
\mux_2|f[1]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~221_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[6][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[2][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[6][1]~q\,
	datac => \MEM_RAM|MEMORY[2][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~221_combout\);

-- Location: LCCOMB_X18_Y13_N22
\mux_2|f[1]~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~222_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~221_combout\ & ((\MEM_RAM|MEMORY[22][1]~q\))) # (!\mux_2|f[1]~221_combout\ & (\MEM_RAM|MEMORY[18][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[18][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[22][1]~q\,
	datad => \mux_2|f[1]~221_combout\,
	combout => \mux_2|f[1]~222_combout\);

-- Location: LCCOMB_X19_Y11_N26
\mux_2|f[1]~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~225_combout\ = (\ALU_1|Mux62~3_combout\ & (((\mux_2|f[1]~222_combout\) # (\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (\mux_2|f[1]~224_combout\ & ((!\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~224_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[1]~222_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[1]~225_combout\);

-- Location: LCCOMB_X20_Y3_N12
\MEM_RAM|MEMORY[17][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[17][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[17][1]~feeder_combout\);

-- Location: FF_X20_Y3_N13
\MEM_RAM|MEMORY[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[17][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][1]~q\);

-- Location: FF_X16_Y4_N23
\MEM_RAM|MEMORY[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][1]~q\);

-- Location: LCCOMB_X11_Y14_N24
\MEM_RAM|MEMORY[5][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[5][1]~feeder_combout\ = \BANCO_REG|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux62~4_combout\,
	combout => \MEM_RAM|MEMORY[5][1]~feeder_combout\);

-- Location: FF_X11_Y14_N25
\MEM_RAM|MEMORY[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[5][1]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][1]~q\);

-- Location: FF_X12_Y13_N21
\MEM_RAM|MEMORY[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux62~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][1]~q\);

-- Location: LCCOMB_X12_Y13_N20
\mux_2|f[1]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~219_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[5][1]~q\) # ((\ALU_1|Mux59~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[1][1]~q\ & !\ALU_1|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[5][1]~q\,
	datac => \MEM_RAM|MEMORY[1][1]~q\,
	datad => \ALU_1|Mux59~3_combout\,
	combout => \mux_2|f[1]~219_combout\);

-- Location: LCCOMB_X16_Y4_N22
\mux_2|f[1]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~220_combout\ = (\ALU_1|Mux59~3_combout\ & ((\mux_2|f[1]~219_combout\ & ((\MEM_RAM|MEMORY[21][1]~q\))) # (!\mux_2|f[1]~219_combout\ & (\MEM_RAM|MEMORY[17][1]~q\)))) # (!\ALU_1|Mux59~3_combout\ & (((\mux_2|f[1]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[17][1]~q\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \MEM_RAM|MEMORY[21][1]~q\,
	datad => \mux_2|f[1]~219_combout\,
	combout => \mux_2|f[1]~220_combout\);

-- Location: LCCOMB_X19_Y11_N16
\mux_2|f[1]~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~228_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[1]~225_combout\ & (\mux_2|f[1]~227_combout\)) # (!\mux_2|f[1]~225_combout\ & ((\mux_2|f[1]~220_combout\))))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[1]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~227_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[1]~225_combout\,
	datad => \mux_2|f[1]~220_combout\,
	combout => \mux_2|f[1]~228_combout\);

-- Location: LCCOMB_X19_Y11_N2
\mux_2|f[1]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~229_combout\ = (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux58~3_combout\)) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux58~3_combout\ & (\mux_2|f[1]~218_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\mux_2|f[1]~228_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux58~3_combout\,
	datac => \mux_2|f[1]~218_combout\,
	datad => \mux_2|f[1]~228_combout\,
	combout => \mux_2|f[1]~229_combout\);

-- Location: LCCOMB_X19_Y11_N24
\mux_2|f[1]~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~240_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[1]~229_combout\ & ((\mux_2|f[1]~239_combout\))) # (!\mux_2|f[1]~229_combout\ & (\mux_2|f[1]~208_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[1]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \mux_2|f[1]~208_combout\,
	datac => \mux_2|f[1]~239_combout\,
	datad => \mux_2|f[1]~229_combout\,
	combout => \mux_2|f[1]~240_combout\);

-- Location: LCCOMB_X19_Y11_N18
\mux_2|f[1]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~241_combout\ = (\CONTROLER|BRANCH~0_combout\ & (((\mux_2|f[1]~154_combout\)) # (!\ALU_1|temp~1_combout\))) # (!\CONTROLER|BRANCH~0_combout\ & (((!\mux_2|f[1]~154_combout\ & \mux_2|f[1]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|temp~1_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[1]~240_combout\,
	combout => \mux_2|f[1]~241_combout\);

-- Location: LCCOMB_X19_Y11_N12
\mux_2|f[1]~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~242_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[1]~241_combout\ & (\ALU_1|Add0~2_combout\)) # (!\mux_2|f[1]~241_combout\ & ((\ALU_1|Mux62~2_combout\))))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[1]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Add0~2_combout\,
	datab => \ALU_1|Mux62~2_combout\,
	datac => \mux_2|f[1]~154_combout\,
	datad => \mux_2|f[1]~241_combout\,
	combout => \mux_2|f[1]~242_combout\);

-- Location: LCCOMB_X19_Y11_N22
\mux_JAL|f[1]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_JAL|f[1]~31_combout\ = (!\CONTROLER|Equal7~0_combout\ & (!\CONTROLER|BRANCH~0_combout\ & \mux_2|f[1]~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLER|Equal7~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[1]~242_combout\,
	combout => \mux_JAL|f[1]~31_combout\);

-- Location: FF_X19_Y11_N23
\BANCO_REG|MEMORY[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \mux_JAL|f[1]~31_combout\,
	ena => \BANCO_REG|MEMORY[10][5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|MEMORY[10][1]~q\);

-- Location: LCCOMB_X19_Y11_N28
\BANCO_REG|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux30~0_combout\ = (\PC|q\(0) & ((\BANCO_REG|MEMORY[2][1]~q\))) # (!\PC|q\(0) & (\BANCO_REG|MEMORY[10][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|MEMORY[10][1]~q\,
	datac => \BANCO_REG|MEMORY[2][1]~q\,
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux30~0_combout\);

-- Location: LCCOMB_X19_Y11_N20
\BANCO_REG|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux30~1_combout\ = (\BANCO_REG|Mux30~0_combout\ & ((\PC|q\(2) & (!\PC|q\(0) & !\PC|q\(1))) # (!\PC|q\(2) & (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \BANCO_REG|Mux30~0_combout\,
	combout => \BANCO_REG|Mux30~1_combout\);

-- Location: LCCOMB_X20_Y10_N16
\ALU_1|Mux62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux62~2_combout\ = (!\CONTROLER|BRANCH~0_combout\ & \ALU_1|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datad => \ALU_1|Add0~2_combout\,
	combout => \ALU_1|Mux62~2_combout\);

-- Location: LCCOMB_X20_Y10_N2
\ALU_1|Mux62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux62~3_combout\ = (\ALU_1|Mux62~2_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \ALU_1|Mux62~2_combout\,
	combout => \ALU_1|Mux62~3_combout\);

-- Location: LCCOMB_X15_Y9_N6
\PORTA_AND_1|OUTPUT~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~9_combout\ = (!\ALU_1|Mux62~3_combout\ & (\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|Mux61~3_combout\ & \MEM_RAM|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \ALU_1|Mux61~3_combout\,
	datad => \MEM_RAM|Decoder0~0_combout\,
	combout => \PORTA_AND_1|OUTPUT~9_combout\);

-- Location: LCCOMB_X12_Y9_N6
\PORTA_AND_1|OUTPUT~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~6_combout\ = (!\ALU_1|Mux1~0_combout\ & (!\ALU_1|Mux23~0_combout\ & (!\ALU_1|Mux0~0_combout\ & !\ALU_1|Mux25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux1~0_combout\,
	datab => \ALU_1|Mux23~0_combout\,
	datac => \ALU_1|Mux0~0_combout\,
	datad => \ALU_1|Mux25~0_combout\,
	combout => \PORTA_AND_1|OUTPUT~6_combout\);

-- Location: LCCOMB_X16_Y9_N24
\PORTA_AND_1|OUTPUT~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~5_combout\ = (!\ALU_1|Mux5~0_combout\ & (!\ALU_1|Mux2~0_combout\ & (!\ALU_1|Mux4~0_combout\ & !\ALU_1|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux5~0_combout\,
	datab => \ALU_1|Mux2~0_combout\,
	datac => \ALU_1|Mux4~0_combout\,
	datad => \ALU_1|Mux3~0_combout\,
	combout => \PORTA_AND_1|OUTPUT~5_combout\);

-- Location: LCCOMB_X16_Y9_N22
\PORTA_AND_1|OUTPUT~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~7_combout\ = (\PORTA_AND_1|OUTPUT~6_combout\ & (!\ALU_1|Mux24~0_combout\ & (!\ALU_1|Mux6~0_combout\ & \PORTA_AND_1|OUTPUT~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PORTA_AND_1|OUTPUT~6_combout\,
	datab => \ALU_1|Mux24~0_combout\,
	datac => \ALU_1|Mux6~0_combout\,
	datad => \PORTA_AND_1|OUTPUT~5_combout\,
	combout => \PORTA_AND_1|OUTPUT~7_combout\);

-- Location: LCCOMB_X16_Y9_N12
\PORTA_AND_1|OUTPUT~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~2_combout\ = (!\ALU_1|Mux11~0_combout\ & (!\ALU_1|Mux15~0_combout\ & (!\ALU_1|Mux12~0_combout\ & !\ALU_1|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux11~0_combout\,
	datab => \ALU_1|Mux15~0_combout\,
	datac => \ALU_1|Mux12~0_combout\,
	datad => \ALU_1|Mux13~0_combout\,
	combout => \PORTA_AND_1|OUTPUT~2_combout\);

-- Location: LCCOMB_X16_Y9_N14
\PORTA_AND_1|OUTPUT~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~1_combout\ = (!\ALU_1|Mux18~0_combout\ & (!\ALU_1|Mux14~0_combout\ & (!\ALU_1|Mux17~0_combout\ & !\ALU_1|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux18~0_combout\,
	datab => \ALU_1|Mux14~0_combout\,
	datac => \ALU_1|Mux17~0_combout\,
	datad => \ALU_1|Mux16~0_combout\,
	combout => \PORTA_AND_1|OUTPUT~1_combout\);

-- Location: LCCOMB_X20_Y10_N24
\PORTA_AND_1|OUTPUT~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~0_combout\ = (!\ALU_1|Mux21~0_combout\ & (!\ALU_1|Mux22~0_combout\ & (!\ALU_1|Mux19~0_combout\ & !\ALU_1|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux21~0_combout\,
	datab => \ALU_1|Mux22~0_combout\,
	datac => \ALU_1|Mux19~0_combout\,
	datad => \ALU_1|Mux20~0_combout\,
	combout => \PORTA_AND_1|OUTPUT~0_combout\);

-- Location: LCCOMB_X20_Y5_N30
\PORTA_AND_1|OUTPUT~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~3_combout\ = (!\ALU_1|Mux8~0_combout\ & (!\ALU_1|Mux9~0_combout\ & (!\ALU_1|Mux7~0_combout\ & !\ALU_1|Mux10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux8~0_combout\,
	datab => \ALU_1|Mux9~0_combout\,
	datac => \ALU_1|Mux7~0_combout\,
	datad => \ALU_1|Mux10~0_combout\,
	combout => \PORTA_AND_1|OUTPUT~3_combout\);

-- Location: LCCOMB_X16_Y9_N18
\PORTA_AND_1|OUTPUT~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~4_combout\ = (\PORTA_AND_1|OUTPUT~2_combout\ & (\PORTA_AND_1|OUTPUT~1_combout\ & (\PORTA_AND_1|OUTPUT~0_combout\ & \PORTA_AND_1|OUTPUT~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PORTA_AND_1|OUTPUT~2_combout\,
	datab => \PORTA_AND_1|OUTPUT~1_combout\,
	datac => \PORTA_AND_1|OUTPUT~0_combout\,
	datad => \PORTA_AND_1|OUTPUT~3_combout\,
	combout => \PORTA_AND_1|OUTPUT~4_combout\);

-- Location: LCCOMB_X16_Y9_N28
\PORTA_AND_1|OUTPUT~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~8_combout\ = (!\ALU_1|Mux63~10_combout\ & ((\CONTROLER|BRANCH~0_combout\) # ((\PORTA_AND_1|OUTPUT~7_combout\ & \PORTA_AND_1|OUTPUT~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \CONTROLER|BRANCH~0_combout\,
	datac => \PORTA_AND_1|OUTPUT~7_combout\,
	datad => \PORTA_AND_1|OUTPUT~4_combout\,
	combout => \PORTA_AND_1|OUTPUT~8_combout\);

-- Location: LCCOMB_X16_Y9_N30
\PORTA_AND_1|OUTPUT~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PORTA_AND_1|OUTPUT~10_combout\ = (!\PORTA_AND_1|OUTPUT~8_combout\) # (!\PORTA_AND_1|OUTPUT~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PORTA_AND_1|OUTPUT~9_combout\,
	datad => \PORTA_AND_1|OUTPUT~8_combout\,
	combout => \PORTA_AND_1|OUTPUT~10_combout\);

-- Location: FF_X18_Y8_N3
\PC|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[1]~34_combout\,
	asdata => \somaConst|output[1]~2_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(1));

-- Location: LCCOMB_X18_Y4_N6
\GERA_IME|IMM[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GERA_IME|IMM[2]~1_combout\ = (!\PC|q\(2) & (\PC|q\(1) $ (\PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \GERA_IME|IMM[2]~1_combout\);

-- Location: FF_X18_Y8_N5
\PC|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[2]~36_combout\,
	asdata => \somaConst|output[2]~4_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(2));

-- Location: LCCOMB_X25_Y8_N8
\GERA_IME|IMM[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GERA_IME|IMM[2]~0_combout\ = (!\PC|q\(1) & ((!\PC|q\(2)) # (!\PC|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \GERA_IME|IMM[2]~0_combout\);

-- Location: FF_X18_Y8_N1
\PC|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC|q[0]~32_combout\,
	asdata => \somaConst|output[0]~0_combout\,
	sload => \PORTA_AND_1|OUTPUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|q\(0));

-- Location: LCCOMB_X22_Y4_N12
\mux_2|f[1]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~154_combout\ = ((\PC|q\(2)) # (!\PC|q\(1))) # (!\PC|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \mux_2|f[1]~154_combout\);

-- Location: LCCOMB_X19_Y12_N22
\ALU_1|Mux63~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|Mux63~9_combout\ = (\ALU_1|Mux63~8_combout\) # ((\CONTROLER|BRANCH~0_combout\ & \ALU_1|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLER|BRANCH~0_combout\,
	datab => \ALU_1|Mux63~8_combout\,
	datad => \ALU_1|LessThan0~62_combout\,
	combout => \ALU_1|Mux63~9_combout\);

-- Location: LCCOMB_X20_Y12_N24
\ALU_1|temp~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_1|temp~0_combout\ = (\BANCO_REG|Mux31~1_combout\) # (\mux_3|f[0]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO_REG|Mux31~1_combout\,
	datad => \mux_3|f[0]~62_combout\,
	combout => \ALU_1|temp~0_combout\);

-- Location: LCCOMB_X16_Y12_N12
\BANCO_REG|Mux63~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BANCO_REG|Mux63~4_combout\ = (\BANCO_REG|MEMORY[2][0]~q\ & ((\PC|q\(1) & (!\PC|q\(2) & !\PC|q\(0))) # (!\PC|q\(1) & (\PC|q\(2) & \PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \BANCO_REG|MEMORY[2][0]~q\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \BANCO_REG|Mux63~4_combout\);

-- Location: LCCOMB_X13_Y7_N24
\MEM_RAM|MEMORY[43][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[43][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[43][0]~feeder_combout\);

-- Location: FF_X13_Y7_N25
\MEM_RAM|MEMORY[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[43][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[43][0]~q\);

-- Location: FF_X12_Y6_N3
\MEM_RAM|MEMORY[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[47][0]~q\);

-- Location: FF_X24_Y11_N31
\MEM_RAM|MEMORY[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[39][0]~q\);

-- Location: FF_X12_Y6_N29
\MEM_RAM|MEMORY[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[35][0]~q\);

-- Location: LCCOMB_X12_Y6_N28
\mux_2|f[0]~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~162_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[39][0]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[35][0]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[39][0]~q\,
	datac => \MEM_RAM|MEMORY[35][0]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[0]~162_combout\);

-- Location: LCCOMB_X12_Y6_N2
\mux_2|f[0]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~163_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~162_combout\ & ((\MEM_RAM|MEMORY[47][0]~q\))) # (!\mux_2|f[0]~162_combout\ & (\MEM_RAM|MEMORY[43][0]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[43][0]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[47][0]~q\,
	datad => \mux_2|f[0]~162_combout\,
	combout => \mux_2|f[0]~163_combout\);

-- Location: LCCOMB_X23_Y19_N0
\MEM_RAM|MEMORY[46][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[46][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[46][0]~feeder_combout\);

-- Location: FF_X23_Y19_N1
\MEM_RAM|MEMORY[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[46][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[46][0]~q\);

-- Location: LCCOMB_X16_Y11_N0
\MEM_RAM|MEMORY[42][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[42][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[42][0]~feeder_combout\);

-- Location: FF_X16_Y11_N1
\MEM_RAM|MEMORY[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[42][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[42][0]~q\);

-- Location: LCCOMB_X23_Y12_N24
\MEM_RAM|MEMORY[38][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[38][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[38][0]~feeder_combout\);

-- Location: FF_X23_Y12_N25
\MEM_RAM|MEMORY[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[38][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[38][0]~q\);

-- Location: FF_X22_Y12_N13
\MEM_RAM|MEMORY[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[34][0]~q\);

-- Location: LCCOMB_X22_Y12_N12
\mux_2|f[0]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~155_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[38][0]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[34][0]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[38][0]~q\,
	datac => \MEM_RAM|MEMORY[34][0]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[0]~155_combout\);

-- Location: LCCOMB_X20_Y12_N30
\mux_2|f[0]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~156_combout\ = (\mux_2|f[0]~155_combout\ & ((\MEM_RAM|MEMORY[46][0]~q\) # ((!\ALU_1|Mux60~3_combout\)))) # (!\mux_2|f[0]~155_combout\ & (((\MEM_RAM|MEMORY[42][0]~q\ & \ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[46][0]~q\,
	datab => \MEM_RAM|MEMORY[42][0]~q\,
	datac => \mux_2|f[0]~155_combout\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[0]~156_combout\);

-- Location: FF_X24_Y8_N9
\MEM_RAM|MEMORY[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[44][0]~q\);

-- Location: FF_X17_Y15_N17
\MEM_RAM|MEMORY[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[40][0]~q\);

-- Location: FF_X23_Y16_N29
\MEM_RAM|MEMORY[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[36][0]~q\);

-- Location: FF_X24_Y16_N13
\MEM_RAM|MEMORY[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[32][0]~q\);

-- Location: LCCOMB_X24_Y16_N12
\mux_2|f[0]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~159_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[36][0]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[32][0]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \MEM_RAM|MEMORY[36][0]~q\,
	datac => \MEM_RAM|MEMORY[32][0]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[0]~159_combout\);

-- Location: LCCOMB_X20_Y12_N6
\mux_2|f[0]~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~160_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~159_combout\ & (\MEM_RAM|MEMORY[44][0]~q\)) # (!\mux_2|f[0]~159_combout\ & ((\MEM_RAM|MEMORY[40][0]~q\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[44][0]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[40][0]~q\,
	datad => \mux_2|f[0]~159_combout\,
	combout => \mux_2|f[0]~160_combout\);

-- Location: FF_X19_Y13_N5
\MEM_RAM|MEMORY[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[41][0]~q\);

-- Location: FF_X20_Y12_N9
\MEM_RAM|MEMORY[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[45][0]~q\);

-- Location: FF_X24_Y11_N25
\MEM_RAM|MEMORY[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[37][0]~q\);

-- Location: FF_X19_Y15_N9
\MEM_RAM|MEMORY[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[33][0]~q\);

-- Location: LCCOMB_X19_Y15_N8
\mux_2|f[0]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~157_combout\ = (\ALU_1|Mux61~3_combout\ & ((\MEM_RAM|MEMORY[37][0]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\MEM_RAM|MEMORY[33][0]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[37][0]~q\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \MEM_RAM|MEMORY[33][0]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[0]~157_combout\);

-- Location: LCCOMB_X20_Y12_N8
\mux_2|f[0]~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~158_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~157_combout\ & ((\MEM_RAM|MEMORY[45][0]~q\))) # (!\mux_2|f[0]~157_combout\ & (\MEM_RAM|MEMORY[41][0]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[41][0]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[45][0]~q\,
	datad => \mux_2|f[0]~157_combout\,
	combout => \mux_2|f[0]~158_combout\);

-- Location: LCCOMB_X20_Y12_N12
\mux_2|f[0]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~161_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & ((\mux_2|f[0]~158_combout\))) # (!\ALU_1|Mux63~10_combout\ & (\mux_2|f[0]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[0]~160_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[0]~158_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~161_combout\);

-- Location: LCCOMB_X20_Y12_N14
\mux_2|f[0]~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~164_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[0]~161_combout\ & (\mux_2|f[0]~163_combout\)) # (!\mux_2|f[0]~161_combout\ & ((\mux_2|f[0]~156_combout\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[0]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[0]~163_combout\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \mux_2|f[0]~156_combout\,
	datad => \mux_2|f[0]~161_combout\,
	combout => \mux_2|f[0]~164_combout\);

-- Location: LCCOMB_X11_Y12_N12
\MEM_RAM|MEMORY[9][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[9][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[9][0]~feeder_combout\);

-- Location: FF_X11_Y12_N13
\MEM_RAM|MEMORY[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[9][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[9][0]~q\);

-- Location: FF_X12_Y14_N25
\MEM_RAM|MEMORY[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[11][0]~q\);

-- Location: LCCOMB_X16_Y13_N16
\MEM_RAM|MEMORY[3][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[3][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[3][0]~feeder_combout\);

-- Location: FF_X16_Y13_N17
\MEM_RAM|MEMORY[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[3][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[3][0]~q\);

-- Location: FF_X12_Y13_N1
\MEM_RAM|MEMORY[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[1][0]~q\);

-- Location: LCCOMB_X12_Y13_N0
\mux_2|f[0]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~175_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[3][0]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[1][0]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[3][0]~q\,
	datac => \MEM_RAM|MEMORY[1][0]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[0]~175_combout\);

-- Location: LCCOMB_X12_Y14_N24
\mux_2|f[0]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~176_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~175_combout\ & ((\MEM_RAM|MEMORY[11][0]~q\))) # (!\mux_2|f[0]~175_combout\ & (\MEM_RAM|MEMORY[9][0]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[9][0]~q\,
	datac => \MEM_RAM|MEMORY[11][0]~q\,
	datad => \mux_2|f[0]~175_combout\,
	combout => \mux_2|f[0]~176_combout\);

-- Location: LCCOMB_X11_Y13_N24
\MEM_RAM|MEMORY[13][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[13][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[13][0]~feeder_combout\);

-- Location: FF_X11_Y13_N25
\MEM_RAM|MEMORY[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[13][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[13][0]~q\);

-- Location: LCCOMB_X11_Y13_N6
\MEM_RAM|MEMORY[15][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[15][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[15][0]~feeder_combout\);

-- Location: FF_X11_Y13_N7
\MEM_RAM|MEMORY[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[15][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[15][0]~q\);

-- Location: FF_X25_Y17_N5
\MEM_RAM|MEMORY[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[7][0]~q\);

-- Location: FF_X24_Y13_N29
\MEM_RAM|MEMORY[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[5][0]~q\);

-- Location: LCCOMB_X24_Y13_N28
\mux_2|f[0]~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~182_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[7][0]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[5][0]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[7][0]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[5][0]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[0]~182_combout\);

-- Location: LCCOMB_X19_Y13_N20
\mux_2|f[0]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~183_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~182_combout\ & ((\MEM_RAM|MEMORY[15][0]~q\))) # (!\mux_2|f[0]~182_combout\ & (\MEM_RAM|MEMORY[13][0]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \MEM_RAM|MEMORY[13][0]~q\,
	datac => \MEM_RAM|MEMORY[15][0]~q\,
	datad => \mux_2|f[0]~182_combout\,
	combout => \mux_2|f[0]~183_combout\);

-- Location: FF_X20_Y12_N25
\MEM_RAM|MEMORY[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[12][0]~q\);

-- Location: FF_X14_Y12_N5
\MEM_RAM|MEMORY[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[14][0]~q\);

-- Location: FF_X13_Y4_N29
\MEM_RAM|MEMORY[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[6][0]~q\);

-- Location: FF_X13_Y10_N9
\MEM_RAM|MEMORY[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[4][0]~q\);

-- Location: LCCOMB_X13_Y10_N8
\mux_2|f[0]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~177_combout\ = (\ALU_1|Mux60~3_combout\ & (((\ALU_1|Mux62~3_combout\)))) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux62~3_combout\ & (\MEM_RAM|MEMORY[6][0]~q\)) # (!\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[6][0]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[4][0]~q\,
	datad => \ALU_1|Mux62~3_combout\,
	combout => \mux_2|f[0]~177_combout\);

-- Location: LCCOMB_X14_Y12_N4
\mux_2|f[0]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~178_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~177_combout\ & ((\MEM_RAM|MEMORY[14][0]~q\))) # (!\mux_2|f[0]~177_combout\ & (\MEM_RAM|MEMORY[12][0]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[12][0]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[14][0]~q\,
	datad => \mux_2|f[0]~177_combout\,
	combout => \mux_2|f[0]~178_combout\);

-- Location: FF_X19_Y13_N23
\MEM_RAM|MEMORY[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[8][0]~q\);

-- Location: FF_X14_Y12_N15
\MEM_RAM|MEMORY[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[10][0]~q\);

-- Location: LCCOMB_X18_Y13_N26
\MEM_RAM|MEMORY[2][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[2][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[2][0]~feeder_combout\);

-- Location: FF_X18_Y13_N27
\MEM_RAM|MEMORY[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[2][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[2][0]~q\);

-- Location: FF_X18_Y10_N27
\MEM_RAM|MEMORY[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[0][0]~q\);

-- Location: LCCOMB_X18_Y10_N26
\mux_2|f[0]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~179_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[2][0]~q\) # ((\ALU_1|Mux60~3_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[0][0]~q\ & !\ALU_1|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[2][0]~q\,
	datac => \MEM_RAM|MEMORY[0][0]~q\,
	datad => \ALU_1|Mux60~3_combout\,
	combout => \mux_2|f[0]~179_combout\);

-- Location: LCCOMB_X14_Y12_N14
\mux_2|f[0]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~180_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~179_combout\ & ((\MEM_RAM|MEMORY[10][0]~q\))) # (!\mux_2|f[0]~179_combout\ & (\MEM_RAM|MEMORY[8][0]~q\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[8][0]~q\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \MEM_RAM|MEMORY[10][0]~q\,
	datad => \mux_2|f[0]~179_combout\,
	combout => \mux_2|f[0]~180_combout\);

-- Location: LCCOMB_X14_Y12_N24
\mux_2|f[0]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~181_combout\ = (\ALU_1|Mux61~3_combout\ & ((\mux_2|f[0]~178_combout\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (((\mux_2|f[0]~180_combout\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \mux_2|f[0]~178_combout\,
	datac => \mux_2|f[0]~180_combout\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~181_combout\);

-- Location: LCCOMB_X19_Y12_N8
\mux_2|f[0]~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~184_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[0]~181_combout\ & ((\mux_2|f[0]~183_combout\))) # (!\mux_2|f[0]~181_combout\ & (\mux_2|f[0]~176_combout\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[0]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[0]~176_combout\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \mux_2|f[0]~183_combout\,
	datad => \mux_2|f[0]~181_combout\,
	combout => \mux_2|f[0]~184_combout\);

-- Location: FF_X16_Y5_N25
\MEM_RAM|MEMORY[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[26][0]~q\);

-- Location: FF_X18_Y5_N13
\MEM_RAM|MEMORY[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[27][0]~q\);

-- Location: FF_X20_Y10_N23
\MEM_RAM|MEMORY[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[25][0]~q\);

-- Location: FF_X20_Y5_N29
\MEM_RAM|MEMORY[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[24][0]~q\);

-- Location: LCCOMB_X20_Y5_N28
\mux_2|f[0]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~165_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[25][0]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[24][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[25][0]~q\,
	datac => \MEM_RAM|MEMORY[24][0]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~165_combout\);

-- Location: LCCOMB_X18_Y5_N12
\mux_2|f[0]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~166_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[0]~165_combout\ & ((\MEM_RAM|MEMORY[27][0]~q\))) # (!\mux_2|f[0]~165_combout\ & (\MEM_RAM|MEMORY[26][0]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[0]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[26][0]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[27][0]~q\,
	datad => \mux_2|f[0]~165_combout\,
	combout => \mux_2|f[0]~166_combout\);

-- Location: FF_X16_Y12_N23
\MEM_RAM|MEMORY[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[29][0]~q\);

-- Location: FF_X12_Y10_N15
\MEM_RAM|MEMORY[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[31][0]~q\);

-- Location: FF_X13_Y9_N17
\MEM_RAM|MEMORY[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[30][0]~q\);

-- Location: FF_X12_Y10_N29
\MEM_RAM|MEMORY[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[28][0]~q\);

-- Location: LCCOMB_X12_Y10_N28
\mux_2|f[0]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~172_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[30][0]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[28][0]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[30][0]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[28][0]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~172_combout\);

-- Location: LCCOMB_X12_Y10_N14
\mux_2|f[0]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~173_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[0]~172_combout\ & ((\MEM_RAM|MEMORY[31][0]~q\))) # (!\mux_2|f[0]~172_combout\ & (\MEM_RAM|MEMORY[29][0]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[0]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[29][0]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[31][0]~q\,
	datad => \mux_2|f[0]~172_combout\,
	combout => \mux_2|f[0]~173_combout\);

-- Location: FF_X16_Y4_N1
\MEM_RAM|MEMORY[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[21][0]~q\);

-- Location: FF_X15_Y12_N9
\MEM_RAM|MEMORY[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[23][0]~q\);

-- Location: LCCOMB_X18_Y13_N20
\MEM_RAM|MEMORY[22][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[22][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[22][0]~feeder_combout\);

-- Location: FF_X18_Y13_N21
\MEM_RAM|MEMORY[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[22][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[22][0]~q\);

-- Location: FF_X16_Y12_N29
\MEM_RAM|MEMORY[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[20][0]~q\);

-- Location: LCCOMB_X16_Y12_N28
\mux_2|f[0]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~167_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[22][0]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[20][0]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[22][0]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[20][0]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~167_combout\);

-- Location: LCCOMB_X15_Y12_N8
\mux_2|f[0]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~168_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[0]~167_combout\ & ((\MEM_RAM|MEMORY[23][0]~q\))) # (!\mux_2|f[0]~167_combout\ & (\MEM_RAM|MEMORY[21][0]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[0]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[21][0]~q\,
	datab => \ALU_1|Mux63~10_combout\,
	datac => \MEM_RAM|MEMORY[23][0]~q\,
	datad => \mux_2|f[0]~167_combout\,
	combout => \mux_2|f[0]~168_combout\);

-- Location: LCCOMB_X19_Y14_N20
\MEM_RAM|MEMORY[18][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[18][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[18][0]~feeder_combout\);

-- Location: FF_X19_Y14_N21
\MEM_RAM|MEMORY[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[18][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[18][0]~q\);

-- Location: FF_X15_Y12_N11
\MEM_RAM|MEMORY[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[19][0]~q\);

-- Location: FF_X19_Y10_N23
\MEM_RAM|MEMORY[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[17][0]~q\);

-- Location: FF_X20_Y10_N9
\MEM_RAM|MEMORY[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[16][0]~q\);

-- Location: LCCOMB_X20_Y10_N8
\mux_2|f[0]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~169_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[17][0]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[17][0]~q\,
	datac => \MEM_RAM|MEMORY[16][0]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~169_combout\);

-- Location: LCCOMB_X15_Y12_N10
\mux_2|f[0]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~170_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[0]~169_combout\ & ((\MEM_RAM|MEMORY[19][0]~q\))) # (!\mux_2|f[0]~169_combout\ & (\MEM_RAM|MEMORY[18][0]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[0]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[18][0]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[19][0]~q\,
	datad => \mux_2|f[0]~169_combout\,
	combout => \mux_2|f[0]~170_combout\);

-- Location: LCCOMB_X15_Y12_N0
\mux_2|f[0]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~171_combout\ = (\ALU_1|Mux60~3_combout\ & (\ALU_1|Mux61~3_combout\)) # (!\ALU_1|Mux60~3_combout\ & ((\ALU_1|Mux61~3_combout\ & (\mux_2|f[0]~168_combout\)) # (!\ALU_1|Mux61~3_combout\ & ((\mux_2|f[0]~170_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux60~3_combout\,
	datab => \ALU_1|Mux61~3_combout\,
	datac => \mux_2|f[0]~168_combout\,
	datad => \mux_2|f[0]~170_combout\,
	combout => \mux_2|f[0]~171_combout\);

-- Location: LCCOMB_X19_Y12_N6
\mux_2|f[0]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~174_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~171_combout\ & ((\mux_2|f[0]~173_combout\))) # (!\mux_2|f[0]~171_combout\ & (\mux_2|f[0]~166_combout\)))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[0]~166_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[0]~173_combout\,
	datad => \mux_2|f[0]~171_combout\,
	combout => \mux_2|f[0]~174_combout\);

-- Location: LCCOMB_X19_Y12_N26
\mux_2|f[0]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~185_combout\ = (\ALU_1|Mux58~3_combout\ & (\ALU_1|Mux59~3_combout\)) # (!\ALU_1|Mux58~3_combout\ & ((\ALU_1|Mux59~3_combout\ & ((\mux_2|f[0]~174_combout\))) # (!\ALU_1|Mux59~3_combout\ & (\mux_2|f[0]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \ALU_1|Mux59~3_combout\,
	datac => \mux_2|f[0]~184_combout\,
	datad => \mux_2|f[0]~174_combout\,
	combout => \mux_2|f[0]~185_combout\);

-- Location: FF_X18_Y4_N31
\MEM_RAM|MEMORY[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[63][0]~q\);

-- Location: FF_X18_Y4_N21
\MEM_RAM|MEMORY[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[62][0]~q\);

-- Location: FF_X23_Y4_N29
\MEM_RAM|MEMORY[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[61][0]~q\);

-- Location: FF_X23_Y4_N27
\MEM_RAM|MEMORY[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[60][0]~q\);

-- Location: LCCOMB_X23_Y4_N26
\mux_2|f[0]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~193_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[61][0]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[60][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[61][0]~q\,
	datac => \MEM_RAM|MEMORY[60][0]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~193_combout\);

-- Location: LCCOMB_X18_Y4_N20
\mux_2|f[0]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~194_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[0]~193_combout\ & (\MEM_RAM|MEMORY[63][0]~q\)) # (!\mux_2|f[0]~193_combout\ & ((\MEM_RAM|MEMORY[62][0]~q\))))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[0]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[63][0]~q\,
	datac => \MEM_RAM|MEMORY[62][0]~q\,
	datad => \mux_2|f[0]~193_combout\,
	combout => \mux_2|f[0]~194_combout\);

-- Location: FF_X20_Y14_N25
\MEM_RAM|MEMORY[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[57][0]~q\);

-- Location: FF_X20_Y14_N7
\MEM_RAM|MEMORY[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[59][0]~q\);

-- Location: FF_X27_Y14_N5
\MEM_RAM|MEMORY[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[58][0]~q\);

-- Location: FF_X27_Y14_N27
\MEM_RAM|MEMORY[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[56][0]~q\);

-- Location: LCCOMB_X27_Y14_N26
\mux_2|f[0]~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~186_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[58][0]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[56][0]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_RAM|MEMORY[58][0]~q\,
	datab => \ALU_1|Mux62~3_combout\,
	datac => \MEM_RAM|MEMORY[56][0]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~186_combout\);

-- Location: LCCOMB_X20_Y14_N6
\mux_2|f[0]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~187_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[0]~186_combout\ & ((\MEM_RAM|MEMORY[59][0]~q\))) # (!\mux_2|f[0]~186_combout\ & (\MEM_RAM|MEMORY[57][0]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[0]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \MEM_RAM|MEMORY[57][0]~q\,
	datac => \MEM_RAM|MEMORY[59][0]~q\,
	datad => \mux_2|f[0]~186_combout\,
	combout => \mux_2|f[0]~187_combout\);

-- Location: LCCOMB_X22_Y16_N16
\MEM_RAM|MEMORY[54][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_RAM|MEMORY[54][0]~feeder_combout\ = \BANCO_REG|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BANCO_REG|Mux63~4_combout\,
	combout => \MEM_RAM|MEMORY[54][0]~feeder_combout\);

-- Location: FF_X22_Y16_N17
\MEM_RAM|MEMORY[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_RAM|MEMORY[54][0]~feeder_combout\,
	ena => \MEM_RAM|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[54][0]~q\);

-- Location: FF_X22_Y13_N31
\MEM_RAM|MEMORY[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[55][0]~q\);

-- Location: FF_X24_Y13_N27
\MEM_RAM|MEMORY[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[53][0]~q\);

-- Location: FF_X22_Y13_N21
\MEM_RAM|MEMORY[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[52][0]~q\);

-- Location: LCCOMB_X22_Y13_N20
\mux_2|f[0]~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~188_combout\ = (\ALU_1|Mux62~3_combout\ & (((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & ((\ALU_1|Mux63~10_combout\ & (\MEM_RAM|MEMORY[53][0]~q\)) # (!\ALU_1|Mux63~10_combout\ & ((\MEM_RAM|MEMORY[52][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[53][0]~q\,
	datac => \MEM_RAM|MEMORY[52][0]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~188_combout\);

-- Location: LCCOMB_X22_Y13_N30
\mux_2|f[0]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~189_combout\ = (\ALU_1|Mux62~3_combout\ & ((\mux_2|f[0]~188_combout\ & ((\MEM_RAM|MEMORY[55][0]~q\))) # (!\mux_2|f[0]~188_combout\ & (\MEM_RAM|MEMORY[54][0]~q\)))) # (!\ALU_1|Mux62~3_combout\ & (((\mux_2|f[0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[54][0]~q\,
	datac => \MEM_RAM|MEMORY[55][0]~q\,
	datad => \mux_2|f[0]~188_combout\,
	combout => \mux_2|f[0]~189_combout\);

-- Location: FF_X25_Y12_N5
\MEM_RAM|MEMORY[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[49][0]~q\);

-- Location: FF_X25_Y12_N7
\MEM_RAM|MEMORY[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[51][0]~q\);

-- Location: FF_X24_Y14_N17
\MEM_RAM|MEMORY[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[50][0]~q\);

-- Location: FF_X24_Y14_N31
\MEM_RAM|MEMORY[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \BANCO_REG|Mux63~4_combout\,
	sload => VCC,
	ena => \MEM_RAM|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_RAM|MEMORY[48][0]~q\);

-- Location: LCCOMB_X24_Y14_N30
\mux_2|f[0]~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~190_combout\ = (\ALU_1|Mux62~3_combout\ & ((\MEM_RAM|MEMORY[50][0]~q\) # ((\ALU_1|Mux63~10_combout\)))) # (!\ALU_1|Mux62~3_combout\ & (((\MEM_RAM|MEMORY[48][0]~q\ & !\ALU_1|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux62~3_combout\,
	datab => \MEM_RAM|MEMORY[50][0]~q\,
	datac => \MEM_RAM|MEMORY[48][0]~q\,
	datad => \ALU_1|Mux63~10_combout\,
	combout => \mux_2|f[0]~190_combout\);

-- Location: LCCOMB_X25_Y12_N6
\mux_2|f[0]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~191_combout\ = (\ALU_1|Mux63~10_combout\ & ((\mux_2|f[0]~190_combout\ & ((\MEM_RAM|MEMORY[51][0]~q\))) # (!\mux_2|f[0]~190_combout\ & (\MEM_RAM|MEMORY[49][0]~q\)))) # (!\ALU_1|Mux63~10_combout\ & (((\mux_2|f[0]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux63~10_combout\,
	datab => \MEM_RAM|MEMORY[49][0]~q\,
	datac => \MEM_RAM|MEMORY[51][0]~q\,
	datad => \mux_2|f[0]~190_combout\,
	combout => \mux_2|f[0]~191_combout\);

-- Location: LCCOMB_X20_Y12_N28
\mux_2|f[0]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~192_combout\ = (\ALU_1|Mux61~3_combout\ & ((\ALU_1|Mux60~3_combout\) # ((\mux_2|f[0]~189_combout\)))) # (!\ALU_1|Mux61~3_combout\ & (!\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux61~3_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[0]~189_combout\,
	datad => \mux_2|f[0]~191_combout\,
	combout => \mux_2|f[0]~192_combout\);

-- Location: LCCOMB_X19_Y12_N16
\mux_2|f[0]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~195_combout\ = (\ALU_1|Mux60~3_combout\ & ((\mux_2|f[0]~192_combout\ & (\mux_2|f[0]~194_combout\)) # (!\mux_2|f[0]~192_combout\ & ((\mux_2|f[0]~187_combout\))))) # (!\ALU_1|Mux60~3_combout\ & (((\mux_2|f[0]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[0]~194_combout\,
	datab => \ALU_1|Mux60~3_combout\,
	datac => \mux_2|f[0]~187_combout\,
	datad => \mux_2|f[0]~192_combout\,
	combout => \mux_2|f[0]~195_combout\);

-- Location: LCCOMB_X19_Y12_N10
\mux_2|f[0]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~196_combout\ = (\ALU_1|Mux58~3_combout\ & ((\mux_2|f[0]~185_combout\ & ((\mux_2|f[0]~195_combout\))) # (!\mux_2|f[0]~185_combout\ & (\mux_2|f[0]~164_combout\)))) # (!\ALU_1|Mux58~3_combout\ & (((\mux_2|f[0]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Mux58~3_combout\,
	datab => \mux_2|f[0]~164_combout\,
	datac => \mux_2|f[0]~185_combout\,
	datad => \mux_2|f[0]~195_combout\,
	combout => \mux_2|f[0]~196_combout\);

-- Location: LCCOMB_X19_Y12_N28
\mux_2|f[0]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~197_combout\ = (\mux_2|f[1]~154_combout\ & (((\CONTROLER|BRANCH~0_combout\)))) # (!\mux_2|f[1]~154_combout\ & ((\CONTROLER|BRANCH~0_combout\ & (!\ALU_1|temp~0_combout\)) # (!\CONTROLER|BRANCH~0_combout\ & ((\mux_2|f[0]~196_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|temp~0_combout\,
	datac => \CONTROLER|BRANCH~0_combout\,
	datad => \mux_2|f[0]~196_combout\,
	combout => \mux_2|f[0]~197_combout\);

-- Location: LCCOMB_X19_Y12_N2
\mux_2|f[0]~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~198_combout\ = (\mux_2|f[1]~154_combout\ & ((\mux_2|f[0]~197_combout\ & ((\ALU_1|Add0~0_combout\))) # (!\mux_2|f[0]~197_combout\ & (\ALU_1|Mux63~9_combout\)))) # (!\mux_2|f[1]~154_combout\ & (((\mux_2|f[0]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[1]~154_combout\,
	datab => \ALU_1|Mux63~9_combout\,
	datac => \ALU_1|Add0~0_combout\,
	datad => \mux_2|f[0]~197_combout\,
	combout => \mux_2|f[0]~198_combout\);

-- Location: LCCOMB_X20_Y12_N16
\mux_2|f[0]~1563\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[0]~1563_combout\ = (\mux_2|f[0]~198_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[0]~198_combout\,
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \mux_2|f[0]~1563_combout\);

-- Location: LCCOMB_X24_Y9_N22
\mux_2|f[1]~1564\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[1]~1564_combout\ = (\mux_2|f[1]~242_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \mux_2|f[1]~242_combout\,
	combout => \mux_2|f[1]~1564_combout\);

-- Location: LCCOMB_X25_Y8_N26
\mux_2|f[2]~1580\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[2]~1580_combout\ = (\mux_2|f[2]~285_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \mux_2|f[2]~285_combout\,
	datad => \PC|q\(1),
	combout => \mux_2|f[2]~1580_combout\);

-- Location: LCCOMB_X22_Y4_N10
\mux_2|f[3]~1565\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[3]~1565_combout\ = (\mux_2|f[3]~330_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \mux_2|f[3]~330_combout\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \mux_2|f[3]~1565_combout\);

-- Location: LCCOMB_X24_Y6_N18
\mux_2|f[4]~1581\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[4]~1581_combout\ = (\mux_2|f[4]~373_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \mux_2|f[4]~373_combout\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \mux_2|f[4]~1581_combout\);

-- Location: LCCOMB_X18_Y4_N26
\mux_2|f[5]~1566\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[5]~1566_combout\ = (\mux_2|f[5]~418_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \mux_2|f[5]~418_combout\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_2|f[5]~1566_combout\);

-- Location: LCCOMB_X25_Y8_N28
\mux_2|f[6]~1582\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[6]~1582_combout\ = (\mux_2|f[6]~461_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \mux_2|f[6]~461_combout\,
	datac => \PC|q\(0),
	datad => \PC|q\(2),
	combout => \mux_2|f[6]~1582_combout\);

-- Location: LCCOMB_X22_Y4_N28
\mux_2|f[7]~1567\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[7]~1567_combout\ = (\mux_2|f[7]~506_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \mux_2|f[7]~506_combout\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \mux_2|f[7]~1567_combout\);

-- Location: LCCOMB_X19_Y1_N24
\mux_2|f[8]~1583\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[8]~1583_combout\ = (\mux_2|f[8]~549_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \mux_2|f[8]~549_combout\,
	datad => \PC|q\(0),
	combout => \mux_2|f[8]~1583_combout\);

-- Location: LCCOMB_X18_Y4_N28
\mux_2|f[9]~1568\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[9]~1568_combout\ = (\mux_2|f[9]~594_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(1),
	datac => \mux_2|f[9]~594_combout\,
	datad => \PC|q\(2),
	combout => \mux_2|f[9]~1568_combout\);

-- Location: LCCOMB_X19_Y1_N6
\mux_2|f[10]~1584\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[10]~1584_combout\ = (\mux_2|f[10]~637_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \mux_2|f[10]~637_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_2|f[10]~1584_combout\);

-- Location: LCCOMB_X23_Y7_N12
\mux_2|f[11]~1569\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[11]~1569_combout\ = (\mux_2|f[11]~682_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[11]~682_combout\,
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \mux_2|f[11]~1569_combout\);

-- Location: LCCOMB_X19_Y1_N8
\mux_2|f[12]~1585\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[12]~1585_combout\ = (\mux_2|f[12]~725_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \mux_2|f[12]~725_combout\,
	datad => \PC|q\(1),
	combout => \mux_2|f[12]~1585_combout\);

-- Location: LCCOMB_X13_Y8_N12
\mux_2|f[13]~1570\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[13]~1570_combout\ = (\mux_2|f[13]~770_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \mux_2|f[13]~770_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_2|f[13]~1570_combout\);

-- Location: LCCOMB_X24_Y5_N6
\mux_2|f[14]~1586\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[14]~1586_combout\ = (\mux_2|f[14]~813_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \PC|q\(1),
	datad => \mux_2|f[14]~813_combout\,
	combout => \mux_2|f[14]~1586_combout\);

-- Location: LCCOMB_X16_Y3_N24
\mux_2|f[15]~1571\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[15]~1571_combout\ = (\mux_2|f[15]~858_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[15]~858_combout\,
	datab => \PC|q\(1),
	datac => \PC|q\(0),
	datad => \PC|q\(2),
	combout => \mux_2|f[15]~1571_combout\);

-- Location: LCCOMB_X19_Y1_N10
\mux_2|f[16]~1587\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[16]~1587_combout\ = (\mux_2|f[16]~901_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \mux_2|f[16]~901_combout\,
	datad => \PC|q\(1),
	combout => \mux_2|f[16]~1587_combout\);

-- Location: LCCOMB_X18_Y4_N18
\mux_2|f[17]~1572\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[17]~1572_combout\ = (\mux_2|f[17]~946_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \mux_2|f[17]~946_combout\,
	datac => \PC|q\(1),
	datad => \PC|q\(0),
	combout => \mux_2|f[17]~1572_combout\);

-- Location: LCCOMB_X19_Y1_N28
\mux_2|f[18]~1588\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[18]~1588_combout\ = (\mux_2|f[18]~989_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \mux_2|f[18]~989_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_2|f[18]~1588_combout\);

-- Location: LCCOMB_X18_Y3_N18
\mux_2|f[19]~1573\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[19]~1573_combout\ = (\mux_2|f[19]~1034_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(0),
	datac => \mux_2|f[19]~1034_combout\,
	datad => \PC|q\(1),
	combout => \mux_2|f[19]~1573_combout\);

-- Location: LCCOMB_X19_Y1_N26
\mux_2|f[20]~1589\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[20]~1589_combout\ = (\mux_2|f[20]~1077_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \mux_2|f[20]~1077_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_2|f[20]~1589_combout\);

-- Location: LCCOMB_X22_Y8_N2
\mux_2|f[21]~1574\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[21]~1574_combout\ = (\mux_2|f[21]~1122_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \mux_2|f[21]~1122_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_2|f[21]~1574_combout\);

-- Location: LCCOMB_X19_Y1_N0
\mux_2|f[22]~1590\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[22]~1590_combout\ = (\mux_2|f[22]~1165_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \PC|q\(2),
	datac => \mux_2|f[22]~1165_combout\,
	datad => \PC|q\(0),
	combout => \mux_2|f[22]~1590_combout\);

-- Location: LCCOMB_X16_Y3_N22
\mux_2|f[23]~1575\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[23]~1575_combout\ = (\mux_2|f[23]~1210_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_2|f[23]~1210_combout\,
	datab => \PC|q\(1),
	datac => \PC|q\(0),
	datad => \PC|q\(2),
	combout => \mux_2|f[23]~1575_combout\);

-- Location: LCCOMB_X19_Y1_N22
\mux_2|f[24]~1591\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[24]~1591_combout\ = (\mux_2|f[24]~1253_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \mux_2|f[24]~1253_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_2|f[24]~1591_combout\);

-- Location: LCCOMB_X18_Y4_N4
\mux_2|f[25]~1576\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[25]~1576_combout\ = (\mux_2|f[25]~1298_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \mux_2|f[25]~1298_combout\,
	datac => \PC|q\(1),
	datad => \PC|q\(2),
	combout => \mux_2|f[25]~1576_combout\);

-- Location: LCCOMB_X19_Y1_N12
\mux_2|f[26]~1592\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[26]~1592_combout\ = (\mux_2|f[26]~1341_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \mux_2|f[26]~1341_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_2|f[26]~1592_combout\);

-- Location: LCCOMB_X22_Y4_N6
\mux_2|f[27]~1577\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[27]~1577_combout\ = (\mux_2|f[27]~1386_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \mux_2|f[27]~1386_combout\,
	combout => \mux_2|f[27]~1577_combout\);

-- Location: LCCOMB_X19_Y1_N30
\mux_2|f[28]~1593\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[28]~1593_combout\ = (\mux_2|f[28]~1429_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(1),
	datab => \mux_2|f[28]~1429_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(0),
	combout => \mux_2|f[28]~1593_combout\);

-- Location: LCCOMB_X22_Y4_N24
\mux_2|f[29]~1578\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[29]~1578_combout\ = (\mux_2|f[29]~1474_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \PC|q\(2),
	datac => \PC|q\(1),
	datad => \mux_2|f[29]~1474_combout\,
	combout => \mux_2|f[29]~1578_combout\);

-- Location: LCCOMB_X19_Y1_N4
\mux_2|f[30]~1594\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[30]~1594_combout\ = (\mux_2|f[30]~1517_combout\ & ((\PC|q\(1)) # (\PC|q\(0) $ (\PC|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(0),
	datab => \mux_2|f[30]~1517_combout\,
	datac => \PC|q\(2),
	datad => \PC|q\(1),
	combout => \mux_2|f[30]~1594_combout\);

-- Location: LCCOMB_X18_Y4_N10
\mux_2|f[31]~1579\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mux_2|f[31]~1579_combout\ = (\mux_2|f[31]~1562_combout\ & ((\PC|q\(1)) # (\PC|q\(2) $ (\PC|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|q\(2),
	datab => \PC|q\(1),
	datac => \mux_2|f[31]~1562_combout\,
	datad => \PC|q\(0),
	combout => \mux_2|f[31]~1579_combout\);

-- Location: UNVM_X0_Y11_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X10_Y24_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

ww_Saida(0) <= \Saida[0]~output_o\;

ww_Saida(1) <= \Saida[1]~output_o\;

ww_Saida(2) <= \Saida[2]~output_o\;

ww_Saida(3) <= \Saida[3]~output_o\;

ww_Saida(4) <= \Saida[4]~output_o\;

ww_Saida(5) <= \Saida[5]~output_o\;

ww_Saida(6) <= \Saida[6]~output_o\;

ww_Saida(7) <= \Saida[7]~output_o\;

ww_Saida(8) <= \Saida[8]~output_o\;

ww_Saida(9) <= \Saida[9]~output_o\;

ww_Saida(10) <= \Saida[10]~output_o\;

ww_Saida(11) <= \Saida[11]~output_o\;

ww_Saida(12) <= \Saida[12]~output_o\;

ww_Saida(13) <= \Saida[13]~output_o\;

ww_Saida(14) <= \Saida[14]~output_o\;

ww_Saida(15) <= \Saida[15]~output_o\;

ww_Saida(16) <= \Saida[16]~output_o\;

ww_Saida(17) <= \Saida[17]~output_o\;

ww_Saida(18) <= \Saida[18]~output_o\;

ww_Saida(19) <= \Saida[19]~output_o\;

ww_Saida(20) <= \Saida[20]~output_o\;

ww_Saida(21) <= \Saida[21]~output_o\;

ww_Saida(22) <= \Saida[22]~output_o\;

ww_Saida(23) <= \Saida[23]~output_o\;

ww_Saida(24) <= \Saida[24]~output_o\;

ww_Saida(25) <= \Saida[25]~output_o\;

ww_Saida(26) <= \Saida[26]~output_o\;

ww_Saida(27) <= \Saida[27]~output_o\;

ww_Saida(28) <= \Saida[28]~output_o\;

ww_Saida(29) <= \Saida[29]~output_o\;

ww_Saida(30) <= \Saida[30]~output_o\;

ww_Saida(31) <= \Saida[31]~output_o\;
END structure;


