# Design-and-Simulation-of-a-32-bit-5-Stage-Pipelined-RISC-Processor-in-Verilog