# logicSimulator
The goal of this project is to develop and implement a simple logic and delay simulator.  Theprogram should be able to read in circuits in the benchmark format (.bench files) and translate them to an internal netlist representation.
