+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 251,944.8 / 912,800 (27.6 %)      ;
; Total Combinational ALUTs           ; 269039                            ;
; Total Registers                     ; 641578                            ;
; Total DSP Blocks                    ; 330 / 8,528 (3.87 %)              ;
; Total Block Memory Bits             ; 24,832,276 / 271,810,560 (9.14 %) ;
; Total RAM Blocks                    ; 1,887 / 13,272 (14.2 %)           ;
; Total MLABs                         ; 964.0                             ;
; AI Suite IP Fmax                    ; 1000.0 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 600 MHz                           ;
+-------------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+------------------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+------------------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 260165              ; 548663        ; 330        ; 24832276          ; Total                                                                                    ;
; Total non AI Suite IPs                                                                                                                                                                        ; 156673 (60%)        ; 385590 (70%)  ; 0 (0%)     ; 3294848 (13%)     ; Total non AI Suite IPs                                                                   ;
; Total AI Suite IPs                                                                                                                                                                            ; 103492 (40%)        ; 163073 (30%)  ; 330 (100%) ; 21537428 (87%)    ; Total AI Suite IPs                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 103492 (100%)       ; 163073 (100%) ; 330 (100%) ; 21537428 (100%)   ; dla_top_wrapper_32x32_i5x1_fp13agx_sb30240_lt_f224_poolk4_actk32_clamp_softmaxk1_u8_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 103492 (100%)       ; 163073 (100%) ; 330 (100%) ; 21537428 (100%)   ; dla_top                                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 2403 (2%)           ; 3287 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 59 (0%)             ; 591 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 2343 (2%)           ; 2687 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 1033 (1%)           ; 1716 (1%)     ; 0 (0%)     ; 176128 (1%)       ; dla_config_network                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_acl_fifo.dla_acl_fifo_inst          ; 109 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 108 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 106 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 64 (0%)             ; 628 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 41 (0%)             ; 95 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 39 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 63401 (61%)         ; 79418 (49%)   ; 32 (10%)   ; 1374208 (6%)      ; dla_dma                                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 1005 (1%)           ; 2080 (1%)     ; 0 (0%)     ; 173568 (1%)       ; dla_dma_reader                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 59503 (57%)         ; 71250 (44%)   ; 32 (10%)   ; 654336 (3%)       ; dla_dma_reader                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 565 (1%)            ; 1990 (1%)     ; 0 (0%)     ; 165888 (1%)       ; dla_dma_reader                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 944 (1%)            ; 1256 (1%)     ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1299 (1%)           ; 2732 (2%)     ; 0 (0%)     ; 347136 (2%)       ; dla_dma_writer                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 82 (0%)             ; 103 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5339 (5%)           ; 5875 (4%)     ; 0 (0%)     ; 65536 (0%)        ; dla_interface_profiling_counters                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 65536 (0%)        ; altera_syncram                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 21259 (21%)         ; 51978 (32%)   ; 288 (87%)  ; 19684500 (91%)    ; dla_pe_array_system                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)     ; 1172 (0%)         ; dla_delay                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 70 (0%)             ; 82 (0%)       ; 0 (0%)     ; 524288 (2%)       ; dla_exit_fifo                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 7112 (7%)           ; 11624 (7%)    ; 0 (0%)     ; 9000960 (42%)     ; dla_input_feeder                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 13759 (13%)         ; 28852 (18%)   ; 288 (87%)  ; 0 (0%)            ; dla_pe_array                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 103 (0%)            ; 11257 (7%)    ; 0 (0%)     ; 10158080 (47%)    ; dla_filter_bias_scale_scratchpad                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 210 (0%)            ; 159 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 1555 (2%)           ; 2710 (2%)     ; 0 (0%)     ; 163840 (1%)       ; dla_aux_pool_top                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 176 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 1549 (1%)           ; 2525 (2%)     ; 0 (0%)     ; 163840 (1%)       ; dla_aux_pool_group                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 872 (1%)            ; 2545 (2%)     ; 10 (3%)    ; 73216 (0%)        ; dla_aux_softmax_top                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 868 (1%)            ; 2485 (2%)     ; 10 (3%)    ; 73216 (0%)        ; dla_aux_softmax_group                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 1037 (1%)           ; 1549 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1040 (1%)           ; 1551 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 517 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 517 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 518 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 517 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (0%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 5300 (5%)           ; 10431 (6%)    ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+-------------+------------------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks       ; Entity Name                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+-------------+------------------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 251944.8       ; 269039              ; 641578        ; 330        ; 24832276          ; 964.0        ; 1887        ; Total                                                                                    ;
; Total non AI Suite IPs                                                                                                                                                                        ; 173565.3 (69%) ; 165616 (62%)        ; 405261 (63%)  ; 0 (0%)     ; 3294848 (13%)     ; 627.0 (65%)  ; 627 (33%)   ; Total non AI Suite IPs                                                                   ;
; Total AI Suite IPs                                                                                                                                                                            ; 78379.5 (31%)  ; 103423 (38%)        ; 236317 (37%)  ; 330 (100%) ; 21537428 (87%)    ; 337.0 (35%)  ; 1260 (67%)  ; Total AI Suite IPs                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 78379.5 (100%) ; 103423 (100%)       ; 236317 (100%) ; 330 (100%) ; 21537428 (100%)   ; 337.0 (100%) ; 1260 (100%) ; dla_top_wrapper_32x32_i5x1_fp13agx_sb30240_lt_f224_poolk4_actk32_clamp_softmaxk1_u8_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 78379.5 (100%) ; 103423 (100%)       ; 236317 (100%) ; 330 (100%) ; 21537428 (100%)   ; 337.0 (100%) ; 1260 (100%) ; dla_top                                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 1729.5 (2%)    ; 2405 (2%)           ; 5489 (2%)     ; 0 (0%)     ; 0 (0%)            ; 26.0 (8%)    ; 0 (0%)      ; dla_aux_activation_top                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 172.8 (0%)     ; 58 (0%)             ; 721 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 1554.0 (2%)    ; 2346 (2%)           ; 4750 (2%)     ; 0 (0%)     ; 0 (0%)            ; 26.0 (8%)    ; 0 (0%)      ; dla_aux_activation_group                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.7 (0%)       ; 1 (0%)              ; 18 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 11 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.9 (0%)       ; 1 (0%)              ; 25 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.4 (0%)       ; 1 (0%)              ; 52 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.4 (0%)       ; 1 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.7 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.2 (0%)       ; 1 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.4 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 2.2 (0%)       ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.6 (0%)       ; 1 (0%)              ; 24 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 784.7 (1%)     ; 1025 (1%)           ; 2158 (1%)     ; 0 (0%)     ; 176128 (1%)       ; 0.0 (0%)     ; 13 (1%)     ; dla_config_network                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 40.7 (0%)      ; 66 (0%)             ; 135 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 37.6 (0%)      ; 64 (0%)             ; 104 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 37.4 (0%)      ; 64 (0%)             ; 93 (0%)       ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 37.8 (0%)      ; 64 (0%)             ; 95 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 37.3 (0%)      ; 63 (0%)             ; 91 (0%)       ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 38.5 (0%)      ; 64 (0%)             ; 94 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.5 (0%)      ; 64 (0%)             ; 107 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 38.4 (0%)      ; 63 (0%)             ; 100 (0%)      ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 38.3 (0%)      ; 63 (0%)             ; 92 (0%)       ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_acl_fifo.dla_acl_fifo_inst          ; 88.7 (0%)      ; 109 (0%)            ; 195 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 85.8 (0%)      ; 105 (0%)            ; 172 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 87.2 (0%)      ; 108 (0%)            ; 178 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 89.0 (0%)      ; 106 (0%)            ; 174 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 321.4 (0%)     ; 64 (0%)             ; 135 (0%)      ; 0 (0%)     ; 0 (0%)            ; 26.0 (8%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.2 (0%)      ; 41 (0%)             ; 100 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 24.8 (0%)      ; 39 (0%)             ; 63 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.9 (0%)      ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 9.1 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 46600.0 (59%)  ; 62731 (61%)         ; 117293 (50%)  ; 32 (10%)   ; 1374208 (6%)      ; 142.0 (42%)  ; 230 (18%)   ; dla_dma                                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 925.8 (1%)     ; 1002 (1%)           ; 2441 (1%)     ; 0 (0%)     ; 173568 (1%)       ; 7.0 (2%)     ; 10 (1%)     ; dla_dma_reader                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 42723.3 (55%)  ; 58849 (57%)         ; 109621 (46%)  ; 32 (10%)   ; 654336 (3%)       ; 65.0 (19%)   ; 189 (15%)   ; dla_dma_reader                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 812.6 (1%)     ; 563 (1%)            ; 1511 (1%)     ; 0 (0%)     ; 165888 (1%)       ; 32.0 (9%)    ; 9 (1%)      ; dla_dma_reader                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 740.0 (1%)     ; 945 (1%)            ; 1266 (1%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1317.7 (2%)    ; 1288 (1%)           ; 2352 (1%)     ; 0 (0%)     ; 347136 (2%)       ; 32.0 (9%)    ; 20 (2%)     ; dla_dma_writer                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 77.9 (0%)      ; 81 (0%)             ; 76 (0%)       ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)      ; dla_dma_read_arb                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 26.0 (8%)    ; 0 (0%)      ; altdpram                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.4 (0%)      ; 2 (0%)              ; 31 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.7 (0%)       ; 7 (0%)              ; 13 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 2.0 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.5 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3630.7 (5%)    ; 5382 (5%)           ; 8240 (3%)     ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 13 (0%)       ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 18611.7 (24%)  ; 21882 (21%)         ; 73543 (31%)   ; 288 (87%)  ; 19684500 (91%)    ; 135.0 (40%)  ; 996 (79%)   ; dla_pe_array_system                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.1 (0%)       ; 4 (0%)              ; 6 (0%)        ; 0 (0%)     ; 1172 (0%)         ; 0.0 (0%)     ; 8 (1%)      ; dla_delay                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 40.1 (0%)      ; 68 (0%)             ; 572 (0%)      ; 0 (0%)     ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 5218.5 (7%)    ; 7154 (7%)           ; 17249 (7%)    ; 0 (0%)     ; 9000960 (42%)     ; 39.0 (12%)   ; 450 (36%)   ; dla_input_feeder                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 11199.0 (14%)  ; 14314 (14%)         ; 44892 (19%)   ; 288 (87%)  ; 0 (0%)            ; 96.0 (28%)   ; 0 (0%)      ; dla_pe_array                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 1993.9 (3%)    ; 103 (0%)            ; 10366 (4%)    ; 0 (0%)     ; 10158080 (47%)    ; 0.0 (0%)     ; 512 (41%)   ; dla_filter_bias_scale_scratchpad                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 159.1 (0%)     ; 238 (0%)            ; 458 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 1184.0 (2%)    ; 1556 (2%)           ; 3755 (2%)     ; 0 (0%)     ; 163840 (1%)       ; 0.0 (0%)     ; 10 (1%)     ; dla_aux_pool_top                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 32.2 (0%)      ; 6 (0%)              ; 163 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 1150.3 (1%)    ; 1550 (1%)           ; 3585 (2%)     ; 0 (0%)     ; 163840 (1%)       ; 0.0 (0%)     ; 10 (1%)     ; dla_aux_pool_group                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 714.4 (1%)     ; 790 (1%)            ; 2650 (1%)     ; 10 (3%)    ; 73216 (0%)        ; 8.0 (2%)     ; 7 (1%)      ; dla_aux_softmax_top                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.3 (0%)       ; 3 (0%)              ; 59 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 702.7 (1%)     ; 786 (1%)            ; 2562 (1%)     ; 10 (3%)    ; 73216 (0%)        ; 8.0 (2%)     ; 7 (1%)      ; dla_aux_softmax_group                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 621.6 (1%)     ; 1038 (1%)           ; 1794 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 164.8 (0%)     ; 75 (0%)             ; 829 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 642.3 (1%)     ; 1041 (1%)           ; 1693 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 151.0 (0%)     ; 34 (0%)             ; 824 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 249.9 (0%)     ; 516 (0%)            ; 1079 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 34.5 (0%)      ; 69 (0%)             ; 198 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 250.9 (0%)     ; 516 (0%)            ; 1055 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.4 (0%)      ; 21 (0%)             ; 54 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 253.0 (0%)     ; 515 (0%)            ; 1576 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 253.3 (0%)     ; 515 (0%)            ; 1415 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 248.9 (0%)     ; 515 (0%)            ; 1558 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 247.0 (0%)     ; 515 (0%)            ; 1444 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 519.9 (1%)     ; 517 (0%)            ; 2069 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 250.2 (0%)     ; 516 (0%)            ; 1713 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 497.3 (1%)     ; 518 (1%)            ; 2525 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 268.9 (0%)     ; 516 (0%)            ; 1305 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 251.8 (0%)     ; 516 (0%)            ; 1799 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 254.3 (0%)     ; 516 (0%)            ; 1635 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 3160.3 (4%)    ; 5318 (5%)           ; 17766 (8%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 22.6 (0%)      ; 8 (0%)              ; 105 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+-------------+------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                                           ; Corner Delay Model    ; Note                                             ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 63.43 MHz  ; altera_reserved_tck                                                                                  ; Slow vid1 100C Model  ;                                                  ;
; 158.65 MHz ; sys_pll|iopll_0_clk_100m                                                                             ; Slow vid1 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                                                   ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 301.57 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout_slow ; Slow vid1 100C Model  ;                                                  ;
; 366.43 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 375.23 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_3|emif_3_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 396.83 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_2|emif_2_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 415.45 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_1|emif_1_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 553.71 MHz ; sys_pll|iopll_0_clk_sys                                                                              ; Slow vid1 100C Model  ;                                                  ;
; 567.21 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout      ; Slow vid1 100C Model  ;                                                  ;
; 633.71 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk1                ; Slow vid1 100C Model  ;                                                  ;
; 612.75 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_ref_clock                              ; Slow vid1 100C Model  ; limit due to low minimum pulse width restriction ;
; 1000.0 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk0                ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 1000.0 MHz ; sys_pll|iopll_0_clk_sys_div2                                                                         ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
