// Seed: 83029290
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[1] = id_2 ? -1 : {id_2 <= 1{1}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = id_6[1] ==? id_6;
  wire id_9;
  ;
  logic id_10;
  ;
endmodule
