{"sha": "479f2ceac010f84f73baed06b9c771e2750fad81", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDc5ZjJjZWFjMDEwZjg0ZjczYmFlZDA2YjljNzcxZTI3NTBmYWQ4MQ==", "commit": {"author": {"name": "Richard Sandiford", "email": "rsandifo@redhat.com", "date": "2002-08-01T20:08:03Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2002-08-01T20:08:03Z"}, "message": "* config/mips/mips.md: Add [!]TARGET_MIPS16 to sgtu conditions.\n\nFrom-SVN: r55943", "tree": {"sha": "414769d205709505abf4e5a05d23d857e83c1862", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/414769d205709505abf4e5a05d23d857e83c1862"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/479f2ceac010f84f73baed06b9c771e2750fad81", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/479f2ceac010f84f73baed06b9c771e2750fad81", "html_url": "https://github.com/Rust-GCC/gccrs/commit/479f2ceac010f84f73baed06b9c771e2750fad81", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/479f2ceac010f84f73baed06b9c771e2750fad81/comments", "author": null, "committer": null, "parents": [{"sha": "7662da2f515fbfdacad4ed4286f0fb9abee5a1ea", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7662da2f515fbfdacad4ed4286f0fb9abee5a1ea", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7662da2f515fbfdacad4ed4286f0fb9abee5a1ea"}], "stats": {"total": 12, "additions": 8, "deletions": 4}, "files": [{"sha": "f9acab5c63a1a229653becf46efcd421cabd106c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/479f2ceac010f84f73baed06b9c771e2750fad81/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/479f2ceac010f84f73baed06b9c771e2750fad81/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=479f2ceac010f84f73baed06b9c771e2750fad81", "patch": "@@ -1,3 +1,7 @@\n+2002-08-01  Richard Sandiford  <rsandifo@redhat.com>\n+\n+\t* config/mips/mips.md: Add [!]TARGET_MIPS16 to sgtu conditions.\n+\n 2002-08-01  Zdenek Dvorak  <rakdver@atrey.karlin.mff.cuni.cz>\n \n \t* gcse.c (expr_hash_table_size, n_exprs, set_hash_table_size,"}, {"sha": "91d1a9254a9cf80f2aef4b27a77c5a192cebf9b6", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/479f2ceac010f84f73baed06b9c771e2750fad81/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/479f2ceac010f84f73baed06b9c771e2750fad81/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=479f2ceac010f84f73baed06b9c771e2750fad81", "patch": "@@ -8823,7 +8823,7 @@ move\\\\t%0,%z4\\\\n\\\\\n   [(set (match_operand:SI 0 \"register_operand\" \"=d\")\n \t(gtu:SI (match_operand:SI 1 \"register_operand\" \"d\")\n \t\t(match_operand:SI 2 \"reg_or_0_operand\" \"dJ\")))]\n-  \"\"\n+  \"!TARGET_MIPS16\"\n   \"sltu\\\\t%0,%z2,%1\"\n   [(set_attr \"type\"\t\"arith\")\n    (set_attr \"mode\"\t\"SI\")])\n@@ -8832,7 +8832,7 @@ move\\\\t%0,%z4\\\\n\\\\\n   [(set (match_operand:SI 0 \"register_operand\" \"=t\")\n \t(gtu:SI (match_operand:SI 1 \"register_operand\" \"d\")\n \t\t(match_operand:SI 2 \"register_operand\" \"d\")))]\n-  \"\"\n+  \"TARGET_MIPS16\"\n   \"sltu\\\\t%2,%1\"\n   [(set_attr \"type\"\t\"arith\")\n    (set_attr \"mode\"\t\"SI\")])\n@@ -8841,7 +8841,7 @@ move\\\\t%0,%z4\\\\n\\\\\n   [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n \t(gtu:DI (match_operand:DI 1 \"se_register_operand\" \"d\")\n \t\t(match_operand:DI 2 \"se_reg_or_0_operand\" \"dJ\")))]\n-  \"TARGET_64BIT\"\n+  \"TARGET_64BIT && !TARGET_MIPS16\"\n   \"sltu\\\\t%0,%z2,%1\"\n   [(set_attr \"type\"\t\"arith\")\n    (set_attr \"mode\"\t\"DI\")])\n@@ -8850,7 +8850,7 @@ move\\\\t%0,%z4\\\\n\\\\\n   [(set (match_operand:DI 0 \"register_operand\" \"=t\")\n \t(gtu:DI (match_operand:DI 1 \"se_register_operand\" \"d\")\n \t\t(match_operand:DI 2 \"se_register_operand\" \"d\")))]\n-  \"TARGET_64BIT\"\n+  \"TARGET_64BIT && TARGET_MIPS16\"\n   \"sltu\\\\t%2,%1\"\n   [(set_attr \"type\"\t\"arith\")\n    (set_attr \"mode\"\t\"DI\")])"}]}