<stg><name>conv2D0_Pipeline_readweights</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %weightsT = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %weightsT_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %weightsT_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %weightsT_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %weightsT_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %weightsT_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %weightsT_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %weightsT_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %weightsT_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln14 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc12:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12:1 %icmp_ln14 = icmp_eq  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12:2 %add_ln14 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc12:3 %br_ln14 = br i1 %icmp_ln14, void %for.inc12.split, void %loop_k1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
for.inc12.split:0 %zext_ln14 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.split:4 %weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
for.inc12.split:5 %weightsT_9 = load i4 %weights_addr

]]></Node>
<StgValue><ssdm name="weightsT_9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
for.inc12.split:6 %switch_ln15 = switch i4 %i, void %arrayidx11.case.8, i4 0, void %for.inc12.split.arrayidx11.exit_crit_edge1, i4 1, void %arrayidx11.case.1, i4 2, void %arrayidx11.case.2, i4 3, void %arrayidx11.case.3, i4 4, void %arrayidx11.case.4, i4 5, void %arrayidx11.case.5, i4 6, void %arrayidx11.case.6, i4 7, void %for.inc12.split.arrayidx11.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln15"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11.exit:0 %store_ln14 = store i4 %add_ln14, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.exit:1 %br_ln14 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:0 %weightsT_load = load i8 %weightsT

]]></Node>
<StgValue><ssdm name="weightsT_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:1 %weightsT_1_load = load i8 %weightsT_1

]]></Node>
<StgValue><ssdm name="weightsT_1_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:2 %weightsT_2_load = load i8 %weightsT_2

]]></Node>
<StgValue><ssdm name="weightsT_2_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:3 %weightsT_3_load = load i8 %weightsT_3

]]></Node>
<StgValue><ssdm name="weightsT_3_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:4 %weightsT_4_load = load i8 %weightsT_4

]]></Node>
<StgValue><ssdm name="weightsT_4_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:5 %weightsT_5_load = load i8 %weightsT_5

]]></Node>
<StgValue><ssdm name="weightsT_5_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:6 %weightsT_6_load = load i8 %weightsT_6

]]></Node>
<StgValue><ssdm name="weightsT_6_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:7 %weightsT_7_load = load i8 %weightsT_7

]]></Node>
<StgValue><ssdm name="weightsT_7_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:8 %weightsT_8_load = load i8 %weightsT_8

]]></Node>
<StgValue><ssdm name="weightsT_8_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_k1.preheader.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
loop_k1.preheader.exitStub:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc12.split:1 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc12.split:2 %speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln10"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc12.split:3 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
for.inc12.split:5 %weightsT_9 = load i4 %weights_addr

]]></Node>
<StgValue><ssdm name="weightsT_9"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12.split.arrayidx11.exit_crit_edge:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT_7

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.split.arrayidx11.exit_crit_edge:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx11.case.6:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT_6

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.6:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx11.case.5:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT_5

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.5:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx11.case.4:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT_4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.4:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx11.case.3:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT_3

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.3:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx11.case.2:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT_2

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.2:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx11.case.1:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.1:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12.split.arrayidx11.exit_crit_edge1:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.split.arrayidx11.exit_crit_edge1:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx11.case.8:0 %store_ln10 = store i8 %weightsT_9, i8 %weightsT_8

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.8:1 %br_ln15 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
