
---------- Begin Simulation Statistics ----------
final_tick                               2541989517500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219236                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   219235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.13                       # Real time elapsed on the host
host_tick_rate                              626210488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194048                       # Number of instructions simulated
sim_ops                                       4194048                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011980                       # Number of seconds simulated
sim_ticks                                 11979672500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.844203                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417632                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               891534                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93588                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            815618                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53065                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278289                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225224                       # Number of indirect misses.
system.cpu.branchPred.lookups                  993347                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65922                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26909                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194048                       # Number of instructions committed
system.cpu.committedOps                       4194048                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.709455                       # CPI: cycles per instruction
system.cpu.discardedOps                        200442                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608483                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1455303                       # DTB hits
system.cpu.dtb.data_misses                       7343                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407100                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852924                       # DTB read hits
system.cpu.dtb.read_misses                       6544                       # DTB read misses
system.cpu.dtb.write_accesses                  201383                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602379                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18028                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3431438                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1053796                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664698                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16770372                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175148                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1026235                       # ITB accesses
system.cpu.itb.fetch_acv                          768                       # ITB acv
system.cpu.itb.fetch_hits                     1019109                       # ITB hits
system.cpu.itb.fetch_misses                      7126                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4200     69.27%     79.15% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.94% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6063                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14406                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.45%     47.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2670     52.22%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5113                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11065904500     92.34%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8988000      0.07%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17193000      0.14%     92.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               891997500      7.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11984083000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903745                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947193                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 867                      
system.cpu.kern.mode_good::user                   867                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 867                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.589796                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.741977                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8061593000     67.27%     67.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3922490000     32.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23945728                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85396      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540396     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838872     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592293     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104763      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194048                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7175356                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22830454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22830454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22830454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22830454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117079.251282                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117079.251282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117079.251282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117079.251282                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13069486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13069486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13069486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13069486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67023.005128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67023.005128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67023.005128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67023.005128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22480957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22480957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117088.317708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117088.317708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12869989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12869989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67031.192708                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67031.192708                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.270827                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539539475000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.270827                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204427                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204427                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129147                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34840                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87521                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34197                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28958                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28958                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40929                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       263683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       263683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11236544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11236544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17939185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158414                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002765                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052510                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157976     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158414                       # Request fanout histogram
system.membus.reqLayer0.occupancy              342500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           826811034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375936000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          467124250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5635200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10107648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5635200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5635200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470396833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373336416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843733249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470396833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470396833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186128627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186128627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186128627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470396833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373336416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029861876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159786750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112619                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122144                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10639                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2215                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2018793250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4780537000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13705.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32455.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80835                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122144                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.220588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.932465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.875863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34926     42.54%     42.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24355     29.66%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9928     12.09%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4632      5.64%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2527      3.08%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1436      1.75%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          921      1.12%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          595      0.72%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2788      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82108                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.976129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.360953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.725533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1347     18.27%     18.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5540     75.14%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.95%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            91      1.23%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.61%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.786067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6547     88.80%     88.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.07%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              465      6.31%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              212      2.88%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.84%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9426752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  680896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7673792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10107648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7817216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11979667500                       # Total gap between requests
system.mem_ctrls.avgGap                      42772.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4987712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7673792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416347942.733826816082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370547692.351356029510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640567761.764772772789                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2535079750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245457250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294283648500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28791.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32132.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2409317.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314731200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167257035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559883100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309055320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5226099720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        199268160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7721610855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.559428                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    467100750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11112691750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271619880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144342825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           491788920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          316838340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5186477880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232633920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7589018085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.491282                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    552205250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11027587250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1006454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11972472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1733315                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1733315                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1733315                       # number of overall hits
system.cpu.icache.overall_hits::total         1733315                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88113                       # number of overall misses
system.cpu.icache.overall_misses::total         88113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5413694500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5413694500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5413694500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5413694500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1821428                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1821428                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1821428                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1821428                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048376                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048376                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048376                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61440.360673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61440.360673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61440.360673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61440.360673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87521                       # number of writebacks
system.cpu.icache.writebacks::total             87521                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88113                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5325582500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5325582500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5325582500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5325582500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048376                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048376                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048376                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048376                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60440.372022                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60440.372022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60440.372022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60440.372022                       # average overall mshr miss latency
system.cpu.icache.replacements                  87521                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1733315                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1733315                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5413694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5413694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1821428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1821428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61440.360673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61440.360673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5325582500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5325582500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60440.372022                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60440.372022                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1756494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.051301                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3730968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3730968                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316013                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105642                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105642                       # number of overall misses
system.cpu.dcache.overall_misses::total        105642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6771623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6771623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6771623500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6771623500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421655                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64099.728328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64099.728328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64099.728328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64099.728328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34664                       # number of writebacks
system.cpu.dcache.writebacks::total             34664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36644                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394062999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394062999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394062999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394062999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21576000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21576000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048534                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048534                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63683.918360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63683.918360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63683.918360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63683.918360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104231.884058                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104231.884058                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68858                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3302440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3302440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67081.860654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67081.860654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2678092500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2678092500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21576000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21576000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66908.821766                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66908.821766                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199777.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199777.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3469183500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3469183500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61497.261221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61497.261221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715970499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715970499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59228.582735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59228.582735                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63030500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63030500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69878.603104                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69878.603104                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080680                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080680                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68878.603104                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68878.603104                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541989517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.560659                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1382695                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.080383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.560659                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2957778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2957778                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602387066500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 280530                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   280530                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   136.14                       # Real time elapsed on the host
host_tick_rate                              426820422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38190567                       # Number of instructions simulated
sim_ops                                      38190567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058106                       # Number of seconds simulated
sim_ticks                                 58106203000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.838186                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2919416                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5047558                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             110791                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            446026                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4484190                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             208574                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1007542                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           798968                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6328860                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1080258                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33254835                       # Number of instructions committed
system.cpu.committedOps                      33254835                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.477999                       # CPI: cycles per instruction
system.cpu.discardedOps                       2677800                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6419772                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9630381                       # DTB hits
system.cpu.dtb.data_misses                      12893                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3620696                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5428158                       # DTB read hits
system.cpu.dtb.read_misses                      11522                       # DTB read misses
system.cpu.dtb.write_accesses                 2799076                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4202223                       # DTB write hits
system.cpu.dtb.write_misses                      1371                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613515                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26084032                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7626847                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4404394                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62298773                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.287522                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10548710                       # ITB accesses
system.cpu.itb.fetch_acv                         1489                       # ITB acv
system.cpu.itb.fetch_hits                    10544816                       # ITB hits
system.cpu.itb.fetch_misses                      3894                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15682     27.90%     28.50% # number of callpals executed
system.cpu.kern.callpal::rdps                     719      1.28%     29.78% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.51% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56198                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63457                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6956     39.83%     39.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.34%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10326     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17466                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6585     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6585     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13354                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49133909500     84.56%     84.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               234139500      0.40%     84.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                69003000      0.12%     85.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8671367000     14.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58108419000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946665                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637711                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764571                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1093                      
system.cpu.kern.mode_good::user                  1070                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1878                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1070                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  47                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.582002                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.489362                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.729883                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32873541500     56.57%     56.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24331229500     41.87%     98.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            903648000      1.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        115660294                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328029      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18474709     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533679      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456045     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428772     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184333      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33254835                       # Class of committed instruction
system.cpu.quiesceCycles                       552112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53361521                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          767                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       754111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1507593                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15474154377                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15474154377                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15474154377                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15474154377                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118021.511040                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118021.511040                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118021.511040                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118021.511040                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           999                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   38                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    26.289474                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8911121134                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8911121134                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8911121134                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8911121134                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67965.198981                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67965.198981                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67965.198981                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67965.198981                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35122881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35122881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118258.858586                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118258.858586                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20272881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20272881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68258.858586                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68258.858586                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15439031496                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15439031496                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118020.972175                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118020.972175                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8890848253                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8890848253                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67964.532267                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67964.532267                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             513426                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267441                       # Transaction distribution
system.membus.trans_dist::WritebackClean       361223                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124815                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110829                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110829                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         361224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150681                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1083655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1083655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       783616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       791146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2137033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46235584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46235584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25461376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25469025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80077217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              361                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            757366                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001076                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032786                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  756551     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     815      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              757366                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7110500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4091351618                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1661377                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1403136250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1895980750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23117312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16717376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39835072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23117312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23117312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17116224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17116224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          361208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              622423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267441                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267441                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         397845855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287703810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             685556274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    397845855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        397845855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294567931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294567931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294567931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        397845855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287703810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            980124205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    559258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    266692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000198677750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1528942                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             528142                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      622423                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     628315                       # Number of write requests accepted
system.mem_ctrls.readBursts                    622423                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   628315                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96684                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32974                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7350569000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2628695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17208175250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13981.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32731.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       512                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380810                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  412731                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                622423                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               628315                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  488777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       291462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.245644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.656140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.394427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121020     41.52%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82456     28.29%     69.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33897     11.63%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14529      4.98%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8687      2.98%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4708      1.62%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3018      1.04%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2305      0.79%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20842      7.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       291462                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.355034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.085229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8389     24.50%     24.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4268     12.47%     36.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18325     53.52%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1511      4.41%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           643      1.88%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           319      0.93%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           245      0.72%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           134      0.39%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            99      0.29%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            72      0.21%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            54      0.16%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            35      0.10%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           31      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           19      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.02%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           27      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           22      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           27      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.334063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.375762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30760     89.84%     89.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3040      8.88%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           281      0.82%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            91      0.27%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            26      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            18      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33647296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6187776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35792768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39835072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40212160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       579.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       615.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    685.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    692.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58106203000                       # Total gap between requests
system.mem_ctrls.avgGap                      46457.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17068288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16578624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35792768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 293742958.905781507492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285315906.806025505066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6608.588759447937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 615988761.131062030792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       361208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       628315                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9032875750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8174620250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       679250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1476672934250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25007.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31295.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    113208.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2350211.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1143235380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            607625040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2002227360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1519823880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4587058320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23901194400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2187847200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35949011580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.677692                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5457793750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1940380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50714244750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            938274540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            498681975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1752198840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1400045760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4587058320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23981531910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2120240640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35278031985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.130223                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5274254000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1940380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50897903750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133058                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               799500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683046377                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5602500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              528000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     812826.388889                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    316731.421857                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2664500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60104931500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14178914                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14178914                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14178914                       # number of overall hits
system.cpu.icache.overall_hits::total        14178914                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       361224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         361224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       361224                       # number of overall misses
system.cpu.icache.overall_misses::total        361224                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20299697000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20299697000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20299697000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20299697000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14540138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14540138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14540138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14540138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024843                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024843                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024843                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024843                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56196.977499                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56196.977499                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56196.977499                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56196.977499                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       361223                       # number of writebacks
system.cpu.icache.writebacks::total            361223                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       361224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       361224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       361224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       361224                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19938473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19938473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19938473000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19938473000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024843                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024843                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55196.977499                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55196.977499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55196.977499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55196.977499                       # average overall mshr miss latency
system.cpu.icache.replacements                 361223                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14178914                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14178914                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       361224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        361224                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20299697000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20299697000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14540138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14540138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024843                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024843                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56196.977499                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56196.977499                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       361224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       361224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19938473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19938473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55196.977499                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55196.977499                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14566200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            361223                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.324675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29441500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29441500                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9021908                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9021908                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9021908                       # number of overall hits
system.cpu.dcache.overall_hits::total         9021908                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367239                       # number of overall misses
system.cpu.dcache.overall_misses::total        367239                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23287482000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23287482000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23287482000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23287482000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9389147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9389147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9389147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9389147                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039113                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63412.333657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63412.333657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63412.333657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63412.333657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136625                       # number of writebacks
system.cpu.dcache.writebacks::total            136625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107965                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107965                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107965                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107965                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16265992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16265992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16265992500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16265992500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256214500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256214500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62736.689757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62736.689757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62736.689757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62736.689757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68069.739639                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68069.739639                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261143                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5153499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5153499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10083941000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10083941000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5305352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5305352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66405.938638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66405.938638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9710702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9710702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256214500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256214500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65435.556364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65435.556364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168340.670171                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168340.670171                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13203541000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13203541000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61301.760560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61301.760560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6555290500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6555290500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59124.317913                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59124.317913                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106707                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106707                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1998                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1998                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    153765000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    153765000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018380                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018380                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76959.459459                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76959.459459                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1991                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1991                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    151297500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    151297500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75990.708187                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75990.708187                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60397549000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.610222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9260849                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.453383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.610222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19474052                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19474052                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3126842667000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328252                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   328252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1639.14                       # Real time elapsed on the host
host_tick_rate                              319956908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   538052879                       # Number of instructions simulated
sim_ops                                     538052879                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.524456                       # Number of seconds simulated
sim_ticks                                524455600500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.706345                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                33301121                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             47773443                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16134                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5983127                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          52664893                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             825825                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3298563                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2472738                       # Number of indirect misses.
system.cpu.branchPred.lookups                61778550                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2838509                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       120522                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   499862312                       # Number of instructions committed
system.cpu.committedOps                     499862312                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.069529                       # CPI: cycles per instruction
system.cpu.discardedOps                      16268258                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                138534318                       # DTB accesses
system.cpu.dtb.data_acv                           104                       # DTB access violations
system.cpu.dtb.data_hits                    140869051                       # DTB hits
system.cpu.dtb.data_misses                     373570                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 98157116                       # DTB read accesses
system.cpu.dtb.read_acv                           102                       # DTB read access violations
system.cpu.dtb.read_hits                     98822018                       # DTB read hits
system.cpu.dtb.read_misses                     323433                       # DTB read misses
system.cpu.dtb.write_accesses                40377202                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    42047033                       # DTB write hits
system.cpu.dtb.write_misses                     50137                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            86697514                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          286981873                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         113266397                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         46066106                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       360632675                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.483202                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               133255202                       # ITB accesses
system.cpu.itb.fetch_acv                          753                       # ITB acv
system.cpu.itb.fetch_hits                   133234346                       # ITB hits
system.cpu.itb.fetch_misses                     20856                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   311      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19426     18.18%     18.48% # number of callpals executed
system.cpu.kern.callpal::rdps                    1281      1.20%     19.68% # number of callpals executed
system.cpu.kern.callpal::rti                     2291      2.14%     21.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  523      0.49%     22.31% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.31% # number of callpals executed
system.cpu.kern.callpal::rdunique               82994     77.69%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 106829                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     236174                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8001     35.91%     35.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.11%     36.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     537      2.41%     38.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13716     61.57%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22278                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8000     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.14%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      537      3.24%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8000     48.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16561                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             513829096500     98.13%     98.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                45196000      0.01%     98.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               669626500      0.13%     98.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9058760000      1.73%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         523602679000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999875                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.583260                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.743379                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2250                      
system.cpu.kern.mode_good::user                  2242                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2579                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2242                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.872431                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.928984                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26665509500      5.09%      5.09% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         489433356500     93.47%     98.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7503813000      1.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      311                       # number of times the context was actually changed
system.cpu.numCycles                       1034479668                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            35441838      7.09%      7.09% # Class of committed instruction
system.cpu.op_class_0::IntAlu               246801629     49.37%     56.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                1749221      0.35%     56.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50231667     10.05%     66.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11314899      2.26%     69.13% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2125916      0.43%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11507484      2.30%     71.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1061126      0.21%     72.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               277202      0.06%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::MemRead               63851577     12.77%     84.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36047748      7.21%     92.11% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32335550      6.47%     98.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5652017      1.13%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1464438      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                499862312                       # Class of committed instruction
system.cpu.quiesceCycles                     14431533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       673846993                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3695978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7391896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1462766374                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1462766374                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1462766374                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1462766374                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118098.367027                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118098.367027                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118098.367027                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118098.367027                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            13                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     4.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    842798479                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    842798479                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    842798479                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    842798479                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68044.443646                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68044.443646                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68044.443646                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68044.443646                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3924982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3924982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115440.647059                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115440.647059                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2224982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2224982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65440.647059                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65440.647059                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1458841392                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1458841392                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118105.682642                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118105.682642                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    840573497                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    840573497                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68051.610832                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68051.610832                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            2329824                       # Transaction distribution
system.membus.trans_dist::WriteReq                905                       # Transaction distribution
system.membus.trans_dist::WriteResp               905                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1904266                       # Transaction distribution
system.membus.trans_dist::WritebackClean       513971                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1277681                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1354014                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1354014                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         513971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1815581                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1541847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1541847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9508657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9511011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11077630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65784064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65784064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5606                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    323932736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    323938342                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               390512934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              126                       # Total snoops (count)
system.membus.snoopTraffic                       8064                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3697095                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006958                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3696916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     179      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3697095                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2517500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17990167123                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16831655500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2709105250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32889920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      202850240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          235740160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32889920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32889920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121873024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121873024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          513905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3169535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3683440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1904266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1904266                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62712496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         386782484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             449494981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62712496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62712496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232380060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232380060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232380060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62712496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        386782484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            681875041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2263582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    402201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2895058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011719284750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       138425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       138425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8961343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2127911                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3683440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2418139                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3683440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2418139                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 386181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                154557                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            149460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            200249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            262361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            288607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            156127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            176703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            215392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            171238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           213844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           171652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           279322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           166792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           184920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           211814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            185063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            107230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            215486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             97235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            102153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           159004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           190012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           104653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162333                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39139490250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16486295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            100963096500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11870.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30620.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2449244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1750109                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3683440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2418139                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3172868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  119765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 124683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 138626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 139842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 139831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 140070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 138926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 139460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 138937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 138987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 138902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 138473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 138528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 138607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    229                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1361493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.400659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.304395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.028889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       535912     39.36%     39.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       374665     27.52%     66.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       141783     10.41%     77.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74305      5.46%     82.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63097      4.63%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24605      1.81%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16615      1.22%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13704      1.01%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116807      8.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1361493                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       138425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.819837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.046567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        138153     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          200      0.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           41      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        138425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       138425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.991374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        137410     99.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1004      0.73%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        138425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              211024576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24715584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               144869120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               235740160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            154760896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       402.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       276.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    449.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  524455554500                       # Total gap between requests
system.mem_ctrls.avgGap                      85954.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     25740864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    185283712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    144869120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49081111.871928617358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353287698.374001860619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 276227615.572960257530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       513905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3169535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2418139                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13369172750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  87593923750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12770462356000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26014.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27636.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5281111.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5059603920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2689258440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11530914360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5458846320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41400306480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     181273226850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48739812000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       296151968370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.684538                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 124664166250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17512820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 382278614250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4661406120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2477607495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12011514900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6357041280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41400306480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     183030316830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47260157280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       297198350385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.679715                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 120794964250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17512820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 386147816250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13257                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13257                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5606                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1446000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1449000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64513374                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              840000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     112788593.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    307021050.957731                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974366500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    517237130500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7218470000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    134668943                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134668943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    134668943                       # number of overall hits
system.cpu.icache.overall_hits::total       134668943                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       513970                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         513970                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       513970                       # number of overall misses
system.cpu.icache.overall_misses::total        513970                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  29570893000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29570893000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  29570893000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29570893000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    135182913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    135182913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    135182913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    135182913                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003802                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003802                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003802                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003802                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57534.278265                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57534.278265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57534.278265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57534.278265                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       513971                       # number of writebacks
system.cpu.icache.writebacks::total            513971                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       513970                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       513970                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       513970                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       513970                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  29056922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29056922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  29056922000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29056922000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003802                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003802                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003802                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003802                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56534.276320                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56534.276320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56534.276320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56534.276320                       # average overall mshr miss latency
system.cpu.icache.replacements                 513971                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    134668943                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134668943                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       513970                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        513970                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  29570893000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29570893000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    135182913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    135182913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003802                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003802                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57534.278265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57534.278265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       513970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       513970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  29056922000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29056922000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003802                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003802                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56534.276320                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56534.276320                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           135195678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            514483                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            262.779680                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         270879797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        270879797                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    126432553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        126432553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    126432553                       # number of overall hits
system.cpu.dcache.overall_hits::total       126432553                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4388740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4388740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4388740                       # number of overall misses
system.cpu.dcache.overall_misses::total       4388740                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 264745126500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 264745126500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 264745126500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 264745126500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    130821293                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    130821293                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    130821293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    130821293                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033548                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033548                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033548                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60323.720817                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60323.720817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60323.720817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60323.720817                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1891914                       # number of writebacks
system.cpu.dcache.writebacks::total           1891914                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1222560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1222560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1222560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1222560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3166180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3166180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3166180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3166180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1177                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1177                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 185159930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 185159930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 185159930500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 185159930500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47867000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47867000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024202                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024202                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024202                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024202                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58480.544536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58480.544536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58480.544536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58480.544536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40668.649108                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40668.649108                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3169561                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     87335956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        87335956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1918997                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1918997                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 111381929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111381929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     89254953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     89254953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58041.742118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58041.742118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106713                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106713                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1812284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1812284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 103356704500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103356704500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47867000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47867000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57031.185234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57031.185234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175981.617647                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175981.617647                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39096597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39096597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2469743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2469743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 153363197500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 153363197500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41566340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41566340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62096.824447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62096.824447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1115847                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1115847                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1353896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1353896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          905                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          905                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  81803226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  81803226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60420.612809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60420.612809                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        76981                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        76981                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3382                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3382                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    256487000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    256487000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        80363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        80363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.042084                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042084                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75838.852750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75838.852750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    253049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    253049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.042072                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.042072                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74844.424726                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74844.424726                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        80248                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        80248                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        80248                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        80248                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524455600500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           130020101                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3170585                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.008237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         265133369                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        265133369                       # Number of data accesses

---------- End Simulation Statistics   ----------
