Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Dec 18 03:27:04 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (313)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (313)
--------------------------------
 There are 313 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.403        0.000                      0                  733        0.054        0.000                      0                  733        2.000        0.000                       0                   319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         31.403        0.000                      0                  733        0.215        0.000                      0                  733       19.500        0.000                       0                   315  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       31.416        0.000                      0                  733        0.215        0.000                      0                  733       19.500        0.000                       0                   315  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         31.403        0.000                      0                  733        0.054        0.000                      0                  733  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       31.403        0.000                      0                  733        0.054        0.000                      0                  733  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.403ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 2.441ns (29.754%)  route 5.763ns (70.246%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.565     7.259    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y73         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.593    38.424    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y73         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/C
                         clock pessimism              0.567    38.991    
                         clock uncertainty           -0.160    38.830    
    SLICE_X94Y73         FDRE (Setup_fdre_C_CE)      -0.169    38.661    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 31.403    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.441ns (29.885%)  route 5.727ns (70.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.529     7.223    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X95Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.628    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.441ns (29.885%)  route 5.727ns (70.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.529     7.223    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X95Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.628    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.450ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.441ns (29.921%)  route 5.717ns (70.079%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.519     7.213    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X98Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X98Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X98Y72         FDRE (Setup_fdre_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 31.450    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.441ns (29.951%)  route 5.709ns (70.049%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.511     7.205    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X94Y71         FDSE (Setup_fdse_C_CE)      -0.169    38.664    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.460    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.441ns (29.951%)  route 5.709ns (70.049%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.511     7.205    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X94Y71         FDSE (Setup_fdse_C_CE)      -0.169    38.664    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.460    

Slack (MET) :             31.544ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X95Y72         FDRE (Setup_fdre_C_CE)      -0.205    38.626    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.544    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.602    -0.629    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=24, routed)          0.127    -0.339    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X100Y67        LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[5]
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870    -0.870    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X100Y67        FDRE (Hold_fdre_C_D)         0.121    -0.508    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.602    -0.629    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.128    -0.501 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/Q
                         net (fo=18, routed)          0.084    -0.417    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg_n_0_[3]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.099    -0.318 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1/O
                         net (fo=1, routed)           0.000    -0.318    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1_n_0
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870    -0.870    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/C
                         clock pessimism              0.240    -0.629    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.091    -0.538    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.289%)  route 0.187ns (49.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597    -0.634    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.307    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]_0[1]
    SLICE_X99Y77         LUT5 (Prop_lut5_I1_O)        0.048    -0.259 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[3]_i_1__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.107    -0.493    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.321    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/Q[0]
    SLICE_X102Y78        LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[0]_i_1_n_0
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866    -0.874    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X102Y78        FDRE (Hold_fdre_C_D)         0.121    -0.512    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/Q
                         net (fo=7, routed)           0.145    -0.347    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]_0[0]
    SLICE_X99Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.302 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[9]_i_3__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
                         clock pessimism              0.241    -0.633    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.092    -0.541    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=3, routed)           0.167    -0.325    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg_n_0_[1]
    SLICE_X97Y79         LUT3 (Prop_lut3_I2_O)        0.042    -0.283 r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current[2]_i_1__0_n_0
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866    -0.874    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X97Y79         FDRE (Hold_fdre_C_D)         0.107    -0.526    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.964%)  route 0.140ns (40.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596    -0.635    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X102Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/Q
                         net (fo=13, routed)          0.140    -0.332    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]_0[8]
    SLICE_X103Y73        LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[7]_i_1_n_0
    SLICE_X103Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.863    -0.877    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X103Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
                         clock pessimism              0.254    -0.622    
    SLICE_X103Y73        FDRE (Hold_fdre_C_D)         0.091    -0.531    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622    -0.609    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X106Y74        FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=12, routed)          0.164    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]_0
    SLICE_X107Y73        LUT4 (Prop_lut4_I0_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current[6]_i_1__0_n_0
    SLICE_X107Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.890    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X107Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X107Y73        FDRE (Hold_fdre_C_D)         0.091    -0.504    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.889%)  route 0.187ns (50.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597    -0.634    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.307    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]_0[1]
    SLICE_X99Y77         LUT4 (Prop_lut4_I2_O)        0.045    -0.262 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[2]_i_1__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.091    -0.509    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.254%)  route 0.192ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.600    -0.631    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.299    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/p_0_in
    SLICE_X101Y80        LUT6 (Prop_lut6_I4_O)        0.045    -0.254 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[0]_i_1_n_0
    SLICE_X101Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.868    -0.872    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X101Y80        FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y70    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y72    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y72    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y74    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y74    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y83    design_1_i/Debounce_Switch_2/inst/r_State_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y75    design_1_i/Debounce_Switch_4/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y75    design_1_i/Debounce_Switch_4/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y74    design_1_i/Debounce_Switch_4/inst/r_Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y79    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y79    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y79    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y73    design_1_i/Debounce_Switch_4/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y73    design_1_i/Debounce_Switch_4/inst/r_Count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.416ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 2.441ns (29.754%)  route 5.763ns (70.246%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.565     7.259    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y73         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.593    38.424    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y73         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/C
                         clock pessimism              0.567    38.991    
                         clock uncertainty           -0.147    38.843    
    SLICE_X94Y73         FDRE (Setup_fdre_C_CE)      -0.169    38.674    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 31.416    

Slack (MET) :             31.419ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.441ns (29.885%)  route 5.727ns (70.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.529     7.223    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.147    38.846    
    SLICE_X95Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.641    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.419    

Slack (MET) :             31.419ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.441ns (29.885%)  route 5.727ns (70.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.529     7.223    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.147    38.846    
    SLICE_X95Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.641    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.419    

Slack (MET) :             31.463ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.441ns (29.921%)  route 5.717ns (70.079%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.519     7.213    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X98Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X98Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.147    38.844    
    SLICE_X98Y72         FDRE (Setup_fdre_C_CE)      -0.169    38.675    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 31.463    

Slack (MET) :             31.473ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.441ns (29.951%)  route 5.709ns (70.049%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.511     7.205    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.147    38.846    
    SLICE_X94Y71         FDSE (Setup_fdse_C_CE)      -0.169    38.677    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.473    

Slack (MET) :             31.473ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.441ns (29.951%)  route 5.709ns (70.049%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.511     7.205    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.147    38.846    
    SLICE_X94Y71         FDSE (Setup_fdse_C_CE)      -0.169    38.677    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.473    

Slack (MET) :             31.557ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.147    38.844    
    SLICE_X95Y72         FDRE (Setup_fdre_C_CE)      -0.205    38.639    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.557    

Slack (MET) :             31.593ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.147    38.844    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.675    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.593    

Slack (MET) :             31.593ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.147    38.844    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.675    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.593    

Slack (MET) :             31.593ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.147    38.844    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.675    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.602    -0.629    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=24, routed)          0.127    -0.339    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X100Y67        LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[5]
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870    -0.870    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X100Y67        FDRE (Hold_fdre_C_D)         0.121    -0.508    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.602    -0.629    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.128    -0.501 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/Q
                         net (fo=18, routed)          0.084    -0.417    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg_n_0_[3]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.099    -0.318 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1/O
                         net (fo=1, routed)           0.000    -0.318    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1_n_0
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870    -0.870    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/C
                         clock pessimism              0.240    -0.629    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.091    -0.538    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.289%)  route 0.187ns (49.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597    -0.634    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.307    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]_0[1]
    SLICE_X99Y77         LUT5 (Prop_lut5_I1_O)        0.048    -0.259 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[3]_i_1__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.107    -0.493    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.321    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/Q[0]
    SLICE_X102Y78        LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[0]_i_1_n_0
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866    -0.874    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X102Y78        FDRE (Hold_fdre_C_D)         0.121    -0.512    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/Q
                         net (fo=7, routed)           0.145    -0.347    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]_0[0]
    SLICE_X99Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.302 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[9]_i_3__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
                         clock pessimism              0.241    -0.633    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.092    -0.541    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=3, routed)           0.167    -0.325    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg_n_0_[1]
    SLICE_X97Y79         LUT3 (Prop_lut3_I2_O)        0.042    -0.283 r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current[2]_i_1__0_n_0
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866    -0.874    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X97Y79         FDRE (Hold_fdre_C_D)         0.107    -0.526    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.964%)  route 0.140ns (40.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596    -0.635    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X102Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/Q
                         net (fo=13, routed)          0.140    -0.332    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]_0[8]
    SLICE_X103Y73        LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[7]_i_1_n_0
    SLICE_X103Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.863    -0.877    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X103Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
                         clock pessimism              0.254    -0.622    
    SLICE_X103Y73        FDRE (Hold_fdre_C_D)         0.091    -0.531    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622    -0.609    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X106Y74        FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=12, routed)          0.164    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]_0
    SLICE_X107Y73        LUT4 (Prop_lut4_I0_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current[6]_i_1__0_n_0
    SLICE_X107Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.890    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X107Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X107Y73        FDRE (Hold_fdre_C_D)         0.091    -0.504    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.889%)  route 0.187ns (50.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597    -0.634    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.307    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]_0[1]
    SLICE_X99Y77         LUT4 (Prop_lut4_I2_O)        0.045    -0.262 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[2]_i_1__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.091    -0.509    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.254%)  route 0.192ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.600    -0.631    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.299    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/p_0_in
    SLICE_X101Y80        LUT6 (Prop_lut6_I4_O)        0.045    -0.254 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[0]_i_1_n_0
    SLICE_X101Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.868    -0.872    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X101Y80        FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y70    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y72    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y72    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y74    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y74    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y83    design_1_i/Debounce_Switch_2/inst/r_State_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y75    design_1_i/Debounce_Switch_4/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y75    design_1_i/Debounce_Switch_4/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y74    design_1_i/Debounce_Switch_4/inst/r_Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y79    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y79    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y79    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y73    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y73    design_1_i/Debounce_Switch_4/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y73    design_1_i/Debounce_Switch_4/inst/r_Count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.403ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 2.441ns (29.754%)  route 5.763ns (70.246%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.565     7.259    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y73         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.593    38.424    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y73         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/C
                         clock pessimism              0.567    38.991    
                         clock uncertainty           -0.160    38.830    
    SLICE_X94Y73         FDRE (Setup_fdre_C_CE)      -0.169    38.661    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 31.403    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.441ns (29.885%)  route 5.727ns (70.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.529     7.223    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X95Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.628    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.441ns (29.885%)  route 5.727ns (70.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.529     7.223    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X95Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.628    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.450ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.441ns (29.921%)  route 5.717ns (70.079%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.519     7.213    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X98Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X98Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X98Y72         FDRE (Setup_fdre_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 31.450    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.441ns (29.951%)  route 5.709ns (70.049%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.511     7.205    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X94Y71         FDSE (Setup_fdse_C_CE)      -0.169    38.664    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.460    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.441ns (29.951%)  route 5.709ns (70.049%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.511     7.205    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X94Y71         FDSE (Setup_fdse_C_CE)      -0.169    38.664    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.460    

Slack (MET) :             31.544ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X95Y72         FDRE (Setup_fdre_C_CE)      -0.205    38.626    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.544    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.602    -0.629    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=24, routed)          0.127    -0.339    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X100Y67        LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[5]
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870    -0.870    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X100Y67        FDRE (Hold_fdre_C_D)         0.121    -0.348    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.602    -0.629    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.128    -0.501 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/Q
                         net (fo=18, routed)          0.084    -0.417    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg_n_0_[3]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.099    -0.318 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1/O
                         net (fo=1, routed)           0.000    -0.318    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1_n_0
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870    -0.870    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.289%)  route 0.187ns (49.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597    -0.634    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.307    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]_0[1]
    SLICE_X99Y77         LUT5 (Prop_lut5_I1_O)        0.048    -0.259 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[3]_i_1__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.107    -0.333    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.321    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/Q[0]
    SLICE_X102Y78        LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[0]_i_1_n_0
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866    -0.874    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.160    -0.473    
    SLICE_X102Y78        FDRE (Hold_fdre_C_D)         0.121    -0.352    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/Q
                         net (fo=7, routed)           0.145    -0.347    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]_0[0]
    SLICE_X99Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.302 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[9]_i_3__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
                         clock pessimism              0.241    -0.633    
                         clock uncertainty            0.160    -0.473    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.092    -0.381    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=3, routed)           0.167    -0.325    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg_n_0_[1]
    SLICE_X97Y79         LUT3 (Prop_lut3_I2_O)        0.042    -0.283 r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current[2]_i_1__0_n_0
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866    -0.874    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.160    -0.473    
    SLICE_X97Y79         FDRE (Hold_fdre_C_D)         0.107    -0.366    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.964%)  route 0.140ns (40.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596    -0.635    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X102Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/Q
                         net (fo=13, routed)          0.140    -0.332    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]_0[8]
    SLICE_X103Y73        LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[7]_i_1_n_0
    SLICE_X103Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.863    -0.877    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X103Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
                         clock pessimism              0.254    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X103Y73        FDRE (Hold_fdre_C_D)         0.091    -0.371    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622    -0.609    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X106Y74        FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=12, routed)          0.164    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]_0
    SLICE_X107Y73        LUT4 (Prop_lut4_I0_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current[6]_i_1__0_n_0
    SLICE_X107Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.890    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X107Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X107Y73        FDRE (Hold_fdre_C_D)         0.091    -0.344    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.889%)  route 0.187ns (50.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597    -0.634    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.307    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]_0[1]
    SLICE_X99Y77         LUT4 (Prop_lut4_I2_O)        0.045    -0.262 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[2]_i_1__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.091    -0.349    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.254%)  route 0.192ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.600    -0.631    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.299    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/p_0_in
    SLICE_X101Y80        LUT6 (Prop_lut6_I4_O)        0.045    -0.254 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[0]_i_1_n_0
    SLICE_X101Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.868    -0.872    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X101Y80        FDRE (Hold_fdre_C_D)         0.092    -0.345    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.403ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 2.441ns (29.754%)  route 5.763ns (70.246%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.565     7.259    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y73         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.593    38.424    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y73         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]/C
                         clock pessimism              0.567    38.991    
                         clock uncertainty           -0.160    38.830    
    SLICE_X94Y73         FDRE (Setup_fdre_C_CE)      -0.169    38.661    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 31.403    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.441ns (29.885%)  route 5.727ns (70.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.529     7.223    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X95Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.628    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.441ns (29.885%)  route 5.727ns (70.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.529     7.223    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X95Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.628    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.450ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.441ns (29.921%)  route 5.717ns (70.079%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.519     7.213    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X98Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X98Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X98Y72         FDRE (Setup_fdre_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[0]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 31.450    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.441ns (29.951%)  route 5.709ns (70.049%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.511     7.205    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X94Y71         FDSE (Setup_fdse_C_CE)      -0.169    38.664    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[1]
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.460    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.441ns (29.951%)  route 5.709ns (70.049%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.511     7.205    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.596    38.427    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y71         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]/C
                         clock pessimism              0.567    38.994    
                         clock uncertainty           -0.160    38.833    
    SLICE_X94Y71         FDSE (Setup_fdse_C_CE)      -0.169    38.664    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[2]
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.460    

Slack (MET) :             31.544ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X95Y72         FDRE (Setup_fdre_C_CE)      -0.205    38.626    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[8]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.544    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[5]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 2.441ns (30.406%)  route 5.587ns (69.594%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.771    -0.945    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X102Y71        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q
                         net (fo=49, routed)          1.294     0.866    design_1_i/FSM_VGA_all_0/inst/game_inst/DI[1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.990 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_54_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.522 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.522    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_26_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.750 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[9]_i_20/CO[2]
                         net (fo=5, routed)           1.458     3.209    design_1_i/FSM_VGA_all_0/inst/game_inst/r_iLost8[10]
    SLICE_X94Y78         LUT3 (Prop_lut3_I2_O)        0.339     3.548 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59/O
                         net (fo=1, routed)           0.452     4.000    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_59_n_0
    SLICE_X94Y78         LUT6 (Prop_lut6_I2_O)        0.328     4.328 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33/O
                         net (fo=1, routed)           0.830     5.158    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_33_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.282 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11/O
                         net (fo=1, routed)           0.670     5.952    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_11_n_0
    SLICE_X94Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.076 f  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4/O
                         net (fo=3, routed)           0.493     6.570    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_4_n_0
    SLICE_X94Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.694 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0/O
                         net (fo=10, routed)          0.389     7.083    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current[9]_i_2__0_n_0
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    38.425    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X94Y72         FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.567    38.992    
                         clock uncertainty           -0.160    38.831    
    SLICE_X94Y72         FDSE (Setup_fdse_C_CE)      -0.169    38.662    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.602    -0.629    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=24, routed)          0.127    -0.339    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X100Y67        LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[5]
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870    -0.870    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X100Y67        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X100Y67        FDRE (Hold_fdre_C_D)         0.121    -0.348    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.602    -0.629    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.128    -0.501 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/Q
                         net (fo=18, routed)          0.084    -0.417    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg_n_0_[3]
    SLICE_X103Y82        LUT6 (Prop_lut6_I3_O)        0.099    -0.318 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1/O
                         net (fo=1, routed)           0.000    -0.318    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1_n_0
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870    -0.870    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.289%)  route 0.187ns (49.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597    -0.634    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.307    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]_0[1]
    SLICE_X99Y77         LUT5 (Prop_lut5_I1_O)        0.048    -0.259 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[3]_i_1__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.107    -0.333    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.321    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/Q[0]
    SLICE_X102Y78        LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[0]_i_1_n_0
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866    -0.874    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y78        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.160    -0.473    
    SLICE_X102Y78        FDRE (Hold_fdre_C_D)         0.121    -0.352    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/Q
                         net (fo=7, routed)           0.145    -0.347    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]_0[0]
    SLICE_X99Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.302 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[9]_i_3__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]/C
                         clock pessimism              0.241    -0.633    
                         clock uncertainty            0.160    -0.473    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.092    -0.381    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598    -0.633    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=3, routed)           0.167    -0.325    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg_n_0_[1]
    SLICE_X97Y79         LUT3 (Prop_lut3_I2_O)        0.042    -0.283 r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current[2]_i_1__0_n_0
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866    -0.874    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y79         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.160    -0.473    
    SLICE_X97Y79         FDRE (Hold_fdre_C_D)         0.107    -0.366    design_1_i/FSM_VGA_all_0/inst/game_inst/FSM_onehot_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.964%)  route 0.140ns (40.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596    -0.635    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X102Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[8]/Q
                         net (fo=13, routed)          0.140    -0.332    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]_0[8]
    SLICE_X103Y73        LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[7]_i_1_n_0
    SLICE_X103Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.863    -0.877    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X103Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
                         clock pessimism              0.254    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X103Y73        FDRE (Hold_fdre_C_D)         0.091    -0.371    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622    -0.609    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X106Y74        FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=12, routed)          0.164    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]_0
    SLICE_X107Y73        LUT4 (Prop_lut4_I0_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current[6]_i_1__0_n_0
    SLICE_X107Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.890    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X107Y73        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X107Y73        FDRE (Hold_fdre_C_D)         0.091    -0.344    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.889%)  route 0.187ns (50.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597    -0.634    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X97Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=14, routed)          0.187    -0.307    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[3]_0[1]
    SLICE_X99Y77         LUT4 (Prop_lut4_I2_O)        0.045    -0.262 r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current[2]_i_1__0_n_0
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865    -0.875    design_1_i/FSM_VGA_all_0/inst/game_inst/iClk
    SLICE_X99Y77         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.091    -0.349    design_1_i/FSM_VGA_all_0/inst/game_inst/r_oShapeX_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.254%)  route 0.192ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.600    -0.631    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.299    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/p_0_in
    SLICE_X101Y80        LUT6 (Prop_lut6_I4_O)        0.045    -0.254 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[0]_i_1_n_0
    SLICE_X101Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=313, routed)         0.868    -0.872    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X101Y80        FDRE (Hold_fdre_C_D)         0.092    -0.345    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.091    





