#
# N5 StreamOut map for Cadence Innovus
#

#DIEAREA	ALL	108	0
adjusted_boundary CUSTOM 108 0
RH_TN	BLOCKAGE	117	6
RH_TNE	BLOCKAGE	117	10
M0	LEFPIN:MASK:1,LEFOBS:MASK:1,PIN:MASK:1,NET:MASK:1,SPNET:MASK:1,VIA:MASK:1	30	151
M0	LEFPIN:MASK:2,LEFOBS:MASK:2,PIN:MASK:2,NET:MASK:2,SPNET:MASK:2,VIA:MASK:2	30	152
M0	TEXT	202	30
NAME	M0/PIN	202	30
NAME	M0/LEFPIN	202	30
NAME	M0/NET	127	30
NAME	M0/SPNET	127	30
VIA0	LEFPIN,LEFOBS,VIA	50	150
M1	LEFPIN:MASK:1,LEFOBS:MASK:1,PIN:MASK:1,NET:MASK:1,SPNET:MASK:1,VIA:MASK:1,FILL:MASK:1	31	171
M1	LEFPIN:MASK:2,LEFOBS:MASK:2,PIN:MASK:2,NET:MASK:2,SPNET:MASK:2,VIA:MASK:2,FILL:MASK:2	31	172
M1	TEXT	202	31
NAME	M1/PIN	202	31
NAME	M1/LEFPIN	202	31
NAME	M1/NET	127	31
NAME	M1/SPNET	127	31
VIA1	LEFPIN,LEFOBS,VIA	51	150
M2	LEFPIN:MASK:1,LEFOBS:MASK:1,PIN:MASK:1,NET:MASK:1,SPNET:MASK:1,VIA:MASK:1,FILL:MASK:1	32	151
M2	LEFPIN:MASK:2,LEFOBS:MASK:2,PIN:MASK:2,NET:MASK:2,SPNET:MASK:2,VIA:MASK:2,FILL:MASK:2	32	152
M2	TEXT	202	32
NAME	M2/PIN	202	32
NAME	M2/LEFPIN	202	32
NAME	M2/NET	127	32
NAME	M2/SPNET	127	32
VIA2	LEFPIN,LEFOBS,VIA	52	250
M3	LEFPIN:MASK:1,LEFOBS:MASK:1,PIN:MASK:1,NET:MASK:1,SPNET:MASK:1,VIA:MASK:1	33	271
M3	LEFPIN:MASK:2,LEFOBS:MASK:2,PIN:MASK:2,NET:MASK:2,SPNET:MASK:2,VIA:MASK:2	33	272
M3	TEXT	202	33
NAME	M3/PIN	202	33
NAME	M3/LEFPIN	202	33
NAME	M3/NET	127	33
NAME	M3/SPNET	127	33
VIA3	LEFPIN,LEFOBS,VIA	53	400
M4	LEFPIN:MASK:1,LEFOBS:MASK:1,PIN:MASK:1,NET:MASK:1,SPNET:MASK:1,VIA:MASK:1	34	401
M4	LEFPIN:MASK:2,LEFOBS:MASK:2,PIN:MASK:2,NET:MASK:2,SPNET:MASK:2,VIA:MASK:2	34	402
M4	TEXT	202	34
NAME	M4/PIN	202	34
NAME	M4/LEFPIN	202	34
NAME	M4/NET	127	34
NAME	M4/SPNET	127	34
VIA4	LEFPIN,LEFOBS,VIA	54	950
M5	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	35	960
M5	TEXT	202	35
NAME	M5/PIN	202	35
NAME	M5/LEFPIN	202	35
NAME	M5/NET	127	35
NAME	M5/SPNET	127	35
VIA5	LEFPIN,LEFOBS,VIA	55	800
M6	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	36	800
M6	TEXT	202	36
NAME	M6/PIN	202	36
NAME	M6/LEFPIN	202	36
NAME	M6/NET	127	36
NAME	M6/SPNET	127	36
VIA6	LEFPIN,LEFOBS,VIA	56	970
M7	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	37	980
M7	TEXT	202	37
NAME	M7/PIN	202	37
NAME	M7/LEFPIN	202	37
NAME	M7/NET	127	37
NAME	M7/SPNET	127	37
VIA7	LEFPIN,LEFOBS,VIA	57	970
M8	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	38	970
M8	TEXT	202	38
NAME	M8/PIN	202	38
NAME	M8/LEFPIN	202	38
NAME	M8/NET	127	38
NAME	M8/SPNET	127	38
VIA8	LEFPIN,LEFOBS,VIA	58	970
M9	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	39	980
M9	TEXT	202	39
NAME	M9/PIN	202	39
NAME	M9/LEFPIN	202	39
NAME	M9/NET	127	39
NAME	M9/SPNET	127	39
VIA9	LEFPIN,LEFOBS,VIA	59	970
M10	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	40	970
M10	TEXT	202	40
NAME	M10/PIN	202	40
NAME	M10/LEFPIN	202	40
NAME	M10/NET	127	40
NAME	M10/SPNET	127	40
VIA10	LEFPIN,LEFOBS,VIA	60	970
M11	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	41	980
M11	TEXT	202	41
NAME	M11/PIN	202	41
NAME	M11/LEFPIN	202	41
NAME	M11/NET	127	41
NAME	M11/SPNET	127	41
VIA11	LEFPIN,LEFOBS,VIA	61	90
M12	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	42	90
M12	TEXT	202	42
NAME	M12/PIN	202	42
NAME	M12/LEFPIN	202	42
NAME	M12/NET	127	42
NAME	M12/SPNET	127	42
VIA12	LEFPIN,LEFOBS,VIA	62	90
M13	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	43	90
M13	TEXT	202	43
NAME	M13/PIN	202	43
NAME	M13/LEFPIN	202	43
NAME	M13/NET	127	43
NAME	M13/SPNET	127	43
VIA13	LEFPIN,LEFOBS,VIA	63	70
M14	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	44	70
M14	TEXT	202	44
NAME	M14/PIN	202	44
NAME	M14/LEFPIN	202	44
NAME	M14/NET	127	44
NAME	M14/SPNET	127	44
VIA14	LEFPIN,LEFOBS,VIA	64	70
M15	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	45	70
M15	TEXT	202	45
NAME	M15/PIN	202	45
NAME	M15/LEFPIN	202	45
NAME	M15/NET	127	45
NAME	M15/SPNET	127	45
VIA15	LEFPIN,LEFOBS,VIA	65	80
M16	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	46	80
M16	TEXT	202	46
NAME	M16/PIN	202	46
NAME	M16/LEFPIN	202	46
NAME	M16/NET	127	46
NAME	M16/SPNET	127	46
VIA16	LEFPIN,LEFOBS,VIA	66	80
M17	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	47	80
M17	TEXT	202	47
NAME	M17/PIN	202	47
NAME	M17/LEFPIN	202	47
NAME	M17/NET	127	47
NAME	M17/SPNET	127	47
RV	LEFPIN,LEFOBS,VIA	85	0
AP	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	74	0
AP	TEXT	202	74
NAME	AP/PIN	202	74
NAME	AP/LEFPIN	202	74
NAME	AP/NET	127	74
NAME	AP/SPNET	127	74
MATCHING	BLOCKAGE	205	8
ANARRAY_H	BLOCKAGE	255	20
ANARRAY_M	BLOCKAGE	255	21
ANARRAY_HS	BLOCKAGE	255	23
ANARRAY_S	BLOCKAGE	255	24
LUP_015U	BLOCKAGE	255	70
LUP_015U_P	BLOCKAGE	255	76
LUP_015U_N	BLOCKAGE	255	77
LUP_045U	BLOCKAGE	255	71
LUP_075U	BLOCKAGE	255	72
LUP_045U_IHIA	BLOCKAGE	255	74
LUP_075U_IHIA	BLOCKAGE	255	75
LUP_045U_15V	BLOCKAGE	255	101
LUP_075U_15V	BLOCKAGE	255	102
LUP_045U_15V_IHIA	BLOCKAGE	255	103
LUP_075U_15V_IHIA	BLOCKAGE	255	104
LUP_045U_18V	BLOCKAGE	255	111
LUP_075U_18V	BLOCKAGE	255	112
LUP_045U_18V_IHIA	BLOCKAGE	255	113
LUP_075U_18V_IHIA	BLOCKAGE	255	114
LUP_SRM	BLOCKAGE	255	220
TPC	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	260	0
MPC	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	261	0
BPC	LEFPIN,LEFOBS,PIN,NET,SPNET,VIA	262	0

# This mapping file is transformed from TSMC N5 Layout Editor Mapping File
