#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb47db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb406f0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xb7c870 .functor NOT 1, L_0xb7dd80, C4<0>, C4<0>, C4<0>;
L_0xb7dae0 .functor XOR 1, L_0xb7d980, L_0xb7da40, C4<0>, C4<0>;
L_0xb7dc70 .functor XOR 1, L_0xb7dae0, L_0xb7dba0, C4<0>, C4<0>;
v0xb7bba0_0 .net *"_ivl_10", 0 0, L_0xb7dba0;  1 drivers
v0xb7bca0_0 .net *"_ivl_12", 0 0, L_0xb7dc70;  1 drivers
v0xb7bd80_0 .net *"_ivl_2", 0 0, L_0xb7d8c0;  1 drivers
v0xb7be70_0 .net *"_ivl_4", 0 0, L_0xb7d980;  1 drivers
v0xb7bf50_0 .net *"_ivl_6", 0 0, L_0xb7da40;  1 drivers
v0xb7c080_0 .net *"_ivl_8", 0 0, L_0xb7dae0;  1 drivers
v0xb7c160_0 .var "clk", 0 0;
v0xb7c200_0 .var/2u "stats1", 159 0;
v0xb7c2c0_0 .var/2u "strobe", 0 0;
v0xb7c410_0 .net "tb_match", 0 0, L_0xb7dd80;  1 drivers
v0xb7c4d0_0 .net "tb_mismatch", 0 0, L_0xb7c870;  1 drivers
v0xb7c590_0 .net "x", 0 0, v0xb795d0_0;  1 drivers
v0xb7c630_0 .net "y", 0 0, v0xb79690_0;  1 drivers
v0xb7c6d0_0 .net "z_dut", 0 0, L_0xb7d760;  1 drivers
v0xb7c7a0_0 .net "z_ref", 0 0, L_0xb7c9e0;  1 drivers
L_0xb7d8c0 .concat [ 1 0 0 0], L_0xb7c9e0;
L_0xb7d980 .concat [ 1 0 0 0], L_0xb7c9e0;
L_0xb7da40 .concat [ 1 0 0 0], L_0xb7d760;
L_0xb7dba0 .concat [ 1 0 0 0], L_0xb7c9e0;
L_0xb7dd80 .cmp/eeq 1, L_0xb7d8c0, L_0xb7dc70;
S_0xb463f0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xb406f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xb7c940 .functor NOT 1, v0xb79690_0, C4<0>, C4<0>, C4<0>;
L_0xb7c9e0 .functor OR 1, v0xb795d0_0, L_0xb7c940, C4<0>, C4<0>;
v0xb4c4c0_0 .net *"_ivl_0", 0 0, L_0xb7c940;  1 drivers
v0xb49290_0 .net "x", 0 0, v0xb795d0_0;  alias, 1 drivers
v0xb49330_0 .net "y", 0 0, v0xb79690_0;  alias, 1 drivers
v0xb79170_0 .net "z", 0 0, L_0xb7c9e0;  alias, 1 drivers
S_0xb792b0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xb406f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xb794f0_0 .net "clk", 0 0, v0xb7c160_0;  1 drivers
v0xb795d0_0 .var "x", 0 0;
v0xb79690_0 .var "y", 0 0;
E_0xb4e210 .event negedge, v0xb794f0_0;
E_0xb4e450/0 .event negedge, v0xb794f0_0;
E_0xb4e450/1 .event posedge, v0xb794f0_0;
E_0xb4e450 .event/or E_0xb4e450/0, E_0xb4e450/1;
S_0xb79730 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0xb406f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xb7d640 .functor OR 1, L_0xb7cc40, L_0xb7ce90, C4<0>, C4<0>;
L_0xb7d6d0 .functor AND 1, L_0xb7d080, L_0xb7d4e0, C4<1>, C4<1>;
L_0xb7d760 .functor XOR 1, L_0xb7d640, L_0xb7d6d0, C4<0>, C4<0>;
v0xb7b2a0_0 .net "and_out", 0 0, L_0xb7d6d0;  1 drivers
v0xb7b360_0 .net "or_out", 0 0, L_0xb7d640;  1 drivers
v0xb7b420_0 .net "x", 0 0, v0xb795d0_0;  alias, 1 drivers
v0xb7b4c0_0 .net "y", 0 0, v0xb79690_0;  alias, 1 drivers
v0xb7b560_0 .net "z", 0 0, L_0xb7d760;  alias, 1 drivers
v0xb7b650_0 .net "z1", 0 0, L_0xb7cc40;  1 drivers
v0xb7b6f0_0 .net "z2", 0 0, L_0xb7ce90;  1 drivers
v0xb7b7c0_0 .net "z3", 0 0, L_0xb7d080;  1 drivers
v0xb7b890_0 .net "z4", 0 0, L_0xb7d4e0;  1 drivers
S_0xb79910 .scope module, "A1" "A" 4 7, 4 17 0, S_0xb79730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xb7cbb0 .functor XOR 1, v0xb795d0_0, v0xb79690_0, C4<0>, C4<0>;
L_0xb7cc40 .functor AND 1, L_0xb7cbb0, v0xb795d0_0, C4<1>, C4<1>;
v0xb79b80_0 .net "temp", 0 0, L_0xb7cbb0;  1 drivers
v0xb79c60_0 .net "x", 0 0, v0xb795d0_0;  alias, 1 drivers
v0xb79d70_0 .net "y", 0 0, v0xb79690_0;  alias, 1 drivers
v0xb79e60_0 .net "z", 0 0, L_0xb7cc40;  alias, 1 drivers
S_0xb79f60 .scope module, "A2" "A" 4 9, 4 17 0, S_0xb79730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xb7cff0 .functor XOR 1, v0xb795d0_0, v0xb79690_0, C4<0>, C4<0>;
L_0xb7d080 .functor AND 1, L_0xb7cff0, v0xb795d0_0, C4<1>, C4<1>;
v0xb7a1b0_0 .net "temp", 0 0, L_0xb7cff0;  1 drivers
v0xb7a290_0 .net "x", 0 0, v0xb795d0_0;  alias, 1 drivers
v0xb7a350_0 .net "y", 0 0, v0xb79690_0;  alias, 1 drivers
v0xb7a3f0_0 .net "z", 0 0, L_0xb7d080;  alias, 1 drivers
S_0xb7a4f0 .scope module, "B1" "B" 4 8, 4 27 0, S_0xb79730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xb7cd70 .functor OR 1, v0xb795d0_0, v0xb79690_0, C4<0>, C4<0>;
L_0xb7ce00 .functor NOT 1, v0xb795d0_0, C4<0>, C4<0>, C4<0>;
L_0xb7ce90 .functor AND 1, L_0xb7cd70, L_0xb7ce00, C4<1>, C4<1>;
v0xb7a770_0 .net *"_ivl_2", 0 0, L_0xb7ce00;  1 drivers
v0xb7a850_0 .net "temp", 0 0, L_0xb7cd70;  1 drivers
v0xb7a910_0 .net "x", 0 0, v0xb795d0_0;  alias, 1 drivers
v0xb7a9e0_0 .net "y", 0 0, v0xb79690_0;  alias, 1 drivers
v0xb7ab10_0 .net "z", 0 0, L_0xb7ce90;  alias, 1 drivers
S_0xb7ac30 .scope module, "B2" "B" 4 10, 4 27 0, S_0xb79730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xb7d1b0 .functor OR 1, v0xb795d0_0, v0xb79690_0, C4<0>, C4<0>;
L_0xb7d240 .functor NOT 1, v0xb795d0_0, C4<0>, C4<0>, C4<0>;
L_0xb7d4e0 .functor AND 1, L_0xb7d1b0, L_0xb7d240, C4<1>, C4<1>;
v0xb7ae30_0 .net *"_ivl_2", 0 0, L_0xb7d240;  1 drivers
v0xb7af30_0 .net "temp", 0 0, L_0xb7d1b0;  1 drivers
v0xb7aff0_0 .net "x", 0 0, v0xb795d0_0;  alias, 1 drivers
v0xb7b090_0 .net "y", 0 0, v0xb79690_0;  alias, 1 drivers
v0xb7b130_0 .net "z", 0 0, L_0xb7d4e0;  alias, 1 drivers
S_0xb7b9f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xb406f0;
 .timescale -12 -12;
E_0xb4e670 .event anyedge, v0xb7c2c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb7c2c0_0;
    %nor/r;
    %assign/vec4 v0xb7c2c0_0, 0;
    %wait E_0xb4e670;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb792b0;
T_1 ;
    %wait E_0xb4e450;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xb79690_0, 0;
    %assign/vec4 v0xb795d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xb792b0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb4e210;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xb406f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb7c160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb7c2c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb406f0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xb7c160_0;
    %inv;
    %store/vec4 v0xb7c160_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xb406f0;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb794f0_0, v0xb7c4d0_0, v0xb7c590_0, v0xb7c630_0, v0xb7c7a0_0, v0xb7c6d0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb406f0;
T_6 ;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xb406f0;
T_7 ;
    %wait E_0xb4e450;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb7c200_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7c200_0, 4, 32;
    %load/vec4 v0xb7c410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7c200_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb7c200_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7c200_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xb7c7a0_0;
    %load/vec4 v0xb7c7a0_0;
    %load/vec4 v0xb7c6d0_0;
    %xor;
    %load/vec4 v0xb7c7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7c200_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xb7c200_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7c200_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter9/response3/top_module.sv";
