<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/utb_ProcBaseDpath.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - utb_ProcBaseDpath.v<span style="font-size: 80%;"> (source / <a href="utb_ProcBaseDpath.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">90</td>
            <td class="headerCovTableEntry">117</td>
            <td class="headerCovTableEntryMed">76.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-10-15 19:56:43</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // utb_ProcBaseDpath</a>
<a name="3"><span class="lineNum">       3 </span>            : //========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : // A basic Verilog unit test bench for the Processor Base Datapath module</a>
<a name="5"><span class="lineNum">       5 </span>            : </a>
<a name="6"><span class="lineNum">       6 </span>            : `default_nettype none</a>
<a name="7"><span class="lineNum">       7 </span>            : `timescale 1ps/1ps</a>
<a name="8"><span class="lineNum">       8 </span>            : </a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : `include &quot;ProcBaseDpath.v&quot;</a>
<a name="11"><span class="lineNum">      11 </span>            : `include &quot;vc/trace.v&quot;</a>
<a name="12"><span class="lineNum">      12 </span>            : </a>
<a name="13"><span class="lineNum">      13 </span>            : //------------------------------------------------------------------------</a>
<a name="14"><span class="lineNum">      14 </span>            : // Top-level module</a>
<a name="15"><span class="lineNum">      15 </span>            : //------------------------------------------------------------------------</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span><span class="lineNoCov">          0 : module top(  input logic clk, input logic linetrace );</span></a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            :  </a>
<a name="20"><span class="lineNum">      20 </span><span class="lineCov">          1 :   logic         reset;</span></a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            :   // Instruction Memory Port</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span><span class="lineCov">          1 :   logic [31:0]  imem_reqstream_msg_addr;</span></a>
<a name="25"><span class="lineNum">      25 </span><span class="lineNoCov">          0 :   mem_resp_4B_t imem_respstream_msg;</span></a>
<a name="26"><span class="lineNum">      26 </span><span class="lineNoCov">          0 :   logic         imem_respstream_drop;</span></a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            :   // Data Memory Port</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">          1 :   logic [31:0]  dmem_reqstream_msg_addr;</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineNoCov">          0 :   logic [31:0]  dmem_reqstream_msg_data;</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineNoCov">          0 :   logic [31:0]  dmem_respstream_msg_data;</span></a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            :   // mngr communication ports</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span><span class="lineNoCov">          0 :   logic [31:0]  mngr2proc_data;</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">          1 :   logic [31:0]  proc2mngr_data;</span></a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            :   // control signals (ctrl-&gt;dpath)</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :   logic         reg_en_F;</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :   logic [1:0]   pc_sel_F;</span></a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :   logic         reg_en_D;</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :   logic         op1_sel_D;</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :   logic [1:0]   op2_sel_D;</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :   logic [1:0]   csrr_sel_D;</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">          1 :   logic [2:0]   imm_type_D;</span></a>
<a name="49"><span class="lineNum">      49 </span>            :   //logic         imul_istream_val_D;</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :   logic         reg_en_X;</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :   logic [3:0]   alu_fn_X;</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :   logic [1:0]   ex_result_sel_X;</span></a>
<a name="54"><span class="lineNum">      54 </span>            :   //logic         imul_ostream_rdy_X;</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :   logic         reg_en_M;</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :   logic         wb_result_sel_M;</span></a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :   logic         reg_en_W;</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :   logic [4:0]   rf_waddr_W;</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :   logic         rf_wen_W;</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :   logic         stats_en_wen_W;</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :   logic         imul_req_val_D;</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :   logic         imul_resp_rdy_X;</span></a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            :   // status signals (dpath-&gt;ctrl)</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">          1 :   logic [31:0]  inst_D;</span></a>
<a name="70"><span class="lineNum">      70 </span>            :   //logic         imul_istream_rdy_D;</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            :   //logic         imul_ostream_val_X;</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">          1 :   logic         br_cond_eq_X;</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">          1 :   logic         br_cond_lt_X;</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">          3 :   logic         br_cond_ltu_X;</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :   logic         imul_req_rdy_D;</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :   logic         imul_resp_val_X;</span></a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            :   // extra ports</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :   logic [31:0]  core_id;</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :   logic         stats_en;</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            :   //----------------------------------------------------------------------</a>
<a name="87"><span class="lineNum">      87 </span>            :   // Module instantiations</a>
<a name="88"><span class="lineNum">      88 </span>            :   //----------------------------------------------------------------------</a>
<a name="89"><span class="lineNum">      89 </span>            :   </a>
<a name="90"><span class="lineNum">      90 </span>            :   // Instantiate the processor datapath</a>
<a name="91"><span class="lineNum">      91 </span>            :   lab2_proc_ProcBaseDpath </a>
<a name="92"><span class="lineNum">      92 </span>            :   #(</a>
<a name="93"><span class="lineNum">      93 </span>            :     .p_num_cores( 1)</a>
<a name="94"><span class="lineNum">      94 </span>            :   )</a>
<a name="95"><span class="lineNum">      95 </span>            :   DUT</a>
<a name="96"><span class="lineNum">      96 </span>            :   ( .*</a>
<a name="97"><span class="lineNum">      97 </span>            :   ); </a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            :   //----------------------------------------------------------------------</a>
<a name="102"><span class="lineNum">     102 </span>            :   // Run the Test Bench</a>
<a name="103"><span class="lineNum">     103 </span>            :   //----------------------------------------------------------------------</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">          1 :   initial begin</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">          1 :     $display(&quot;Start of Testbench&quot;);</span></a>
<a name="108"><span class="lineNum">     108 </span>            :     // Initalize all the signal inital values.</a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">          1 :     imem_respstream_msg.type_ = `VC_MEM_RESP_MSG_TYPE_READ;</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">          1 :     imem_respstream_msg.opaque = 8'b0;</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">          1 :     imem_respstream_msg.test = 2'b0;</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">          1 :     imem_respstream_msg.len    = 2'd0;</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">          1 :     imem_respstream_msg.data   = 'hDEADBEEF;</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">          1 :     imem_respstream_drop = 0;</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">          1 :     dmem_respstream_msg_data = '0;</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">          1 :     mngr2proc_data= '0;</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">          1 :     reg_en_F = 1;</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">          1 :     pc_sel_F = 2'd3;</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">          1 :     reg_en_D = 1;</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">          1 :     op1_sel_D = 0;</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">          1 :     op2_sel_D = '0;</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">          1 :     csrr_sel_D = '0;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">          1 :     imm_type_D = '0;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">          1 :     imul_req_val_D = '0;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">          1 :     reg_en_X =1;</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">          1 :     alu_fn_X =0;</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">          1 :     ex_result_sel_X =0;</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">          1 :     imul_resp_rdy_X =0;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">          1 :     reg_en_M =1;</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">          1 :     wb_result_sel_M =0;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">          1 :     reg_en_W =1;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">          1 :     rf_waddr_W ='0;</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">          1 :     rf_wen_W = '0;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">          1 :     stats_en_wen_W =0;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">          1 :     core_id = '0;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">          1 :     reset = 1;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">          1 :     #10</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            :     //--------------------------------------------------------------------</a>
<a name="140"><span class="lineNum">     140 </span>            :     // Unit Testing #1  If PC is working correctly across the pipeline + a JAL</a>
<a name="141"><span class="lineNum">     141 </span>            :     //--------------------------------------------------------------------</a>
<a name="142"><span class="lineNum">     142 </span>            :     // Align test bench with negedge so that it looks better</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">          1 :     @(negedge clk); </span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">          1 :     reset = 0;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">          1 :     @(negedge clk); </span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">          1 :     $display( &quot;Advancing time&quot;);</span></a>
<a name="147"><span class="lineNum">     147 </span>            :     // Checking F stage D/X stages are invalid</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">          1 :     assert(DUT.pc_F == 'h200) begin</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">          1 :       $display(&quot;pc_F is correct.  Expected: %h, Actual: %h&quot;, 'h200,DUT.pc_F); pass();</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">          1 :       $display(&quot;pc_F is incorrect.  Expected: %h, Actual: %h&quot;, 'h200,DUT.pc_F); fail(); $finish();</span></a>
<a name="152"><span class="lineNum">     152 </span>            :     end </a>
<a name="153"><span class="lineNum">     153 </span>            :     //Advancing time</a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">          1 :     $display( &quot;Advancing time&quot;);</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">          1 :     @(negedge clk); </span></a>
<a name="156"><span class="lineNum">     156 </span>            :     // Checking F/D stage X stage is invalid</a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">          1 :     assert(DUT.pc_F == 'h204) begin</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">          1 :       $display(&quot;pc_F is correct.  Expected: %h, Actual: %h&quot;, 'h204,DUT.pc_F);pass();</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">          1 :       $display(&quot;pc_F is incorrect.  Expected: %h, Actual: %h&quot;, 'h204,DUT.pc_F); fail(); $finish();</span></a>
<a name="161"><span class="lineNum">     161 </span>            :     end </a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">          1 :     assert(DUT.pc_D == 'h200) begin</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">          1 :       $display(&quot;pc_D is correct.  Expected: %h, Actual: %h&quot;, 'h200,DUT.pc_D);pass();</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">          1 :       $display(&quot;pc_D is incorrect.  Expected: %h, Actual: %h&quot;, 'h200,DUT.pc_D); fail(); $finish();</span></a>
<a name="166"><span class="lineNum">     166 </span>            :     end </a>
<a name="167"><span class="lineNum">     167 </span>            :     //Advancing time</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">          1 :     $display( &quot;Advancing time&quot;);</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">          1 :     @(negedge clk); </span></a>
<a name="170"><span class="lineNum">     170 </span>            :      // Checking F/D/X stage </a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">          1 :     assert(DUT.pc_F == 'h208) begin</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">          1 :       $display(&quot;pc_F is correct.  Expected: %h, Actual: %h&quot;, 'h208,DUT.pc_F); pass();</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">          1 :       $display(&quot;pc_F is incorrect.  Expected: %h, Actual: %h&quot;, 'h208,DUT.pc_F); fail(); $finish();</span></a>
<a name="175"><span class="lineNum">     175 </span>            :     end </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">          1 :     assert(DUT.pc_D == 'h204) begin</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">          1 :       $display(&quot;pc_D is correct.  Expected: %h, Actual: %h&quot;, 'h204,DUT.pc_D);  pass();</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">          1 :       $display(&quot;pc_D is incorrect.  Expected: %h, Actual: %h&quot;, 'h204,DUT.pc_D); fail(); $finish();</span></a>
<a name="180"><span class="lineNum">     180 </span>            :     end </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">          1 :     assert(DUT.pc_X == 'h200) begin</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">          1 :       $display(&quot;pc_X is correct.  Expected: %h, Actual: %h&quot;, 'h200,DUT.pc_X);  pass();</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">          1 :       $display(&quot;pc_X is incorrect.  Expected: %h, Actual: %h&quot;, 'h200,DUT.pc_X); fail(); $finish();</span></a>
<a name="185"><span class="lineNum">     185 </span>            :     end </a>
<a name="186"><span class="lineNum">     186 </span>            :     // Setting Branch </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">          1 :     imm_type_D = 4; // J-type imm-type</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">          1 :     pc_sel_F = 2; // J-type imm-type</span></a>
<a name="189"><span class="lineNum">     189 </span>            :     </a>
<a name="190"><span class="lineNum">     190 </span>            :     //Advancing time</a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">          1 :     $display( &quot;Advancing time with J imm jump on D stage&quot;);</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">          1 :     @(negedge clk); </span></a>
<a name="193"><span class="lineNum">     193 </span>            :      // Checking F/D/X stage </a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">          1 :     assert(DUT.pc_F == 'hfffdb7ee) begin</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">          1 :       $display(&quot;pc_F is correct.  Expected: %h, Actual: %h&quot;, 'hfffdb7ee,DUT.pc_F); pass();</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">          1 :       $display(&quot;pc_F is incorrect.  Expected: %h, Actual: %h&quot;, 'hfffdb7ee,DUT.pc_F); fail(); $finish();</span></a>
<a name="198"><span class="lineNum">     198 </span>            :     end </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">          1 :     assert(DUT.pc_D == 'h208) begin</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">          1 :       $display(&quot;pc_D is correct.  Expected: %h, Actual: %h&quot;, 'h208,DUT.pc_D);  pass();</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineCov">          1 :       $display(&quot;pc_D is incorrect.  Expected: %h, Actual: %h&quot;, 'h208,DUT.pc_D); fail(); $finish();</span></a>
<a name="203"><span class="lineNum">     203 </span>            :     end </a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">          1 :     assert(DUT.pc_X == 'h204) begin</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">          1 :       $display(&quot;pc_X is correct.  Expected: %h, Actual: %h&quot;, 'h204,DUT.pc_X);  pass();</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">          1 :     end else begin</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">          1 :       $display(&quot;pc_X is incorrect.  Expected: %h, Actual: %h&quot;, 'h204,DUT.pc_X); fail(); $finish();</span></a>
<a name="208"><span class="lineNum">     208 </span>            :     end</a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">          1 :     #10</span></a>
<a name="212"><span class="lineNum">     212 </span>            :     //--------------------------------------------------------------------</a>
<a name="213"><span class="lineNum">     213 </span>            :     // Unit Testing #2  If PC is working correctly across the pipeline + a JAL</a>
<a name="214"><span class="lineNum">     214 </span>            :     //--------------------------------------------------------------------</a>
<a name="215"><span class="lineNum">     215 </span>            :     // Align test bench with negedge so that it looks better</a>
<a name="216"><span class="lineNum">     216 </span>            :     // @(negedge clk);</a>
<a name="217"><span class="lineNum">     217 </span>            :     // reset = 0;</a>
<a name="218"><span class="lineNum">     218 </span>            :     // @(negedge clk); </a>
<a name="219"><span class="lineNum">     219 </span>            :   </a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">          1 :     $finish();</span></a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            :   end</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span>            :   </a>
<a name="227"><span class="lineNum">     227 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
