<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: GPIO_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_g_p_i_o___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">GPIO_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html">GPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_p_i_o__structs___g_r_o_u_p.html">GPIO struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a361aec1ddf4e89774ea1d4a0fddd6ef4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">PDOR</a></td></tr>
<tr class="memdesc:a361aec1ddf4e89774ea1d4a0fddd6ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Port Data Output Register  <a href="#a361aec1ddf4e89774ea1d4a0fddd6ef4">More...</a><br /></td></tr>
<tr class="separator:a361aec1ddf4e89774ea1d4a0fddd6ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669ea2d1371abbcd552de208ea9230bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">PSOR</a></td></tr>
<tr class="memdesc:a669ea2d1371abbcd552de208ea9230bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Port Set Output Register  <a href="#a669ea2d1371abbcd552de208ea9230bc">More...</a><br /></td></tr>
<tr class="separator:a669ea2d1371abbcd552de208ea9230bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c70e08238cd1fda316a11095b493719"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">PCOR</a></td></tr>
<tr class="memdesc:a6c70e08238cd1fda316a11095b493719"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Port Clear Output Register  <a href="#a6c70e08238cd1fda316a11095b493719">More...</a><br /></td></tr>
<tr class="separator:a6c70e08238cd1fda316a11095b493719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9404442ba35916e2a747d2d0bf73de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">PTOR</a></td></tr>
<tr class="memdesc:aec9404442ba35916e2a747d2d0bf73de"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Port Toggle Output Register  <a href="#aec9404442ba35916e2a747d2d0bf73de">More...</a><br /></td></tr>
<tr class="separator:aec9404442ba35916e2a747d2d0bf73de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269fc0ec9450f3e86b2acddef2db7999"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">PDIR</a></td></tr>
<tr class="memdesc:a269fc0ec9450f3e86b2acddef2db7999"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: Port Data Input Register  <a href="#a269fc0ec9450f3e86b2acddef2db7999">More...</a><br /></td></tr>
<tr class="separator:a269fc0ec9450f3e86b2acddef2db7999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c27e8ed0373953904b073c03bd1de5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">PDDR</a></td></tr>
<tr class="memdesc:a45c27e8ed0373953904b073c03bd1de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: Port Data Direction Register  <a href="#a45c27e8ed0373953904b073c03bd1de5">More...</a><br /></td></tr>
<tr class="separator:a45c27e8ed0373953904b073c03bd1de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a6c70e08238cd1fda316a11095b493719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c70e08238cd1fda316a11095b493719">&#9670;&nbsp;</a></span>PCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t GPIO_Type::PCOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Port Clear Output Register </p>

</div>
</div>
<a id="a45c27e8ed0373953904b073c03bd1de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c27e8ed0373953904b073c03bd1de5">&#9670;&nbsp;</a></span>PDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_Type::PDDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: Port Data Direction Register </p>

</div>
</div>
<a id="a269fc0ec9450f3e86b2acddef2db7999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269fc0ec9450f3e86b2acddef2db7999">&#9670;&nbsp;</a></span>PDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t GPIO_Type::PDIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: Port Data Input Register </p>

</div>
</div>
<a id="a361aec1ddf4e89774ea1d4a0fddd6ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361aec1ddf4e89774ea1d4a0fddd6ef4">&#9670;&nbsp;</a></span>PDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_Type::PDOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Port Data Output Register </p>

</div>
</div>
<a id="a669ea2d1371abbcd552de208ea9230bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669ea2d1371abbcd552de208ea9230bc">&#9670;&nbsp;</a></span>PSOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t GPIO_Type::PSOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Port Set Output Register </p>

</div>
</div>
<a id="aec9404442ba35916e2a747d2d0bf73de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9404442ba35916e2a747d2d0bf73de">&#9670;&nbsp;</a></span>PTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t GPIO_Type::PTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Port Toggle Output Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:25 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
