# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_level_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:16 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fsm
# -- Compiling architecture bhv of fsm
# End time: 02:09:16 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/dflip.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:16 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/dflip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dflip
# -- Compiling architecture struct of dflip
# End time: 02:09:16 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:16 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture arch of register_file
# End time: 02:09:16 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_16bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:16 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_16bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_16bit
# -- Compiling architecture arch of register_16bit
# End time: 02:09:16 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_wide_8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:16 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_wide_8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_16_wide_8x1
# -- Compiling architecture arch of mux_16_wide_8x1
# End time: 02:09:16 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:16 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 02:09:16 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/decoder_3x8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/decoder_3x8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3x8
# -- Compiling architecture arch of decoder_3x8
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ZL
# -- Compiling architecture struct of ZL
# -- Compiling entity ZH
# -- Compiling architecture struct of ZH
# -- Compiling entity SE_15_to_6
# -- Compiling architecture struct of SE_15_to_6
# -- Compiling entity SE_15_to_9
# -- Compiling architecture struct of SE_15_to_9
# -- Compiling entity shift1
# -- Compiling architecture struct of shift1
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_3_bit_wide_4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_3_bit_wide_4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_3_bit_wide_4x1
# -- Compiling architecture struct of mux_3_bit_wide_4x1
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Zero_Check.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Zero_Check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Zero_Check
# -- Compiling architecture struct of Zero_Check
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/XOR_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/XOR_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity XOR_16
# -- Compiling architecture struct of XOR_16
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/OR_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/OR_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity OR_16
# -- Compiling architecture struct of OR_16
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/NOT_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/NOT_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity NOT_16
# -- Compiling architecture struct of NOT_16
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_16_bit_wide_8x1
# -- Compiling architecture struct of mux_16_bit_wide_8x1
# End time: 02:09:17 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:17 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_16_bit_wide_2x1
# -- Compiling architecture struct of mux_16_bit_wide_2x1
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/multiplier.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity multiplier
# -- Compiling architecture struct of multiplier
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/kogge_stone.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/kogge_stone.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone
# -- Compiling architecture struct of kogge_stone
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/IMPLY_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/IMPLY_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity IMPLY_16
# -- Compiling architecture struct of IMPLY_16
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/AND_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/AND_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity AND_16
# -- Compiling architecture struct of AND_16
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity alu
# -- Compiling architecture struct of alu
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/adder_subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/adder_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity adder_subtractor
# -- Compiling architecture struct of adder_subtractor
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/8x1_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/8x1_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity eight_to_one_mux
# -- Compiling architecture struct of eight_to_one_mux
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/4x1_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/4x1_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity four_to_one_mux
# -- Compiling architecture struct of four_to_one_mux
# End time: 02:09:18 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/2x1_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:18 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/2x1_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity two_to_one_mux
# -- Compiling architecture struct of two_to_one_mux
# End time: 02:09:19 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:19 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_16_bit_wide_4x1
# -- Compiling architecture struct of mux_16_bit_wide_4x1
# End time: 02:09:19 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:19 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Loading package NUMERIC_STD
# -- Compiling entity top_level
# -- Compiling architecture struct of top_level
# End time: 02:09:19 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:19 on Dec 05,2024
# vcom -reportprogress 300 -93 -work work D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture arch of Testbench
# End time: 02:09:19 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 02:09:19 on Dec 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(arch)
# Loading work.gates
# Loading ieee.numeric_std(body)
# Loading work.top_level(struct)
# Loading work.mux_16_bit_wide_4x1(struct)
# Loading work.four_to_one_mux(struct)
# Loading work.two_to_one_mux(struct)
# Loading work.inverter(equations)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.mux_16_bit_wide_2x1(struct)
# Loading work.mux_3_bit_wide_4x1(struct)
# Loading work.register_16bit(arch)
# Loading work.dflip(struct)
# Loading work.zl(struct)
# Loading work.zh(struct)
# Loading work.se_15_to_6(struct)
# Loading work.se_15_to_9(struct)
# Loading work.shift1(struct)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# Loading work.alu(struct)
# Loading work.adder_subtractor(struct)
# Loading work.not_16(struct)
# Loading work.kogge_stone(struct)
# Loading work.and_16(struct)
# Loading work.xor_16(struct)
# Loading work.xor_2(equations)
# Loading work.multiplier(struct)
# Loading work.or_16(struct)
# Loading work.imply_16(struct)
# Loading work.zero_check(struct)
# Loading work.mux_16_bit_wide_8x1(struct)
# Loading work.eight_to_one_mux(struct)
# Loading work.register_file(arch)
# Loading work.decoder_3x8(arch)
# Loading work.mux_16_wide_8x1(arch)
# Loading work.fsm(bhv)
# ** Warning: Design size of 47109 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/controller
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/mem
add wave -position insertpoint  \
sim:/testbench/uut/reg_file/reg0/p_out
add wave -position insertpoint  \
sim:/testbench/uut/reg_file/reg1/p_out
add wave -position insertpoint  \
sim:/testbench/uut/reg_file/reg2/p_out
# Break key hit
restart
# ** Warning: Design size of 45100 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/controller
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/mem
# Break key hit
# Simulation stop requested.
# End time: 02:10:27 on Dec 05,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 6
