verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/ec67/hdl" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/da1e/hdl" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_zynq_ultra_ps_e_0_0/sim/RFSoC_TEST_block_0_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_xbar_0/sim/RFSoC_TEST_block_0_xbar_0.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_block.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/ec67/hdl" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/da1e/hdl" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_por_fsm_top.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/ec67/hdl" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/da1e/hdl" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_bgt_fsm.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/ec67/hdl" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/da1e/hdl" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_device_rom.sv" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_por_fsm.sv" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_por_fsm_disabled.sv" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_tile_config.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/ec67/hdl" --include "../../../../TEST_RFSoC_0.gen/sources_1/bd/RFSoC_TEST_block_0/ipshared/da1e/hdl" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_drp_arbiter.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_register_decode.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_address_decoder.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_axi_lite_ipif.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_counter_f.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_pselect_f.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_slave_attachment.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_rf_wrapper.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_drp_control_top.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_drp_control.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_drp_access_ctrl.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_irq_req_ack.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_irq_sync.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0bufg_gt_ctrl.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_overvol_irq.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_powerup_state_irq.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0_rst_cnt.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_usp_rf_data_converter_0_0/synth/RFSoC_TEST_block_0_usp_rf_data_converter_0_0.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_ila_0_0/sim/RFSoC_TEST_block_0_ila_0_0.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_auto_ds_0/sim/RFSoC_TEST_block_0_auto_ds_0.v" \
"../../../bd/RFSoC_TEST_block_0/ip/RFSoC_TEST_block_0_auto_pc_0/sim/RFSoC_TEST_block_0_auto_pc_0.v" \
"../../../bd/RFSoC_TEST_block_0/sim/RFSoC_TEST_block_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
