# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../250406_0to10_sum.srcs/sources_1/new/ControlUnit.sv" \
"../../../../250406_0to10_sum.srcs/sources_1/new/DataPath.sv" \
"../../../../250406_0to10_sum.srcs/sim_1/new/tb_0to10_sum.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
